Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sat May  4 13:14:03 2019
| Host         : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file c64_zx3_timing_summary_routed.rpt -pb c64_zx3_timing_summary_routed.pb -rpx c64_zx3_timing_summary_routed.rpx -warn_on_violation
| Design       : c64_zx3
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk32_div_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: comp_sync/clk_cnt_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.904        0.000                      0                13694        0.009        0.000                      0                13694        0.000        0.000                       0                  5536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clock_50            {0.000 10.000}       20.000          50.000          
  clk32_relojes     {0.000 15.625}       31.250          32.000          
  clk32n_relojes    {15.625 31.250}      31.250          32.000          
  clk64_relojes     {0.000 7.812}        15.625          64.000          
  clk64ps_relojes   {-2.539 5.273}       15.625          64.000          
  clk_ctrl_relojes  {0.000 7.812}        15.625          64.000          
  clkfbout_relojes  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_50                                                                                                                                                              7.000        0.000                       0                     1  
  clk32_relojes          14.461        0.000                      0                11846        0.009        0.000                      0                11846       14.645        0.000                       0                  4880  
  clk32n_relojes                                                                                                                                                     15.125        0.000                       0                    19  
  clk64_relojes          10.373        0.000                      0                   21        0.243        0.000                      0                   21        7.312        0.000                       0                    16  
  clk64ps_relojes                                                                                                                                                    13.470        0.000                       0                     3  
  clk_ctrl_relojes        2.904        0.000                      0                 1240        0.142        0.000                      0                 1240        7.312        0.000                       0                   614  
  clkfbout_relojes                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk32n_relojes    clk32_relojes          10.357        0.000                      0                   10       15.045        0.000                      0                   10  
clk_ctrl_relojes  clk32_relojes           4.470        0.000                      0                  279        0.130        0.000                      0                  279  
clk32_relojes     clk32n_relojes         13.545        0.000                      0                    9       15.070        0.000                      0                    9  
clk_ctrl_relojes  clk32n_relojes         10.710        0.000                      0                    8        0.505        0.000                      0                    8  
clk32_relojes     clk64_relojes           8.269        0.000                      0                    9        0.262        0.000                      0                    9  
clk32_relojes     clk_ctrl_relojes        8.445        0.000                      0                   77        0.226        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk32_relojes      clk32_relojes           25.181        0.000                      0                  513        0.709        0.000                      0                  513  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_50
  To Clock:  clock_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk32_relojes
  To Clock:  clk32_relojes

Setup :            0  Failing Endpoints,  Worst Slack       14.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.461ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.468ns  (logic 4.057ns (24.636%)  route 12.411ns (75.364%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 f  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 f  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 r  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.893     7.883    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.007 r  fpga64/cpu/cpu/BusB[5]_i_10__0/O
                         net (fo=1, routed)           0.544     8.551    fpga64/cpu/cpu/BusB[5]_i_10__0_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.675 f  fpga64/cpu/cpu/BusB[5]_i_8/O
                         net (fo=1, routed)           0.875     9.550    fpga64/buslogic/sid_do[5]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.674 r  fpga64/buslogic/BusB[5]_i_7/O
                         net (fo=1, routed)           0.501    10.174    fpga64/buslogic/BusB[5]_i_7_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124    10.298 r  fpga64/buslogic/BusB[5]_i_5/O
                         net (fo=1, routed)           0.427    10.726    fpga64/buslogic/basicrom/BusB[5]_i_2_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.850 f  fpga64/buslogic/basicrom/BusB[5]_i_4/O
                         net (fo=1, routed)           0.657    11.507    fpga64/buslogic/basicrom/BusB[5]_i_4_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.631 f  fpga64/buslogic/basicrom/BusB[5]_i_2/O
                         net (fo=1, routed)           0.300    11.931    fpga64/cpu/cpu/cpuDi[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    12.055 f  fpga64/cpu/cpu/BusB[5]_i_1/O
                         net (fo=12, routed)          0.670    12.725    fpga64/cpu/cpu/localDi[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.849 r  fpga64/cpu/cpu/BusA_r[5]_i_4/O
                         net (fo=2, routed)           0.000    12.849    fpga64/cpu/cpu/BusA_r[5]_i_4_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    13.066 r  fpga64/cpu/cpu/BAL_reg[7]_i_20/O
                         net (fo=1, routed)           0.837    13.904    fpga64/cpu/cpu/BAL_reg[7]_i_20_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.299    14.203 r  fpga64/cpu/cpu/BAL[7]_i_13/O
                         net (fo=1, routed)           0.000    14.203    fpga64/cpu/cpu/BAL[7]_i_13_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.781 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.570    15.351    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_5
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.301    15.652 r  fpga64/cpu/cpu/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    15.652    fpga64/cpu/cpu/BAL[6]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[6]/C
                         clock pessimism              0.563    30.394    
                         clock uncertainty           -0.361    30.033    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.079    30.112    fpga64/cpu/cpu/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         30.112    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 14.461    

Slack (MET) :             14.501ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.428ns  (logic 4.128ns (25.128%)  route 12.300ns (74.872%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 f  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 f  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 r  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.893     7.883    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.007 r  fpga64/cpu/cpu/BusB[5]_i_10__0/O
                         net (fo=1, routed)           0.544     8.551    fpga64/cpu/cpu/BusB[5]_i_10__0_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.675 f  fpga64/cpu/cpu/BusB[5]_i_8/O
                         net (fo=1, routed)           0.875     9.550    fpga64/buslogic/sid_do[5]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.674 r  fpga64/buslogic/BusB[5]_i_7/O
                         net (fo=1, routed)           0.501    10.174    fpga64/buslogic/BusB[5]_i_7_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124    10.298 r  fpga64/buslogic/BusB[5]_i_5/O
                         net (fo=1, routed)           0.427    10.726    fpga64/buslogic/basicrom/BusB[5]_i_2_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.850 f  fpga64/buslogic/basicrom/BusB[5]_i_4/O
                         net (fo=1, routed)           0.657    11.507    fpga64/buslogic/basicrom/BusB[5]_i_4_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.631 f  fpga64/buslogic/basicrom/BusB[5]_i_2/O
                         net (fo=1, routed)           0.300    11.931    fpga64/cpu/cpu/cpuDi[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    12.055 f  fpga64/cpu/cpu/BusB[5]_i_1/O
                         net (fo=12, routed)          0.670    12.725    fpga64/cpu/cpu/localDi[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.849 r  fpga64/cpu/cpu/BusA_r[5]_i_4/O
                         net (fo=2, routed)           0.000    12.849    fpga64/cpu/cpu/BusA_r[5]_i_4_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    13.066 r  fpga64/cpu/cpu/BAL_reg[7]_i_20/O
                         net (fo=1, routed)           0.837    13.904    fpga64/cpu/cpu/BAL_reg[7]_i_20_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.299    14.203 r  fpga64/cpu/cpu/BAL[7]_i_13/O
                         net (fo=1, routed)           0.000    14.203    fpga64/cpu/cpu/BAL[7]_i_13_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.846 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.459    15.305    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_4
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.307    15.612 r  fpga64/cpu/cpu/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    15.612    fpga64/cpu/cpu/BAL[7]_i_2_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[7]/C
                         clock pessimism              0.563    30.394    
                         clock uncertainty           -0.361    30.033    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.079    30.112    fpga64/cpu/cpu/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         30.112    
                         arrival time                         -15.612    
  -------------------------------------------------------------------
                         slack                                 14.501    

Slack (MET) :             14.528ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.364ns  (logic 4.225ns (25.818%)  route 12.139ns (74.182%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 29.830 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 f  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 f  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 r  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.893     7.883    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.007 r  fpga64/cpu/cpu/BusB[5]_i_10__0/O
                         net (fo=1, routed)           0.544     8.551    fpga64/cpu/cpu/BusB[5]_i_10__0_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.675 f  fpga64/cpu/cpu/BusB[5]_i_8/O
                         net (fo=1, routed)           0.875     9.550    fpga64/buslogic/sid_do[5]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.674 r  fpga64/buslogic/BusB[5]_i_7/O
                         net (fo=1, routed)           0.501    10.174    fpga64/buslogic/BusB[5]_i_7_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124    10.298 r  fpga64/buslogic/BusB[5]_i_5/O
                         net (fo=1, routed)           0.427    10.726    fpga64/buslogic/basicrom/BusB[5]_i_2_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.850 f  fpga64/buslogic/basicrom/BusB[5]_i_4/O
                         net (fo=1, routed)           0.657    11.507    fpga64/buslogic/basicrom/BusB[5]_i_4_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.631 f  fpga64/buslogic/basicrom/BusB[5]_i_2/O
                         net (fo=1, routed)           0.300    11.931    fpga64/cpu/cpu/cpuDi[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    12.055 f  fpga64/cpu/cpu/BusB[5]_i_1/O
                         net (fo=12, routed)          0.670    12.725    fpga64/cpu/cpu/localDi[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.849 r  fpga64/cpu/cpu/BusA_r[5]_i_4/O
                         net (fo=2, routed)           0.000    12.849    fpga64/cpu/cpu/BusA_r[5]_i_4_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    13.066 r  fpga64/cpu/cpu/BAL_reg[7]_i_20/O
                         net (fo=1, routed)           0.837    13.904    fpga64/cpu/cpu/BAL_reg[7]_i_20_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.299    14.203 r  fpga64/cpu/cpu/BAL[7]_i_13/O
                         net (fo=1, routed)           0.000    14.203    fpga64/cpu/cpu/BAL[7]_i_13_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.736 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.736    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.955 r  fpga64/cpu/cpu/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.299    15.253    fpga64/cpu/cpu/BAL_reg[8]_i_2_n_7
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.295    15.548 r  fpga64/cpu/cpu/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    15.548    fpga64/cpu/cpu/BAL[8]_i_1_n_0
    SLICE_X5Y12          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.513    29.830    fpga64/cpu/cpu/clk32
    SLICE_X5Y12          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[8]/C
                         clock pessimism              0.576    30.406    
                         clock uncertainty           -0.361    30.045    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.031    30.076    fpga64/cpu/cpu/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         30.076    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 14.528    

Slack (MET) :             14.611ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.320ns  (logic 4.124ns (25.270%)  route 12.196ns (74.730%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    12.793    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    12.909 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    13.586    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    13.914 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    13.914    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.427 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.750 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.448    15.198    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_6
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306    15.504 r  fpga64/cpu/cpu/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    15.504    fpga64/cpu/cpu/BAL[5]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[5]/C
                         clock pessimism              0.563    30.394    
                         clock uncertainty           -0.361    30.033    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.081    30.114    fpga64/cpu/cpu/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                 14.611    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.240ns  (logic 3.897ns (23.997%)  route 12.343ns (76.003%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    12.793    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    12.909 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    13.586    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    13.914 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    13.914    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.522 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.595    15.117    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_4
    SLICE_X3Y10          LUT4 (Prop_lut4_I2_O)        0.307    15.424 r  fpga64/cpu/cpu/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    15.424    fpga64/cpu/cpu/BAL[3]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[3]/C
                         clock pessimism              0.563    30.397    
                         clock uncertainty           -0.361    30.036    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.032    30.068    fpga64/cpu/cpu/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         30.068    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.811ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 3.827ns (23.813%)  route 12.244ns (76.187%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    12.793    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    12.909 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    13.586    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    13.914 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    13.914    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.458 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.496    14.954    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_5
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.301    15.255 r  fpga64/cpu/cpu/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    15.255    fpga64/cpu/cpu/BAL[2]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[2]/C
                         clock pessimism              0.563    30.397    
                         clock uncertainty           -0.361    30.036    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.029    30.065    fpga64/cpu/cpu/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         30.065    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                 14.811    

Slack (MET) :             14.858ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        16.069ns  (logic 4.009ns (24.949%)  route 12.060ns (75.051%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    12.793    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    12.909 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    13.586    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    13.914 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    13.914    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.427 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.427    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.646 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.312    14.957    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.295    15.252 r  fpga64/cpu/cpu/BAL[4]_i_1__0/O
                         net (fo=1, routed)           0.000    15.252    fpga64/cpu/cpu/BAL[4]_i_1__0_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[4]/C
                         clock pessimism              0.563    30.394    
                         clock uncertainty           -0.361    30.033    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.077    30.110    fpga64/cpu/cpu/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         30.110    
                         arrival time                         -15.252    
  -------------------------------------------------------------------
                         slack                                 14.858    

Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 3.529ns (22.391%)  route 12.232ns (77.609%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    12.793    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    12.909 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    13.586    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    13.914 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    13.914    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.166 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.484    14.650    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_7
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.295    14.945 r  fpga64/cpu/cpu/BAL[0]_i_1/O
                         net (fo=1, routed)           0.000    14.945    fpga64/cpu/cpu/BAL[0]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[0]/C
                         clock pessimism              0.563    30.397    
                         clock uncertainty           -0.361    30.036    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.031    30.067    fpga64/cpu/cpu/BAL_reg[0]
  -------------------------------------------------------------------
                         required time                         30.067    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 15.123    

Slack (MET) :             15.126ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 3.715ns (23.576%)  route 12.043ns (76.424%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    12.793    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    12.909 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    13.586    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    13.914 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    13.914    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.341 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.295    14.636    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_6
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.306    14.942 r  fpga64/cpu/cpu/BAL[1]_i_1/O
                         net (fo=1, routed)           0.000    14.942    fpga64/cpu/cpu/BAL[1]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[1]/C
                         clock pessimism              0.563    30.397    
                         clock uncertainty           -0.361    30.036    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.031    30.067    fpga64/cpu/cpu/BAL_reg[1]
  -------------------------------------------------------------------
                         required time                         30.067    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                 15.126    

Slack (MET) :             15.890ns  (required time - arrival time)
  Source:                 fpga64/cpu/cpu/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BusB_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        14.683ns  (logic 2.690ns (18.320%)  route 11.993ns (81.680%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 29.835 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.634    -0.816    fpga64/cpu/cpu/clk32
    SLICE_X5Y8           FDCE                                         r  fpga64/cpu/cpu/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  fpga64/cpu/cpu/MCycle_reg[2]/Q
                         net (fo=74, routed)          0.913     0.516    fpga64/cpu/cpu/MCycle[2]
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.290     0.806 f  fpga64/cpu/cpu/Write_Data_r[1]_i_2/O
                         net (fo=8, routed)           0.794     1.600    fpga64/cpu/cpu/Write_Data_r[1]_i_2_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.926 r  fpga64/cpu/cpu/PC[15]_i_3/O
                         net (fo=27, routed)          0.847     2.773    fpga64/cpu/cpu/PC[15]_i_3_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.897 r  fpga64/cpu/cpu/address_reg_i_8/O
                         net (fo=2, routed)           0.000     2.897    fpga64/cpu/cpu/address_reg_i_8_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I0_O)      0.212     3.109 r  fpga64/cpu/cpu/address_reg_i_2/O
                         net (fo=113, routed)         3.583     6.691    fpga64/cpu/cpu/Set_Addr_To_r_reg[0]_2
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.299     6.990 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781     7.771    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.895 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465     8.360    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.484 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046     9.530    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.654 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    10.188    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    10.312 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    10.656    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.780 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    11.209    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    11.333 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    11.617    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    11.741 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.430    13.172    fpga64/cpu/cpu/localDi[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.152    13.324 r  fpga64/cpu/cpu/BusB_r[1]_i_1/O
                         net (fo=1, routed)           0.544    13.867    fpga64/cpu/cpu/BusB_r[1]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  fpga64/cpu/cpu/BusB_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.518    29.835    fpga64/cpu/cpu/clk32
    SLICE_X3Y8           FDCE                                         r  fpga64/cpu/cpu/BusB_r_reg[1]/C
                         clock pessimism              0.563    30.398    
                         clock uncertainty           -0.361    30.037    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)       -0.280    29.757    fpga64/cpu/cpu/BusB_r_reg[1]
  -------------------------------------------------------------------
                         required time                         29.757    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 15.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/mulr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/filters/sound_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.608%)  route 0.206ns (59.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.564    -0.557    fpga64/sid_8580/filters/clk32
    SLICE_X40Y49         FDRE                                         r  fpga64/sid_8580/filters/mulr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  fpga64/sid_8580/filters/mulr_reg[19]/Q
                         net (fo=1, routed)           0.206    -0.210    fpga64/sid_8580/filters/mulr_reg_n_0_[19]
    SLICE_X41Y50         FDRE                                         r  fpga64/sid_8580/filters/sound_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    fpga64/sid_8580/filters/clk32
    SLICE_X41Y50         FDRE                                         r  fpga64/sid_8580/filters/sound_reg[14]/C
                         clock pessimism              0.507    -0.290    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.070    -0.220    fpga64/sid_8580/filters/sound_reg[14]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/sound_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dac/ldata_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.189ns (45.350%)  route 0.228ns (54.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.564    -0.557    fpga64/sid_8580/filters/clk32
    SLICE_X41Y48         FDRE                                         r  fpga64/sid_8580/filters/sound_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  fpga64/sid_8580/filters/sound_reg[9]/Q
                         net (fo=1, routed)           0.228    -0.189    fpga64/sid_8580/filters/audio_8580[9]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.048    -0.141 r  fpga64/sid_8580/filters/ldata_cur[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    dac/ldatasum[8]
    SLICE_X42Y51         FDRE                                         r  dac/ldata_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    dac/clk32
    SLICE_X42Y51         FDRE                                         r  dac/ldata_cur_reg[8]/C
                         clock pessimism              0.507    -0.290    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.131    -0.159    dac/ldata_cur_reg[8]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/Vbp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/filters/Vf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.062%)  route 0.227ns (54.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.562    -0.559    fpga64/sid_8580/filters/clk32
    SLICE_X29Y50         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  fpga64/sid_8580/filters/Vbp_reg[4]/Q
                         net (fo=3, routed)           0.227    -0.192    fpga64/sid_8580/filters/Vbp[4]
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  fpga64/sid_8580/filters/Vf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    fpga64/sid_8580/filters/Vf[4]
    SLICE_X33Y48         FDRE                                         r  fpga64/sid_8580/filters/Vf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    fpga64/sid_8580/filters/clk32
    SLICE_X33Y48         FDRE                                         r  fpga64/sid_8580/filters/Vf_reg[4]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092    -0.196    fpga64/sid_8580/filters/Vf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/Vbp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/filters/Vbp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.564    -0.557    fpga64/sid_8580/filters/clk32
    SLICE_X29Y49         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  fpga64/sid_8580/filters/Vbp_reg[1]/Q
                         net (fo=3, routed)           0.079    -0.337    fpga64/sid_8580/filters/Vbp[1]
    SLICE_X29Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.190 r  fpga64/sid_8580/filters/Vbp0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.190    fpga64/sid_8580/filters/Vbp0_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  fpga64/sid_8580/filters/Vbp0_carry__0/O[0]
                         net (fo=3, routed)           0.000    -0.136    fpga64/sid_8580/filters/Vbp02_out[4]
    SLICE_X29Y50         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    fpga64/sid_8580/filters/clk32
    SLICE_X29Y50         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[4]/C
                         clock pessimism              0.507    -0.290    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.102    -0.188    fpga64/sid_8580/filters/Vbp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/v3/adsr/rate_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/v3/adsr/rate_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.603%)  route 0.184ns (55.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.596    -0.525    fpga64/sid_8580/v3/adsr/clk32
    SLICE_X2Y48          FDSE                                         r  fpga64/sid_8580/v3/adsr/rate_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDSE (Prop_fdse_C_Q)         0.148    -0.377 r  fpga64/sid_8580/v3/adsr/rate_counter_reg[9]/Q
                         net (fo=2, routed)           0.184    -0.194    fpga64/sid_8580/v3/adsr/rate_counter[9]
    SLICE_X2Y50          FDSE                                         r  fpga64/sid_8580/v3/adsr/rate_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.864    -0.763    fpga64/sid_8580/v3/adsr/clk32
    SLICE_X2Y50          FDSE                                         r  fpga64/sid_8580/v3/adsr/rate_counter_reg[8]/C
                         clock pessimism              0.507    -0.257    
    SLICE_X2Y50          FDSE (Hold_fdse_C_D)         0.010    -0.247    fpga64/sid_8580/v3/adsr/rate_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/Vbp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/filters/Vbp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.564    -0.557    fpga64/sid_8580/filters/clk32
    SLICE_X29Y49         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  fpga64/sid_8580/filters/Vbp_reg[1]/Q
                         net (fo=3, routed)           0.079    -0.337    fpga64/sid_8580/filters/Vbp[1]
    SLICE_X29Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.190 r  fpga64/sid_8580/filters/Vbp0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.190    fpga64/sid_8580/filters/Vbp0_carry_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.125 r  fpga64/sid_8580/filters/Vbp0_carry__0/O[2]
                         net (fo=3, routed)           0.000    -0.125    fpga64/sid_8580/filters/Vbp02_out[6]
    SLICE_X29Y50         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    fpga64/sid_8580/filters/clk32
    SLICE_X29Y50         FDRE                                         r  fpga64/sid_8580/filters/Vbp_reg[6]/C
                         clock pessimism              0.507    -0.290    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.102    -0.188    fpga64/sid_8580/filters/Vbp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/sound_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dac/ldata_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.190ns (40.608%)  route 0.278ns (59.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.564    -0.557    fpga64/sid_8580/filters/clk32
    SLICE_X41Y47         FDRE                                         r  fpga64/sid_8580/filters/sound_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  fpga64/sid_8580/filters/sound_reg[3]/Q
                         net (fo=1, routed)           0.278    -0.139    fpga64/sid_8580/filters/audio_8580[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.049    -0.090 r  fpga64/sid_8580/filters/ldata_cur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    dac/ldatasum[2]
    SLICE_X42Y51         FDRE                                         r  dac/ldata_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    dac/clk32
    SLICE_X42Y51         FDRE                                         r  dac/ldata_cur_reg[2]/C
                         clock pessimism              0.507    -0.290    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.131    -0.159    dac/ldata_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/Voice_1_Control_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/v1/pulse_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.659%)  route 0.240ns (56.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.559    -0.562    fpga64/sid_8580/clk32
    SLICE_X29Y36         FDRE                                         r  fpga64/sid_8580/Voice_1_Control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  fpga64/sid_8580/Voice_1_Control_reg[3]/Q
                         net (fo=3, routed)           0.240    -0.181    fpga64/sid_8580/v1/dca_out_reg_0[2]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.136 r  fpga64/sid_8580/v1/pulse[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    fpga64/sid_8580/v1/pulse[11]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  fpga64/sid_8580/v1/pulse_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.827    -0.801    fpga64/sid_8580/v1/clk32
    SLICE_X36Y36         FDRE                                         r  fpga64/sid_8580/v1/pulse_reg[11]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.091    -0.208    fpga64/sid_8580/v1/pulse_reg[11]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fpga64/sid_8580/filters/Vlp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/sid_8580/filters/Vhp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.272ns (60.878%)  route 0.175ns (39.122%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.562    -0.559    fpga64/sid_8580/filters/clk32
    SLICE_X30Y50         FDRE                                         r  fpga64/sid_8580/filters/Vlp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  fpga64/sid_8580/filters/Vlp_reg[3]/Q
                         net (fo=4, routed)           0.175    -0.221    fpga64/sid_8580/filters/Vlp[3]
    SLICE_X31Y48         LUT5 (Prop_lut5_I3_O)        0.045    -0.176 r  fpga64/sid_8580/filters/Vhp0_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.176    fpga64/sid_8580/filters/Vhp0_carry_i_5_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.113 r  fpga64/sid_8580/filters/Vhp0_carry/O[3]
                         net (fo=2, routed)           0.000    -0.113    fpga64/sid_8580/filters/B[3]
    SLICE_X31Y48         FDRE                                         r  fpga64/sid_8580/filters/Vhp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    fpga64/sid_8580/filters/clk32
    SLICE_X31Y48         FDRE                                         r  fpga64/sid_8580/filters/Vhp_reg[3]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.102    -0.186    fpga64/sid_8580/filters/Vhp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ps2_in/clk_filter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ps2_in/clk_filter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.390%)  route 0.242ns (59.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.551    -0.570    ps2_in/clk32
    SLICE_X38Y26         FDPE                                         r  ps2_in/clk_filter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDPE (Prop_fdpe_C_Q)         0.164    -0.406 r  ps2_in/clk_filter_reg[7]/Q
                         net (fo=3, routed)           0.242    -0.164    ps2_in/clk_filter[7]
    SLICE_X31Y25         FDPE                                         r  ps2_in/clk_filter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.816    -0.812    ps2_in/clk32
    SLICE_X31Y25         FDPE                                         r  ps2_in/clk_filter_reg[6]/C
                         clock pessimism              0.502    -0.310    
    SLICE_X31Y25         FDPE (Hold_fdpe_C_D)         0.071    -0.239    ps2_in/clk_filter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk32_relojes
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         31.250      27.366     DSP48_X0Y21      fpga64/sid_8580/filters/mul2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         31.250      27.366     DSP48_X0Y20      fpga64/sid_8580/filters/mul1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         31.250      27.563     DSP48_X1Y16      fpga64/sid_8580/v1/dca_out_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         31.250      27.563     DSP48_X1Y15      fpga64/sid/sum/mult_m_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         31.250      27.563     DSP48_X0Y17      fpga64/sid_8580/v3/dca_out_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         31.250      27.563     DSP48_X1Y17      fpga64/sid_8580/v2/dca_out_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         31.250      28.306     RAMB18_X0Y0      fpga64/myScanConverter/lineRam/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         31.250      28.674     RAMB18_X0Y4      MPixels_reg[1][7]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         31.250      28.674     RAMB18_X1Y10     fpga64/sid/i_regs/address_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         31.250      28.674     RAMB36_X1Y7      fpga64/sid_8580/v1/sawtooth_reg_rep/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][9]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         15.625      14.645     SLICE_X12Y16     fpga64/vic/charStore_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         15.625      14.645     SLICE_X10Y16     fpga64/vic/charStore_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X52Y33     fpga64/sid/wmap/noise_reg_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.625      14.645     SLICE_X46Y33     fpga64/sid/wmap/noise_reg_reg[1][14]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk32n_relojes
  To Clock:  clk32n_relojes

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk32n_relojes
Waveform(ns):       { 15.625 31.250 }
Period(ns):         31.250
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            2.155         31.250      29.095     BUFGCTRL_X0Y3    pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT0B
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[0]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[1]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[2]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[3]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[4]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[5]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[6]/C
Min Period        n/a     FDRE/C               n/a            1.000         31.250      30.250     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_wr_reg/C
Low Pulse Width   Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X41Y9      c1541_sd/ram_do_reg[0]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X44Y12     c1541_sd/dsk_data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[4]/C
High Pulse Width  Fast    FDRE/C               n/a            0.500         15.625      15.125     SLICE_X46Y12     c1541_sd/dsk_data_out_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk64_relojes
  To Clock:  clk64_relojes

Setup :            0  Failing Endpoints,  Worst Slack       10.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.373ns  (required time - arrival time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.087ns (23.450%)  route 3.548ns (76.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 14.198 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.618    -0.832    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  sdram/q_reg[1]/Q
                         net (fo=17, routed)          1.022     0.646    sdram/q_reg_n_0_[1]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     0.798 r  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.849     1.647    sdram/q[0]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.326     1.973 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           1.112     3.086    sdram/q
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.153     3.239 r  sdram/q[2]_i_1/O
                         net (fo=1, routed)           0.565     3.803    sdram/q[2]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.506    14.198    sdram/CLK
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/C
                         clock pessimism              0.576    14.774    
                         clock uncertainty           -0.328    14.446    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)       -0.270    14.176    sdram/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                 10.373    

Slack (MET) :             10.614ns  (required time - arrival time)
  Source:                 sdram/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.058ns (23.019%)  route 3.538ns (76.981%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.622    -0.828    sdram/CLK
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  sdram/q_reg[2]/Q
                         net (fo=14, routed)          1.003     0.631    sdram/q_reg_n_0_[2]
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.152     0.783 r  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.849     1.632    sdram/q[0]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.326     1.958 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.902     2.860    sdram/q
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.124     2.984 r  sdram/q[1]_i_1/O
                         net (fo=1, routed)           0.784     3.768    sdram/q[1]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
                         clock pessimism              0.576    14.771    
                         clock uncertainty           -0.328    14.443    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.061    14.382    sdram/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                 10.614    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.058ns (27.108%)  route 2.845ns (72.892%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 14.197 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.618    -0.832    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  sdram/q_reg[1]/Q
                         net (fo=17, routed)          1.022     0.646    sdram/q_reg_n_0_[1]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     0.798 r  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.849     1.647    sdram/q[0]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.326     1.973 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.973     2.947    sdram/q
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     3.071 r  sdram/sd_cmd[2]_i_1/O
                         net (fo=1, routed)           0.000     3.071    sdram/sd_cmd[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.505    14.197    sdram/CLK
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/C
                         clock pessimism              0.576    14.773    
                         clock uncertainty           -0.328    14.445    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.031    14.476    sdram/sd_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 11.405    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 sdram/reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.048%)  route 2.765ns (76.952%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.623    -0.827    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.456    -0.371 r  sdram/reset_reg[0]/Q
                         net (fo=12, routed)          0.850     0.479    sdram/reset_reg__0[0]
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.124     0.603 r  sdram/SDRAM_A_OBUF[7]_inst_i_4/O
                         net (fo=11, routed)          1.123     1.726    sdram/SDRAM_A_OBUF[7]_inst_i_4_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     1.850 r  sdram/sd_cmd[3]_i_3/O
                         net (fo=2, routed)           0.791     2.641    sdram/sd_cmd[3]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.124     2.765 r  sdram/sd_cmd[3]_i_2/O
                         net (fo=1, routed)           0.000     2.765    sdram/sd_cmd[3]_i_2_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/C
                         clock pessimism              0.576    14.771    
                         clock uncertainty           -0.328    14.443    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)        0.029    14.472    sdram/sd_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 sdram/reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.828ns (22.876%)  route 2.792ns (77.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 14.197 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.623    -0.827    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.456    -0.371 r  sdram/reset_reg[0]/Q
                         net (fo=12, routed)          0.850     0.479    sdram/reset_reg__0[0]
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.124     0.603 r  sdram/SDRAM_A_OBUF[7]_inst_i_4/O
                         net (fo=11, routed)          1.123     1.726    sdram/SDRAM_A_OBUF[7]_inst_i_4_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     1.850 r  sdram/sd_cmd[3]_i_3/O
                         net (fo=2, routed)           0.818     2.668    sdram/sd_cmd[3]_i_3_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.124     2.792 r  sdram/sd_cmd[1]_i_2/O
                         net (fo=1, routed)           0.000     2.792    sdram/sd_cmd[1]_i_2_n_0
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.505    14.197    sdram/CLK
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/C
                         clock pessimism              0.576    14.773    
                         clock uncertainty           -0.328    14.445    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.077    14.522    sdram/sd_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.812ns  (required time - arrival time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.934ns (31.751%)  route 2.008ns (68.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 14.197 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.618    -0.832    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sdram/q_reg[1]/Q
                         net (fo=17, routed)          1.022     0.646    sdram/q_reg_n_0_[1]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     0.798 f  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.464     1.262    sdram/q[0]_i_2_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.326     1.588 r  sdram/sd_cmd[1]_i_1/O
                         net (fo=1, routed)           0.522     2.110    sdram/sd_cmd[1]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.505    14.197    sdram/CLK
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/C
                         clock pessimism              0.576    14.773    
                         clock uncertainty           -0.328    14.445    
    SLICE_X6Y21          FDRE (Setup_fdre_C_R)       -0.524    13.921    sdram/sd_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 11.812    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.934ns (31.533%)  route 2.028ns (68.467%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.618    -0.832    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sdram/q_reg[1]/Q
                         net (fo=17, routed)          1.022     0.646    sdram/q_reg_n_0_[1]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     0.798 f  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.467     1.265    sdram/q[0]_i_2_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.326     1.591 r  sdram/sd_cmd[3]_i_1/O
                         net (fo=3, routed)           0.539     2.130    sdram/sd_cmd[3]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/C
                         clock pessimism              0.576    14.771    
                         clock uncertainty           -0.328    14.443    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    14.014    sdram/sd_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             11.884ns  (required time - arrival time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.934ns (31.533%)  route 2.028ns (68.467%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.618    -0.832    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sdram/q_reg[1]/Q
                         net (fo=17, routed)          1.022     0.646    sdram/q_reg_n_0_[1]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     0.798 f  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.467     1.265    sdram/q[0]_i_2_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.326     1.591 r  sdram/sd_cmd[3]_i_1/O
                         net (fo=3, routed)           0.539     2.130    sdram/sd_cmd[3]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/C
                         clock pessimism              0.576    14.771    
                         clock uncertainty           -0.328    14.443    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    14.014    sdram/sd_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 11.884    

Slack (MET) :             12.026ns  (required time - arrival time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.934ns (33.096%)  route 1.888ns (66.904%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 14.197 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.618    -0.832    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  sdram/q_reg[1]/Q
                         net (fo=17, routed)          1.022     0.646    sdram/q_reg_n_0_[1]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     0.798 f  sdram/q[0]_i_2/O
                         net (fo=4, routed)           0.467     1.265    sdram/q[0]_i_2_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.326     1.591 r  sdram/sd_cmd[3]_i_1/O
                         net (fo=3, routed)           0.399     1.990    sdram/sd_cmd[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.505    14.197    sdram/CLK
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/C
                         clock pessimism              0.576    14.773    
                         clock uncertainty           -0.328    14.445    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    14.016    sdram/sd_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 12.026    

Slack (MET) :             12.638ns  (required time - arrival time)
  Source:                 sdram/reset_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.746ns (31.407%)  route 1.629ns (68.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 14.198 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.623    -0.827    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.419    -0.408 r  sdram/reset_reg[2]/Q
                         net (fo=9, routed)           0.915     0.507    sdram/reset_reg__0[2]
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.327     0.834 r  sdram/reset[3]_i_1/O
                         net (fo=1, routed)           0.714     1.548    sdram/reset0__0[3]
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.506    14.198    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[3]/C
                         clock pessimism              0.600    14.798    
                         clock uncertainty           -0.328    14.470    
    SLICE_X5Y19          FDSE (Setup_fdse_C_D)       -0.284    14.186    sdram/reset_reg[3]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 12.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sdram/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.523%)  route 0.162ns (46.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.583    -0.538    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  sdram/q_reg[0]/Q
                         net (fo=16, routed)          0.162    -0.236    sdram/q_reg_n_0_[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.045    -0.191 r  sdram/sd_cmd[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    sdram/sd_cmd[0]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092    -0.433    sdram/sd_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sdram/reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/reset_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.192ns (51.837%)  route 0.178ns (48.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.585    -0.536    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  sdram/reset_reg[0]/Q
                         net (fo=12, routed)          0.178    -0.217    sdram/reset_reg__0[0]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.051    -0.166 r  sdram/reset[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    sdram/reset0__0[2]
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.854    -0.774    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[2]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.107    -0.429    sdram/reset_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sdram/reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/reset_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.044%)  route 0.178ns (48.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.585    -0.536    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  sdram/reset_reg[0]/Q
                         net (fo=12, routed)          0.178    -0.217    sdram/reset_reg__0[0]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  sdram/reset[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    sdram/reset0__0[1]
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.854    -0.774    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[1]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.092    -0.444    sdram/reset_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sdram/last_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.583    -0.538    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/last_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  sdram/last_ce_reg/Q
                         net (fo=3, routed)           0.182    -0.215    sdram/last_ce
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  sdram/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    sdram/q[0]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/C
                         clock pessimism              0.239    -0.538    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.092    -0.446    sdram/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sdram/last_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.626%)  route 0.205ns (52.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.583    -0.538    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/last_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  sdram/last_ce_reg/Q
                         net (fo=3, routed)           0.205    -0.193    sdram/last_ce
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  sdram/sd_cmd[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.148    sdram/sd_cmd[3]_i_2_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091    -0.434    sdram/sd_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 sdram/reset_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.206%)  route 0.244ns (56.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.585    -0.536    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  sdram/reset_reg[4]/Q
                         net (fo=7, routed)           0.244    -0.151    sdram/reset_reg__0[4]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.045    -0.106 r  sdram/sd_cmd[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    sdram/sd_cmd[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.852    -0.776    sdram/CLK
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/C
                         clock pessimism              0.252    -0.524    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092    -0.432    sdram/sd_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 sdram/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/sd_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.046%)  route 0.360ns (65.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.583    -0.538    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  sdram/q_reg[1]/Q
                         net (fo=17, routed)          0.360    -0.037    sdram/q_reg_n_0_[1]
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.045     0.008 r  sdram/sd_cmd[1]_i_2/O
                         net (fo=1, routed)           0.000     0.008    sdram/sd_cmd[1]_i_2_n_0
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.852    -0.776    sdram/CLK
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/C
                         clock pessimism              0.252    -0.524    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120    -0.404    sdram/sd_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 sdram/reset_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/reset_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.230ns (46.463%)  route 0.265ns (53.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.585    -0.536    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.128    -0.408 r  sdram/reset_reg[2]/Q
                         net (fo=9, routed)           0.145    -0.263    sdram/reset_reg__0[2]
    SLICE_X5Y19          LUT5 (Prop_lut5_I4_O)        0.102    -0.161 r  sdram/reset[4]_i_3/O
                         net (fo=1, routed)           0.120    -0.041    sdram/reset0__0[4]
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.854    -0.774    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[4]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.005    -0.531    sdram/reset_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 sdram/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.192ns (33.387%)  route 0.383ns (66.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.584    -0.537    sdram/CLK
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  sdram/q_reg[2]/Q
                         net (fo=14, routed)          0.192    -0.204    sdram/q_reg_n_0_[2]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.051    -0.153 r  sdram/q[2]_i_1/O
                         net (fo=1, routed)           0.191     0.038    sdram/q[2]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.853    -0.775    sdram/CLK
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.005    -0.532    sdram/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 sdram/reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            sdram/reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk64_relojes rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.405%)  route 0.426ns (69.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.585    -0.536    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  sdram/reset_reg[1]/Q
                         net (fo=10, routed)          0.190    -0.206    sdram/reset_reg__0[1]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  sdram/reset[3]_i_1/O
                         net (fo=1, routed)           0.236     0.075    sdram/reset0__0[3]
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.854    -0.774    sdram/CLK
    SLICE_X5Y19          FDSE                                         r  sdram/reset_reg[3]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X5Y19          FDSE (Hold_fdse_C_D)         0.001    -0.535    sdram/reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.611    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk64_relojes
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y4    pll/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y22      sdram/last_ce_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y22      sdram/last_refresh_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y22      sdram/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y22      sdram/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X5Y20      sdram/q_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         15.625      14.625     SLICE_X5Y19      sdram/reset_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         15.625      14.625     SLICE_X5Y19      sdram/reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         15.625      14.625     SLICE_X5Y19      sdram/reset_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y22      sdram/last_ce_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y22      sdram/last_refresh_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y22      sdram/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y22      sdram/q_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.813       7.313      SLICE_X5Y19      sdram/reset_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.813       7.313      SLICE_X5Y19      sdram/reset_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.813       7.313      SLICE_X5Y19      sdram/reset_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.813       7.313      SLICE_X5Y19      sdram/reset_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.813       7.313      SLICE_X5Y19      sdram/reset_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X5Y22      sdram/sd_cmd_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X7Y22      sdram/last_ce_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X7Y22      sdram/last_refresh_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X7Y22      sdram/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X7Y22      sdram/q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X5Y20      sdram/q_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X5Y19      sdram/reset_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X5Y19      sdram/reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X5Y19      sdram/reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X5Y19      sdram/reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.812       7.312      SLICE_X5Y19      sdram/reset_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk64ps_relojes
  To Clock:  clk64ps_relojes

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk64ps_relojes
Waveform(ns):       { -2.539 5.273 }
Period(ns):         15.625
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0    pll/inst/clkout4_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         15.625      14.151     OLOGIC_X0Y83     ddr_clk/C
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_ctrl_relojes
  To Clock:  clk_ctrl_relojes

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 9.515ns (76.768%)  route 2.880ns (23.232%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 14.128 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.846 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.846    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.169 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.461    10.630    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__2_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.306    10.936 r  MyCtrlModule/zpu/memAWrite[29]_i_3/O
                         net (fo=1, routed)           0.493    11.429    MyCtrlModule/zpu/memAWrite[29]_i_3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.553 r  MyCtrlModule/zpu/memAWrite[29]_i_1/O
                         net (fo=1, routed)           0.000    11.553    MyCtrlModule/zpu/memAWrite[29]_i_1_n_0
    SLICE_X56Y24         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.436    14.128    MyCtrlModule/zpu/clk_ctrl
    SLICE_X56Y24         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[29]/C
                         clock pessimism              0.576    14.704    
                         clock uncertainty           -0.328    14.376    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.081    14.457    MyCtrlModule/zpu/memAWrite_reg[29]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.181ns  (logic 9.508ns (78.055%)  route 2.673ns (21.945%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 14.130 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.846 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.846    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.161 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.457    10.618    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__2_n_4
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.307    10.925 r  MyCtrlModule/zpu/memAWrite[31]_i_3/O
                         net (fo=1, routed)           0.291    11.216    MyCtrlModule/zpu/memAWrite[31]_i_3_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  MyCtrlModule/zpu/memAWrite[31]_i_1/O
                         net (fo=1, routed)           0.000    11.340    MyCtrlModule/zpu/memAWrite[31]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.438    14.130    MyCtrlModule/zpu/clk_ctrl
    SLICE_X57Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[31]/C
                         clock pessimism              0.576    14.706    
                         clock uncertainty           -0.328    14.378    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031    14.409    MyCtrlModule/zpu/memAWrite_reg[31]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 9.283ns (76.227%)  route 2.895ns (23.772%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 14.134 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.948 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.469    10.416    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_7
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.295    10.711 r  MyCtrlModule/zpu/memAWrite[24]_i_3/O
                         net (fo=1, routed)           0.501    11.212    MyCtrlModule/zpu/memAWrite[24]_i_3_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.336 r  MyCtrlModule/zpu/memAWrite[24]_i_1/O
                         net (fo=1, routed)           0.000    11.336    MyCtrlModule/zpu/memAWrite[24]_i_1_n_0
    SLICE_X56Y19         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.442    14.134    MyCtrlModule/zpu/clk_ctrl
    SLICE_X56Y19         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[24]/C
                         clock pessimism              0.576    14.710    
                         clock uncertainty           -0.328    14.382    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.081    14.463    MyCtrlModule/zpu/memAWrite_reg[24]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.090ns  (logic 9.274ns (76.705%)  route 2.816ns (23.295%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 14.129 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.927 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.459    10.386    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.307    10.693 r  MyCtrlModule/zpu/memAWrite[23]_i_3/O
                         net (fo=1, routed)           0.432    11.125    MyCtrlModule/zpu/memAWrite[23]_i_3_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.249 r  MyCtrlModule/zpu/memAWrite[23]_i_1/O
                         net (fo=1, routed)           0.000    11.249    MyCtrlModule/zpu/memAWrite[23]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.437    14.129    MyCtrlModule/zpu/clk_ctrl
    SLICE_X53Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[23]/C
                         clock pessimism              0.563    14.692    
                         clock uncertainty           -0.328    14.364    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    14.395    MyCtrlModule/zpu/memAWrite_reg[23]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.057ns  (logic 9.398ns (77.946%)  route 2.659ns (22.054%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 14.129 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.052 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.445    10.496    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_6
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.306    10.802 r  MyCtrlModule/zpu/memAWrite[25]_i_3/O
                         net (fo=1, routed)           0.289    11.091    MyCtrlModule/zpu/memAWrite[25]_i_3_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.215 r  MyCtrlModule/zpu/memAWrite[25]_i_1/O
                         net (fo=1, routed)           0.000    11.215    MyCtrlModule/zpu/memAWrite[25]_i_1_n_0
    SLICE_X53Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.437    14.129    MyCtrlModule/zpu/clk_ctrl
    SLICE_X53Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[25]/C
                         clock pessimism              0.563    14.692    
                         clock uncertainty           -0.328    14.364    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    14.395    MyCtrlModule/zpu/memAWrite_reg[25]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 9.391ns (77.816%)  route 2.677ns (22.184%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 14.130 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.044 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.457    10.500    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_4
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.307    10.807 r  MyCtrlModule/zpu/memAWrite[27]_i_3/O
                         net (fo=1, routed)           0.295    11.103    MyCtrlModule/zpu/memAWrite[27]_i_3_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  MyCtrlModule/zpu/memAWrite[27]_i_1/O
                         net (fo=1, routed)           0.000    11.227    MyCtrlModule/zpu/memAWrite[27]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.438    14.130    MyCtrlModule/zpu/clk_ctrl
    SLICE_X57Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[27]/C
                         clock pessimism              0.576    14.706    
                         clock uncertainty           -0.328    14.378    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.029    14.407    MyCtrlModule/zpu/memAWrite_reg[27]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        12.006ns  (logic 9.426ns (78.512%)  route 2.580ns (21.488%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 14.130 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.846 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.846    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.085 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.314    10.399    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__2_n_5
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.301    10.700 r  MyCtrlModule/zpu/memAWrite[30]_i_3/O
                         net (fo=1, routed)           0.340    11.040    MyCtrlModule/zpu/memAWrite[30]_i_3_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.164 r  MyCtrlModule/zpu/memAWrite[30]_i_1/O
                         net (fo=1, routed)           0.000    11.164    MyCtrlModule/zpu/memAWrite[30]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.438    14.130    MyCtrlModule/zpu/clk_ctrl
    SLICE_X57Y23         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[30]/C
                         clock pessimism              0.576    14.706    
                         clock uncertainty           -0.328    14.378    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031    14.409    MyCtrlModule/zpu/memAWrite_reg[30]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 9.192ns (76.687%)  route 2.794ns (23.313%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 14.133 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.851 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.407    10.257    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_5
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.301    10.558 r  MyCtrlModule/zpu/memAWrite[22]_i_3/O
                         net (fo=1, routed)           0.463    11.021    MyCtrlModule/zpu/memAWrite[22]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.145 r  MyCtrlModule/zpu/memAWrite[22]_i_1/O
                         net (fo=1, routed)           0.000    11.145    MyCtrlModule/zpu/memAWrite[22]_i_1_n_0
    SLICE_X55Y20         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.441    14.133    MyCtrlModule/zpu/clk_ctrl
    SLICE_X55Y20         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[22]/C
                         clock pessimism              0.563    14.696    
                         clock uncertainty           -0.328    14.368    
    SLICE_X55Y20         FDRE (Setup_fdre_C_D)        0.031    14.399    MyCtrlModule/zpu/memAWrite_reg[22]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 9.166ns (76.672%)  route 2.789ns (23.328%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 14.135 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.831 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.557    10.387    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_7
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.295    10.682 r  MyCtrlModule/zpu/memAWrite[20]_i_3/O
                         net (fo=1, routed)           0.307    10.989    MyCtrlModule/zpu/memAWrite[20]_i_3_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.113 r  MyCtrlModule/zpu/memAWrite[20]_i_1/O
                         net (fo=1, routed)           0.000    11.113    MyCtrlModule/zpu/memAWrite[20]_i_1_n_0
    SLICE_X56Y18         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.443    14.135    MyCtrlModule/zpu/clk_ctrl
    SLICE_X56Y18         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[20]/C
                         clock pessimism              0.576    14.711    
                         clock uncertainty           -0.328    14.383    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.081    14.464    MyCtrlModule/zpu/memAWrite_reg[20]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/zpu/memAWrite_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        11.866ns  (logic 9.309ns (78.454%)  route 2.557ns (21.546%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 14.130 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.609    -0.842    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y2          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.612 r  MyCtrlModule/myrom/ram_reg_0/DOADO[4]
                         net (fo=20, routed)          1.252     2.864    MyCtrlModule/zpu/to_zpu_reg[memARead][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.900 r  MyCtrlModule/zpu/memAWrite0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.902    MyCtrlModule/zpu/memAWrite0__0_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.420 r  MyCtrlModule/zpu/memAWrite0__1/P[0]
                         net (fo=2, routed)           0.671     9.092    MyCtrlModule/zpu/memAWrite0__1_n_105
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.612 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.612    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.729 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.729    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.968 r  MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.466    10.434    MyCtrlModule/zpu/memAWrite0_inferred__0/i__carry__1_n_5
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.301    10.735 r  MyCtrlModule/zpu/memAWrite[26]_i_3/O
                         net (fo=1, routed)           0.165    10.900    MyCtrlModule/zpu/memAWrite[26]_i_3_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.024 r  MyCtrlModule/zpu/memAWrite[26]_i_1/O
                         net (fo=1, routed)           0.000    11.024    MyCtrlModule/zpu/memAWrite[26]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.438    14.130    MyCtrlModule/zpu/clk_ctrl
    SLICE_X50Y22         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[26]/C
                         clock pessimism              0.563    14.693    
                         clock uncertainty           -0.328    14.365    
    SLICE_X50Y22         FDRE (Setup_fdre_C_D)        0.077    14.442    MyCtrlModule/zpu/memAWrite_reg[26]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MyCtrlModule/zpu/mem_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.148ns (32.431%)  route 0.308ns (67.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.561    -0.560    MyCtrlModule/zpu/clk_ctrl
    SLICE_X50Y16         FDRE                                         r  MyCtrlModule/zpu/mem_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  MyCtrlModule/zpu/mem_write_reg[4]/Q
                         net (fo=6, routed)           0.308    -0.104    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB18_X1Y8          RAMB18E1                                     r  MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.866    -0.762    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.489    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.243    -0.246    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MyCtrlModule/zpu/memAWrite_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/myrom/ram_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.656%)  route 0.354ns (68.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/zpu/clk_ctrl
    SLICE_X54Y17         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  MyCtrlModule/zpu/memAWrite_reg[13]/Q
                         net (fo=1, routed)           0.354    -0.043    MyCtrlModule/myrom/from_zpu[memAWrite][13]
    RAMB36_X2Y3          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.870    -0.758    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y3          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_1/CLKARDCLK
                         clock pessimism              0.273    -0.485    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.189    MyCtrlModule/myrom/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MyCtrlModule/intcontroller/pending_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/intcontroller/int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.557    -0.564    MyCtrlModule/intcontroller/clk_ctrl
    SLICE_X45Y18         FDRE                                         r  MyCtrlModule/intcontroller/pending_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MyCtrlModule/intcontroller/pending_reg[3]/Q
                         net (fo=2, routed)           0.070    -0.354    MyCtrlModule/intcontroller/pending_reg_n_0_[3]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045    -0.309 r  MyCtrlModule/intcontroller/int_i_1/O
                         net (fo=1, routed)           0.000    -0.309    MyCtrlModule/intcontroller/int_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  MyCtrlModule/intcontroller/int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.825    -0.803    MyCtrlModule/intcontroller/clk_ctrl
    SLICE_X44Y18         FDRE                                         r  MyCtrlModule/intcontroller/int_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091    -0.460    MyCtrlModule/intcontroller/int_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MyCtrlModule/zpu/memAWrite_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/myrom/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.746%)  route 0.369ns (69.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/zpu/clk_ctrl
    SLICE_X54Y17         FDRE                                         r  MyCtrlModule/zpu/memAWrite_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  MyCtrlModule/zpu/memAWrite_reg[11]/Q
                         net (fo=1, routed)           0.369    -0.028    MyCtrlModule/myrom/from_zpu[memAWrite][11]
    RAMB36_X2Y3          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.870    -0.758    MyCtrlModule/myrom/clk_ctrl
    RAMB36_X2Y3          RAMB36E1                                     r  MyCtrlModule/myrom/ram_reg_1/CLKARDCLK
                         clock pessimism              0.273    -0.485    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.189    MyCtrlModule/myrom/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MyCtrlModule/myosd/xpixelpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/myosd/charrom/q_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    -0.567    MyCtrlModule/myosd/clk_ctrl
    SLICE_X45Y21         FDRE                                         r  MyCtrlModule/myosd/xpixelpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  MyCtrlModule/myosd/xpixelpos_reg[2]/Q
                         net (fo=4, routed)           0.279    -0.147    MyCtrlModule/myosd/charrom/ADDRARDADDR[2]
    RAMB18_X1Y9          RAMB18E1                                     r  MyCtrlModule/myosd/charrom/q_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.863    -0.765    MyCtrlModule/myosd/charrom/clk_ctrl
    RAMB18_X1Y9          RAMB18E1                                     r  MyCtrlModule/myosd/charrom/q_reg/CLKARDCLK
                         clock pessimism              0.273    -0.492    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.309    MyCtrlModule/myosd/charrom/q_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MyCtrlModule/spi/sd_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/mem_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.655%)  route 0.116ns (38.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.559    -0.562    MyCtrlModule/spi/clk_ctrl
    SLICE_X44Y16         FDRE                                         r  MyCtrlModule/spi/sd_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MyCtrlModule/spi/sd_shift_reg[2]/Q
                         net (fo=2, routed)           0.116    -0.306    MyCtrlModule/spi/spi_to_host[2]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  MyCtrlModule/spi/mem_read[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    MyCtrlModule/spi_n_8
    SLICE_X46Y16         FDRE                                         r  MyCtrlModule/mem_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.827    -0.801    MyCtrlModule/clk_ctrl
    SLICE_X46Y16         FDRE                                         r  MyCtrlModule/mem_read_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.120    -0.428    MyCtrlModule/mem_read_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MyCtrlModule/zpu/out_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.853%)  route 0.264ns (65.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.559    -0.562    MyCtrlModule/zpu/clk_ctrl
    SLICE_X49Y18         FDRE                                         r  MyCtrlModule/zpu/out_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MyCtrlModule/zpu/out_mem_addr_reg[7]/Q
                         net (fo=9, routed)           0.264    -0.158    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y8          RAMB18E1                                     r  MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.866    -0.762    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.509    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.326    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MyCtrlModule/zpu/out_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.402%)  route 0.269ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.557    -0.564    MyCtrlModule/zpu/clk_ctrl
    SLICE_X49Y20         FDRE                                         r  MyCtrlModule/zpu/out_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MyCtrlModule/zpu/out_mem_addr_reg[5]/Q
                         net (fo=13, routed)          0.269    -0.155    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y8          RAMB18E1                                     r  MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.866    -0.762    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.509    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.326    MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MyCtrlModule/mykeyboard/recvByteLoc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/mykeyboard/recvByteLoc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.556    -0.565    MyCtrlModule/mykeyboard/clk_ctrl
    SLICE_X49Y22         FDRE                                         r  MyCtrlModule/mykeyboard/recvByteLoc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MyCtrlModule/mykeyboard/recvByteLoc_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.306    MyCtrlModule/mykeyboard/recvByteLoc[7]
    SLICE_X48Y21         FDRE                                         r  MyCtrlModule/mykeyboard/recvByteLoc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.824    -0.804    MyCtrlModule/mykeyboard/clk_ctrl
    SLICE_X48Y21         FDRE                                         r  MyCtrlModule/mykeyboard/recvByteLoc_reg[6]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.071    -0.480    MyCtrlModule/mykeyboard/recvByteLoc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MyCtrlModule/mykeyboard/recvByteLoc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            MyCtrlModule/mykeyboard/recvByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.556    -0.565    MyCtrlModule/mykeyboard/clk_ctrl
    SLICE_X49Y22         FDRE                                         r  MyCtrlModule/mykeyboard/recvByteLoc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MyCtrlModule/mykeyboard/recvByteLoc_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.306    MyCtrlModule/mykeyboard/recvByteLoc[7]
    SLICE_X49Y21         FDRE                                         r  MyCtrlModule/mykeyboard/recvByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.824    -0.804    MyCtrlModule/mykeyboard/clk_ctrl
    SLICE_X49Y21         FDRE                                         r  MyCtrlModule/mykeyboard/recvByte_reg[7]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.071    -0.480    MyCtrlModule/mykeyboard/recvByte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ctrl_relojes
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y8      MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y8      MyCtrlModule/myosd/charram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y9      MyCtrlModule/myosd/charrom/q_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y2      MyCtrlModule/myrom/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y2      MyCtrlModule/myrom/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y3      MyCtrlModule/myrom/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y3      MyCtrlModule/myrom/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y4      MyCtrlModule/myrom/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y4      MyCtrlModule/myrom/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y5      MyCtrlModule/myrom/ram_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X43Y19     MyCtrlModule/dipswitches_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X40Y20     MyCtrlModule/host_divert_keyboard_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X40Y20     MyCtrlModule/host_loadrom_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X40Y20     MyCtrlModule/host_reset_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X40Y20     MyCtrlModule/host_video_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X42Y19     MyCtrlModule/mem_read_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X42Y19     MyCtrlModule/mem_read_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X48Y23     MyCtrlModule/mykeyboard/FSM_sequential_comState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X48Y23     MyCtrlModule/mykeyboard/FSM_sequential_comState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X48Y23     MyCtrlModule/mykeyboard/FSM_sequential_comState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X61Y21     MyCtrlModule/zpu/memAWriteEnable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X43Y19     MyCtrlModule/dipswitches_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X46Y15     MyCtrlModule/host_bootdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X50Y15     MyCtrlModule/host_bootdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X50Y15     MyCtrlModule/host_bootdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X49Y13     MyCtrlModule/host_bootdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X50Y15     MyCtrlModule/host_bootdata_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X50Y15     MyCtrlModule/host_bootdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X49Y13     MyCtrlModule/host_bootdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X50Y15     MyCtrlModule/host_bootdata_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_relojes
  To Clock:  clkfbout_relojes

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_relojes
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk32n_relojes
  To Clock:  clk32_relojes

Setup :            0  Failing Endpoints,  Worst Slack       10.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.357ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        4.493ns  (logic 1.638ns (36.456%)  route 2.855ns (63.544%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 14.740 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.565    14.740    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    15.258 r  c1541_sd/ram_do_reg[1]/Q
                         net (fo=1, routed)           0.567    15.825    c1541_sd/floppy/ram_do[1]
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.124    15.949 r  c1541_sd/floppy/data_cks[1]_i_4/O
                         net (fo=1, routed)           0.000    15.949    c1541_sd/floppy/data_body[1]
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    16.166 r  c1541_sd/floppy/data_cks_reg[1]_i_2/O
                         net (fo=2, routed)           0.433    16.600    c1541_sd/floppy/data_cks_reg[1]_i_2_n_0
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.328    16.928 r  c1541_sd/floppy/gcr_byte[0]_i_2/O
                         net (fo=2, routed)           0.663    17.590    c1541_sd/floppy/gcr_byte[0]_i_2_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.327    17.917 r  c1541_sd/floppy/gcr_byte[0]_i_5/O
                         net (fo=1, routed)           0.466    18.383    c1541_sd/floppy/gcr_byte[0]_i_5_n_0
    SLICE_X46Y9          LUT5 (Prop_lut5_I4_O)        0.124    18.507 r  c1541_sd/floppy/gcr_byte[0]_i_1/O
                         net (fo=2, routed)           0.726    19.233    c1541_sd/floppy/p_0_in__2[0]
    SLICE_X53Y9          FDRE                                         r  c1541_sd/floppy/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/floppy/clk32
    SLICE_X53Y9          FDRE                                         r  c1541_sd/floppy/dout_reg[0]/C
                         clock pessimism              0.399    30.166    
                         clock uncertainty           -0.481    29.685    
    SLICE_X53Y9          FDRE (Setup_fdre_C_D)       -0.095    29.590    c1541_sd/floppy/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.590    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                 10.357    

Slack (MET) :             10.396ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/gcr_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        4.454ns  (logic 1.638ns (36.778%)  route 2.816ns (63.222%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 14.740 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.565    14.740    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    15.258 r  c1541_sd/ram_do_reg[1]/Q
                         net (fo=1, routed)           0.567    15.825    c1541_sd/floppy/ram_do[1]
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.124    15.949 r  c1541_sd/floppy/data_cks[1]_i_4/O
                         net (fo=1, routed)           0.000    15.949    c1541_sd/floppy/data_body[1]
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    16.166 r  c1541_sd/floppy/data_cks_reg[1]_i_2/O
                         net (fo=2, routed)           0.433    16.600    c1541_sd/floppy/data_cks_reg[1]_i_2_n_0
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.328    16.928 r  c1541_sd/floppy/gcr_byte[0]_i_2/O
                         net (fo=2, routed)           0.663    17.590    c1541_sd/floppy/gcr_byte[0]_i_2_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.327    17.917 r  c1541_sd/floppy/gcr_byte[0]_i_5/O
                         net (fo=1, routed)           0.466    18.383    c1541_sd/floppy/gcr_byte[0]_i_5_n_0
    SLICE_X46Y9          LUT5 (Prop_lut5_I4_O)        0.124    18.507 r  c1541_sd/floppy/gcr_byte[0]_i_1/O
                         net (fo=2, routed)           0.687    19.194    c1541_sd/floppy/p_0_in__2[0]
    SLICE_X53Y10         FDRE                                         r  c1541_sd/floppy/gcr_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/floppy/clk32
    SLICE_X53Y10         FDRE                                         r  c1541_sd/floppy/gcr_byte_reg[0]/C
                         clock pessimism              0.399    30.166    
                         clock uncertainty           -0.481    29.685    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.095    29.590    c1541_sd/floppy/gcr_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         29.590    
                         arrival time                         -19.194    
  -------------------------------------------------------------------
                         slack                                 10.396    

Slack (MET) :             12.322ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        2.538ns  (logic 1.158ns (45.627%)  route 1.380ns (54.372%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 29.763 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 14.740 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.565    14.740    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    15.258 r  c1541_sd/ram_do_reg[1]/Q
                         net (fo=1, routed)           0.567    15.825    c1541_sd/floppy/ram_do[1]
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.124    15.949 r  c1541_sd/floppy/data_cks[1]_i_4/O
                         net (fo=1, routed)           0.000    15.949    c1541_sd/floppy/data_body[1]
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    16.166 r  c1541_sd/floppy/data_cks_reg[1]_i_2/O
                         net (fo=2, routed)           0.433    16.600    c1541_sd/floppy/data_cks_reg[1]_i_2_n_0
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.299    16.899 r  c1541_sd/floppy/data_cks[1]_i_1/O
                         net (fo=1, routed)           0.379    17.278    c1541_sd/floppy/p_1_in[1]
    SLICE_X45Y10         FDRE                                         r  c1541_sd/floppy/data_cks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.446    29.763    c1541_sd/floppy/clk32
    SLICE_X45Y10         FDRE                                         r  c1541_sd/floppy/data_cks_reg[1]/C
                         clock pessimism              0.399    30.162    
                         clock uncertainty           -0.481    29.681    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)       -0.081    29.600    c1541_sd/floppy/data_cks_reg[1]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                 12.322    

Slack (MET) :             12.531ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        2.441ns  (logic 1.096ns (44.907%)  route 1.345ns (55.093%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 29.763 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 14.739 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.564    14.739    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456    15.195 r  c1541_sd/ram_do_reg[3]/Q
                         net (fo=1, routed)           0.778    15.973    c1541_sd/floppy/ram_do[3]
    SLICE_X43Y8          LUT5 (Prop_lut5_I3_O)        0.124    16.097 r  c1541_sd/floppy/data_cks[3]_i_4/O
                         net (fo=1, routed)           0.000    16.097    c1541_sd/floppy/data_body[3]
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    16.314 r  c1541_sd/floppy/data_cks_reg[3]_i_2/O
                         net (fo=2, routed)           0.566    16.881    c1541_sd/floppy/data_cks_reg[3]_i_2_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.299    17.180 r  c1541_sd/floppy/data_cks[3]_i_1/O
                         net (fo=1, routed)           0.000    17.180    c1541_sd/floppy/p_1_in[3]
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.446    29.763    c1541_sd/floppy/clk32
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[3]/C
                         clock pessimism              0.399    30.162    
                         clock uncertainty           -0.481    29.681    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    29.710    c1541_sd/floppy/data_cks_reg[3]
  -------------------------------------------------------------------
                         required time                         29.710    
                         arrival time                         -17.180    
  -------------------------------------------------------------------
                         slack                                 12.531    

Slack (MET) :             12.612ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        2.404ns  (logic 0.794ns (33.029%)  route 1.610ns (66.971%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 29.763 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 14.740 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.565    14.740    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    15.258 r  c1541_sd/ram_do_reg[5]/Q
                         net (fo=1, routed)           0.933    16.191    c1541_sd/floppy/ram_do[5]
    SLICE_X45Y9          LUT5 (Prop_lut5_I3_O)        0.124    16.315 r  c1541_sd/floppy/data_cks[5]_i_2/O
                         net (fo=2, routed)           0.677    16.992    c1541_sd/floppy/data_cks[5]_i_2_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.152    17.144 r  c1541_sd/floppy/data_cks[5]_i_1/O
                         net (fo=1, routed)           0.000    17.144    c1541_sd/floppy/p_1_in[5]
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.446    29.763    c1541_sd/floppy/clk32
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[5]/C
                         clock pessimism              0.399    30.162    
                         clock uncertainty           -0.481    29.681    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.075    29.756    c1541_sd/floppy/data_cks_reg[5]
  -------------------------------------------------------------------
                         required time                         29.756    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 12.612    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        2.148ns  (logic 1.091ns (50.786%)  route 1.057ns (49.214%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 29.762 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 14.739 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.564    14.739    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    15.195 r  c1541_sd/ram_do_reg[0]/Q
                         net (fo=1, routed)           0.586    15.781    c1541_sd/floppy/ram_do[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    15.905 r  c1541_sd/floppy/data_cks[0]_i_4/O
                         net (fo=1, routed)           0.000    15.905    c1541_sd/floppy/data_body[0]
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    16.119 r  c1541_sd/floppy/data_cks_reg[0]_i_2/O
                         net (fo=2, routed)           0.471    16.590    c1541_sd/floppy/data_cks_reg[0]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.297    16.887 r  c1541_sd/floppy/data_cks[0]_i_1/O
                         net (fo=1, routed)           0.000    16.887    c1541_sd/floppy/p_1_in[0]
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.445    29.762    c1541_sd/floppy/clk32
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[0]/C
                         clock pessimism              0.399    30.161    
                         clock uncertainty           -0.481    29.680    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.031    29.711    c1541_sd/floppy/data_cks_reg[0]
  -------------------------------------------------------------------
                         required time                         29.711    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             12.856ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        2.160ns  (logic 1.125ns (52.076%)  route 1.035ns (47.924%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 29.762 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 14.739 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.564    14.739    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456    15.195 r  c1541_sd/ram_do_reg[2]/Q
                         net (fo=1, routed)           0.586    15.781    c1541_sd/floppy/ram_do[2]
    SLICE_X43Y9          LUT5 (Prop_lut5_I0_O)        0.124    15.905 r  c1541_sd/floppy/data_cks[2]_i_4/O
                         net (fo=1, routed)           0.000    15.905    c1541_sd/floppy/data_body[2]
    SLICE_X43Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    16.122 r  c1541_sd/floppy/data_cks_reg[2]_i_2/O
                         net (fo=2, routed)           0.449    16.571    c1541_sd/floppy/data_cks_reg[2]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.328    16.899 r  c1541_sd/floppy/data_cks[2]_i_1/O
                         net (fo=1, routed)           0.000    16.899    c1541_sd/floppy/p_1_in[2]
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.445    29.762    c1541_sd/floppy/clk32
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[2]/C
                         clock pessimism              0.399    30.161    
                         clock uncertainty           -0.481    29.680    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.075    29.755    c1541_sd/floppy/data_cks_reg[2]
  -------------------------------------------------------------------
                         required time                         29.755    
                         arrival time                         -16.899    
  -------------------------------------------------------------------
                         slack                                 12.856    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        1.171ns  (logic 0.580ns (49.510%)  route 0.591ns (50.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 29.763 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 14.739 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.564    14.739    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    15.195 r  c1541_sd/ram_do_reg[4]/Q
                         net (fo=2, routed)           0.591    15.786    c1541_sd/floppy/ram_do[4]
    SLICE_X44Y9          LUT5 (Prop_lut5_I1_O)        0.124    15.910 r  c1541_sd/floppy/data_cks[4]_i_1/O
                         net (fo=1, routed)           0.000    15.910    c1541_sd/floppy/p_1_in[4]
    SLICE_X44Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.446    29.763    c1541_sd/floppy/clk32
    SLICE_X44Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[4]/C
                         clock pessimism              0.399    30.162    
                         clock uncertainty           -0.481    29.681    
    SLICE_X44Y9          FDRE (Setup_fdre_C_D)        0.031    29.712    c1541_sd/floppy/data_cks_reg[4]
  -------------------------------------------------------------------
                         required time                         29.712    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        1.068ns  (logic 0.642ns (60.085%)  route 0.426ns (39.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 29.763 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 14.740 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.565    14.740    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    15.258 r  c1541_sd/ram_do_reg[7]/Q
                         net (fo=2, routed)           0.426    15.684    c1541_sd/floppy/ram_do[7]
    SLICE_X46Y9          LUT5 (Prop_lut5_I0_O)        0.124    15.808 r  c1541_sd/floppy/data_cks[7]_i_3/O
                         net (fo=1, routed)           0.000    15.808    c1541_sd/floppy/p_1_in[7]
    SLICE_X46Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.446    29.763    c1541_sd/floppy/clk32
    SLICE_X46Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[7]/C
                         clock pessimism              0.399    30.162    
                         clock uncertainty           -0.481    29.681    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.077    29.758    c1541_sd/floppy/data_cks_reg[7]
  -------------------------------------------------------------------
                         required time                         29.758    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             14.023ns  (required time - arrival time)
  Source:                 c1541_sd/ram_do_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.950ns  (logic 0.642ns (67.605%)  route 0.308ns (32.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 29.763 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 14.740 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.565    14.740    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518    15.258 r  c1541_sd/ram_do_reg[6]/Q
                         net (fo=2, routed)           0.308    15.566    c1541_sd/floppy/ram_do[6]
    SLICE_X45Y9          LUT5 (Prop_lut5_I0_O)        0.124    15.690 r  c1541_sd/floppy/data_cks[6]_i_1/O
                         net (fo=1, routed)           0.000    15.690    c1541_sd/floppy/p_1_in[6]
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.446    29.763    c1541_sd/floppy/clk32
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[6]/C
                         clock pessimism              0.399    30.162    
                         clock uncertainty           -0.481    29.681    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.031    29.712    c1541_sd/floppy/data_cks_reg[6]
  -------------------------------------------------------------------
                         required time                         29.712    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 14.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.045ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (67.067%)  route 0.103ns (32.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    15.230 r  c1541_sd/ram_do_reg[6]/Q
                         net (fo=2, routed)           0.103    15.332    c1541_sd/floppy/ram_do[6]
    SLICE_X45Y9          LUT5 (Prop_lut5_I0_O)        0.045    15.377 r  c1541_sd/floppy/data_cks[6]_i_1/O
                         net (fo=1, routed)           0.000    15.377    c1541_sd/floppy/p_1_in[6]
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    c1541_sd/floppy/clk32
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[6]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.481     0.240    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.092     0.332    c1541_sd/floppy/data_cks_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                          15.377    
  -------------------------------------------------------------------
                         slack                                 15.045    

Slack (MET) :             15.071ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.184%)  route 0.156ns (42.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    15.230 r  c1541_sd/ram_do_reg[7]/Q
                         net (fo=2, routed)           0.156    15.386    c1541_sd/floppy/ram_do[7]
    SLICE_X46Y9          LUT5 (Prop_lut5_I0_O)        0.045    15.431 r  c1541_sd/floppy/data_cks[7]_i_3/O
                         net (fo=1, routed)           0.000    15.431    c1541_sd/floppy/p_1_in[7]
    SLICE_X46Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    c1541_sd/floppy/clk32
    SLICE_X46Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[7]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.481     0.240    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.120     0.360    c1541_sd/floppy/data_cks_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                          15.431    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.126ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.392%)  route 0.206ns (52.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    15.207 r  c1541_sd/ram_do_reg[4]/Q
                         net (fo=2, routed)           0.206    15.413    c1541_sd/floppy/ram_do[4]
    SLICE_X44Y9          LUT5 (Prop_lut5_I1_O)        0.045    15.458 r  c1541_sd/floppy/data_cks[4]_i_1/O
                         net (fo=1, routed)           0.000    15.458    c1541_sd/floppy/p_1_in[4]
    SLICE_X44Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    c1541_sd/floppy/clk32
    SLICE_X44Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[4]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.481     0.240    
    SLICE_X44Y9          FDRE (Hold_fdre_C_D)         0.092     0.332    c1541_sd/floppy/data_cks_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                          15.458    
  -------------------------------------------------------------------
                         slack                                 15.126    

Slack (MET) :             15.438ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.718ns  (logic 0.359ns (49.978%)  route 0.359ns (50.021%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    15.207 r  c1541_sd/ram_do_reg[2]/Q
                         net (fo=1, routed)           0.204    15.411    c1541_sd/floppy/ram_do[2]
    SLICE_X43Y9          LUT5 (Prop_lut5_I0_O)        0.045    15.456 r  c1541_sd/floppy/data_cks[2]_i_4/O
                         net (fo=1, routed)           0.000    15.456    c1541_sd/floppy/data_body[2]
    SLICE_X43Y9          MUXF7 (Prop_muxf7_I1_O)      0.065    15.521 r  c1541_sd/floppy/data_cks_reg[2]_i_2/O
                         net (fo=2, routed)           0.155    15.676    c1541_sd/floppy/data_cks_reg[2]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.108    15.784 r  c1541_sd/floppy/data_cks[2]_i_1/O
                         net (fo=1, routed)           0.000    15.784    c1541_sd/floppy/p_1_in[2]
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    c1541_sd/floppy/clk32
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[2]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.481     0.239    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.107     0.346    c1541_sd/floppy/data_cks_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.346    
                         arrival time                          15.784    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.440ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.705ns  (logic 0.358ns (50.764%)  route 0.347ns (49.236%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    15.207 r  c1541_sd/ram_do_reg[0]/Q
                         net (fo=1, routed)           0.186    15.393    c1541_sd/floppy/ram_do[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.045    15.438 r  c1541_sd/floppy/data_cks[0]_i_4/O
                         net (fo=1, routed)           0.000    15.438    c1541_sd/floppy/data_body[0]
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I1_O)      0.064    15.502 r  c1541_sd/floppy/data_cks_reg[0]_i_2/O
                         net (fo=2, routed)           0.161    15.663    c1541_sd/floppy/data_cks_reg[0]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.108    15.771 r  c1541_sd/floppy/data_cks[0]_i_1/O
                         net (fo=1, routed)           0.000    15.771    c1541_sd/floppy/p_1_in[0]
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    c1541_sd/floppy/clk32
    SLICE_X43Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[0]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.481     0.239    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.092     0.331    c1541_sd/floppy/data_cks_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                          15.771    
  -------------------------------------------------------------------
                         slack                                 15.440    

Slack (MET) :             15.525ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.806ns  (logic 0.253ns (31.391%)  route 0.553ns (68.609%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    15.230 r  c1541_sd/ram_do_reg[5]/Q
                         net (fo=1, routed)           0.320    15.550    c1541_sd/floppy/ram_do[5]
    SLICE_X45Y9          LUT5 (Prop_lut5_I3_O)        0.045    15.595 r  c1541_sd/floppy/data_cks[5]_i_2/O
                         net (fo=2, routed)           0.233    15.827    c1541_sd/floppy/data_cks[5]_i_2_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.044    15.871 r  c1541_sd/floppy/data_cks[5]_i_1/O
                         net (fo=1, routed)           0.000    15.871    c1541_sd/floppy/p_1_in[5]
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    c1541_sd/floppy/clk32
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[5]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.481     0.240    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107     0.347    c1541_sd/floppy/data_cks_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                          15.871    
  -------------------------------------------------------------------
                         slack                                 15.525    

Slack (MET) :             15.550ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/gcr_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.773ns  (logic 0.231ns (29.896%)  route 0.542ns (70.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    15.207 r  c1541_sd/ram_do_reg[4]/Q
                         net (fo=2, routed)           0.129    15.336    c1541_sd/floppy/ram_do[4]
    SLICE_X44Y9          LUT5 (Prop_lut5_I1_O)        0.045    15.381 r  c1541_sd/floppy/gcr_byte[0]_i_4/O
                         net (fo=2, routed)           0.106    15.487    c1541_sd/floppy/gcr_byte[0]_i_4_n_0
    SLICE_X46Y9          LUT5 (Prop_lut5_I2_O)        0.045    15.532 r  c1541_sd/floppy/gcr_byte[0]_i_1/O
                         net (fo=2, routed)           0.307    15.838    c1541_sd/floppy/p_0_in__2[0]
    SLICE_X53Y10         FDRE                                         r  c1541_sd/floppy/gcr_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.835    -0.793    c1541_sd/floppy/clk32
    SLICE_X53Y10         FDRE                                         r  c1541_sd/floppy/gcr_byte_reg[0]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.481     0.242    
    SLICE_X53Y10         FDRE (Hold_fdre_C_D)         0.046     0.288    c1541_sd/floppy/gcr_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                          15.838    
  -------------------------------------------------------------------
                         slack                                 15.550    

Slack (MET) :             15.569ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.792ns  (logic 0.231ns (29.165%)  route 0.561ns (70.835%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    15.207 r  c1541_sd/ram_do_reg[4]/Q
                         net (fo=2, routed)           0.129    15.336    c1541_sd/floppy/ram_do[4]
    SLICE_X44Y9          LUT5 (Prop_lut5_I1_O)        0.045    15.381 r  c1541_sd/floppy/gcr_byte[0]_i_4/O
                         net (fo=2, routed)           0.106    15.487    c1541_sd/floppy/gcr_byte[0]_i_4_n_0
    SLICE_X46Y9          LUT5 (Prop_lut5_I2_O)        0.045    15.532 r  c1541_sd/floppy/gcr_byte[0]_i_1/O
                         net (fo=2, routed)           0.326    15.858    c1541_sd/floppy/p_0_in__2[0]
    SLICE_X53Y9          FDRE                                         r  c1541_sd/floppy/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.836    -0.792    c1541_sd/floppy/clk32
    SLICE_X53Y9          FDRE                                         r  c1541_sd/floppy/dout_reg[0]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.481     0.243    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.046     0.289    c1541_sd/floppy/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                          15.858    
  -------------------------------------------------------------------
                         slack                                 15.569    

Slack (MET) :             15.569ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.835ns  (logic 0.359ns (43.014%)  route 0.476ns (56.985%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    15.207 r  c1541_sd/ram_do_reg[3]/Q
                         net (fo=1, routed)           0.263    15.470    c1541_sd/floppy/ram_do[3]
    SLICE_X43Y8          LUT5 (Prop_lut5_I3_O)        0.045    15.515 r  c1541_sd/floppy/data_cks[3]_i_4/O
                         net (fo=1, routed)           0.000    15.515    c1541_sd/floppy/data_body[3]
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I1_O)      0.065    15.580 r  c1541_sd/floppy/data_cks_reg[3]_i_2/O
                         net (fo=2, routed)           0.212    15.792    c1541_sd/floppy/data_cks_reg[3]_i_2_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.108    15.900 r  c1541_sd/floppy/data_cks[3]_i_1/O
                         net (fo=1, routed)           0.000    15.900    c1541_sd/floppy/p_1_in[3]
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.833    -0.795    c1541_sd/floppy/clk32
    SLICE_X45Y9          FDRE                                         r  c1541_sd/floppy/data_cks_reg[3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.481     0.240    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     0.331    c1541_sd/floppy/data_cks_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                          15.900    
  -------------------------------------------------------------------
                         slack                                 15.569    

Slack (MET) :             15.579ns  (arrival time - required time)
  Source:                 c1541_sd/ram_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Destination:            c1541_sd/floppy/data_cks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32_relojes rise@0.000ns - clk32n_relojes rise@15.625ns)
  Data Path Delay:        0.818ns  (logic 0.382ns (46.703%)  route 0.436ns (53.297%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns = ( 15.066 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.562    15.066    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164    15.230 r  c1541_sd/ram_do_reg[1]/Q
                         net (fo=1, routed)           0.180    15.410    c1541_sd/floppy/ram_do[1]
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.045    15.455 r  c1541_sd/floppy/data_cks[1]_i_4/O
                         net (fo=1, routed)           0.000    15.455    c1541_sd/floppy/data_body[1]
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I1_O)      0.065    15.520 r  c1541_sd/floppy/data_cks_reg[1]_i_2/O
                         net (fo=2, routed)           0.139    15.659    c1541_sd/floppy/data_cks_reg[1]_i_2_n_0
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.108    15.767 r  c1541_sd/floppy/data_cks[1]_i_1/O
                         net (fo=1, routed)           0.116    15.883    c1541_sd/floppy/p_1_in[1]
    SLICE_X45Y10         FDRE                                         r  c1541_sd/floppy/data_cks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    c1541_sd/floppy/clk32
    SLICE_X45Y10         FDRE                                         r  c1541_sd/floppy/data_cks_reg[1]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.481     0.239    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.066     0.305    c1541_sd/floppy/data_cks_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                          15.883    
  -------------------------------------------------------------------
                         slack                                 15.579    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ctrl_relojes
  To Clock:  clk32_relojes

Setup :            0  Failing Endpoints,  Worst Slack        4.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.629ns  (logic 2.967ns (27.913%)  route 7.662ns (72.087%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 f  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.893    17.590    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.714 r  fpga64/cpu/cpu/BusB[5]_i_10__0/O
                         net (fo=1, routed)           0.544    18.258    fpga64/cpu/cpu/BusB[5]_i_10__0_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    18.382 f  fpga64/cpu/cpu/BusB[5]_i_8/O
                         net (fo=1, routed)           0.875    19.256    fpga64/buslogic/sid_do[5]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124    19.380 r  fpga64/buslogic/BusB[5]_i_7/O
                         net (fo=1, routed)           0.501    19.881    fpga64/buslogic/BusB[5]_i_7_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124    20.005 r  fpga64/buslogic/BusB[5]_i_5/O
                         net (fo=1, routed)           0.427    20.432    fpga64/buslogic/basicrom/BusB[5]_i_2_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    20.556 f  fpga64/buslogic/basicrom/BusB[5]_i_4/O
                         net (fo=1, routed)           0.657    21.214    fpga64/buslogic/basicrom/BusB[5]_i_4_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.338 f  fpga64/buslogic/basicrom/BusB[5]_i_2/O
                         net (fo=1, routed)           0.300    21.638    fpga64/cpu/cpu/cpuDi[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.762 f  fpga64/cpu/cpu/BusB[5]_i_1/O
                         net (fo=12, routed)          0.670    22.432    fpga64/cpu/cpu/localDi[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    22.556 r  fpga64/cpu/cpu/BusA_r[5]_i_4/O
                         net (fo=2, routed)           0.000    22.556    fpga64/cpu/cpu/BusA_r[5]_i_4_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    22.773 r  fpga64/cpu/cpu/BAL_reg[7]_i_20/O
                         net (fo=1, routed)           0.837    23.611    fpga64/cpu/cpu/BAL_reg[7]_i_20_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.299    23.910 r  fpga64/cpu/cpu/BAL[7]_i_13/O
                         net (fo=1, routed)           0.000    23.910    fpga64/cpu/cpu/BAL[7]_i_13_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.488 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.570    25.057    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_5
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.301    25.358 r  fpga64/cpu/cpu/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    25.358    fpga64/cpu/cpu/BAL[6]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[6]/C
                         clock pessimism              0.399    30.230    
                         clock uncertainty           -0.481    29.749    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.079    29.828    fpga64/cpu/cpu/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         29.828    
                         arrival time                         -25.358    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.589ns  (logic 3.038ns (28.689%)  route 7.551ns (71.311%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 f  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.893    17.590    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.714 r  fpga64/cpu/cpu/BusB[5]_i_10__0/O
                         net (fo=1, routed)           0.544    18.258    fpga64/cpu/cpu/BusB[5]_i_10__0_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    18.382 f  fpga64/cpu/cpu/BusB[5]_i_8/O
                         net (fo=1, routed)           0.875    19.256    fpga64/buslogic/sid_do[5]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124    19.380 r  fpga64/buslogic/BusB[5]_i_7/O
                         net (fo=1, routed)           0.501    19.881    fpga64/buslogic/BusB[5]_i_7_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124    20.005 r  fpga64/buslogic/BusB[5]_i_5/O
                         net (fo=1, routed)           0.427    20.432    fpga64/buslogic/basicrom/BusB[5]_i_2_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    20.556 f  fpga64/buslogic/basicrom/BusB[5]_i_4/O
                         net (fo=1, routed)           0.657    21.214    fpga64/buslogic/basicrom/BusB[5]_i_4_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.338 f  fpga64/buslogic/basicrom/BusB[5]_i_2/O
                         net (fo=1, routed)           0.300    21.638    fpga64/cpu/cpu/cpuDi[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.762 f  fpga64/cpu/cpu/BusB[5]_i_1/O
                         net (fo=12, routed)          0.670    22.432    fpga64/cpu/cpu/localDi[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    22.556 r  fpga64/cpu/cpu/BusA_r[5]_i_4/O
                         net (fo=2, routed)           0.000    22.556    fpga64/cpu/cpu/BusA_r[5]_i_4_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    22.773 r  fpga64/cpu/cpu/BAL_reg[7]_i_20/O
                         net (fo=1, routed)           0.837    23.611    fpga64/cpu/cpu/BAL_reg[7]_i_20_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.299    23.910 r  fpga64/cpu/cpu/BAL[7]_i_13/O
                         net (fo=1, routed)           0.000    23.910    fpga64/cpu/cpu/BAL[7]_i_13_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.553 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.459    25.011    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_4
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.307    25.318 r  fpga64/cpu/cpu/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    25.318    fpga64/cpu/cpu/BAL[7]_i_2_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[7]/C
                         clock pessimism              0.399    30.230    
                         clock uncertainty           -0.481    29.749    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.079    29.828    fpga64/cpu/cpu/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         29.828    
                         arrival time                         -25.318    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.526ns  (logic 3.135ns (29.783%)  route 7.391ns (70.217%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 29.830 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 f  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 r  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.893    17.590    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.714 r  fpga64/cpu/cpu/BusB[5]_i_10__0/O
                         net (fo=1, routed)           0.544    18.258    fpga64/cpu/cpu/BusB[5]_i_10__0_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    18.382 f  fpga64/cpu/cpu/BusB[5]_i_8/O
                         net (fo=1, routed)           0.875    19.256    fpga64/buslogic/sid_do[5]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124    19.380 r  fpga64/buslogic/BusB[5]_i_7/O
                         net (fo=1, routed)           0.501    19.881    fpga64/buslogic/BusB[5]_i_7_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124    20.005 r  fpga64/buslogic/BusB[5]_i_5/O
                         net (fo=1, routed)           0.427    20.432    fpga64/buslogic/basicrom/BusB[5]_i_2_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    20.556 f  fpga64/buslogic/basicrom/BusB[5]_i_4/O
                         net (fo=1, routed)           0.657    21.214    fpga64/buslogic/basicrom/BusB[5]_i_4_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.338 f  fpga64/buslogic/basicrom/BusB[5]_i_2/O
                         net (fo=1, routed)           0.300    21.638    fpga64/cpu/cpu/cpuDi[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.762 f  fpga64/cpu/cpu/BusB[5]_i_1/O
                         net (fo=12, routed)          0.670    22.432    fpga64/cpu/cpu/localDi[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.124    22.556 r  fpga64/cpu/cpu/BusA_r[5]_i_4/O
                         net (fo=2, routed)           0.000    22.556    fpga64/cpu/cpu/BusA_r[5]_i_4_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217    22.773 r  fpga64/cpu/cpu/BAL_reg[7]_i_20/O
                         net (fo=1, routed)           0.837    23.611    fpga64/cpu/cpu/BAL_reg[7]_i_20_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I0_O)        0.299    23.910 r  fpga64/cpu/cpu/BAL[7]_i_13/O
                         net (fo=1, routed)           0.000    23.910    fpga64/cpu/cpu/BAL[7]_i_13_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.443 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.443    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.662 r  fpga64/cpu/cpu/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.299    24.960    fpga64/cpu/cpu/BAL_reg[8]_i_2_n_7
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.295    25.255 r  fpga64/cpu/cpu/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    25.255    fpga64/cpu/cpu/BAL[8]_i_1_n_0
    SLICE_X5Y12          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.513    29.830    fpga64/cpu/cpu/clk32
    SLICE_X5Y12          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[8]/C
                         clock pessimism              0.399    30.229    
                         clock uncertainty           -0.481    29.748    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.031    29.779    fpga64/cpu/cpu/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         29.779    
                         arrival time                         -25.255    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.482ns  (logic 3.034ns (28.946%)  route 7.448ns (71.054%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    22.500    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    22.616 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    23.292    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    23.620 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    23.620    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.133 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.133    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.456 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.448    24.904    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_6
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.306    25.210 r  fpga64/cpu/cpu/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    25.210    fpga64/cpu/cpu/BAL[5]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[5]/C
                         clock pessimism              0.399    30.230    
                         clock uncertainty           -0.481    29.749    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.081    29.830    fpga64/cpu/cpu/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         29.830    
                         arrival time                         -25.210    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.402ns  (logic 2.807ns (26.986%)  route 7.595ns (73.014%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    22.500    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    22.616 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    23.292    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    23.620 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    23.620    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    24.228 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.595    24.824    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_4
    SLICE_X3Y10          LUT4 (Prop_lut4_I2_O)        0.307    25.131 r  fpga64/cpu/cpu/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    25.131    fpga64/cpu/cpu/BAL[3]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[3]/C
                         clock pessimism              0.399    30.233    
                         clock uncertainty           -0.481    29.752    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.032    29.784    fpga64/cpu/cpu/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                         -25.131    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.233ns  (logic 2.737ns (26.748%)  route 7.496ns (73.252%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    22.500    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    22.616 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    23.292    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    23.620 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    23.620    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    24.164 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.496    24.661    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_5
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.301    24.962 r  fpga64/cpu/cpu/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    24.962    fpga64/cpu/cpu/BAL[2]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[2]/C
                         clock pessimism              0.399    30.233    
                         clock uncertainty           -0.481    29.752    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.029    29.781    fpga64/cpu/cpu/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                         -24.962    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        10.230ns  (logic 2.919ns (28.533%)  route 7.311ns (71.467%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 29.831 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    22.500    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    22.616 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    23.292    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    23.620 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    23.620    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.133 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.133    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.352 r  fpga64/cpu/cpu/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.312    24.664    fpga64/cpu/cpu/BAL_reg[7]_i_6_n_7
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.295    24.959 r  fpga64/cpu/cpu/BAL[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.959    fpga64/cpu/cpu/BAL[4]_i_1__0_n_0
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.514    29.831    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[4]/C
                         clock pessimism              0.399    30.230    
                         clock uncertainty           -0.481    29.749    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.077    29.826    fpga64/cpu/cpu/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         29.826    
                         arrival time                         -24.959    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        9.922ns  (logic 2.439ns (24.581%)  route 7.483ns (75.419%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    22.500    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    22.616 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    23.292    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    23.620 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    23.620    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.872 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.484    24.356    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_7
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.295    24.651 r  fpga64/cpu/cpu/BAL[0]_i_1/O
                         net (fo=1, routed)           0.000    24.651    fpga64/cpu/cpu/BAL[0]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[0]/C
                         clock pessimism              0.399    30.233    
                         clock uncertainty           -0.481    29.752    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.031    29.783    fpga64/cpu/cpu/BAL_reg[0]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                         -24.651    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        9.920ns  (logic 2.625ns (26.463%)  route 7.295ns (73.537%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.834 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.052    22.500    fpga64/cpu/cpu/localDi[0]
    SLICE_X2Y6           LUT5 (Prop_lut5_I1_O)        0.116    22.616 r  fpga64/cpu/cpu/BusA_r[0]_i_2/O
                         net (fo=2, routed)           0.676    23.292    fpga64/cpu/cpu/BusA_r[0]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.328    23.620 r  fpga64/cpu/cpu/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    23.620    fpga64/cpu/cpu/BAL[3]_i_6_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.047 r  fpga64/cpu/cpu/BAL_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.295    24.343    fpga64/cpu/cpu/BAL_reg[3]_i_2_n_6
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.306    24.649 r  fpga64/cpu/cpu/BAL[1]_i_1/O
                         net (fo=1, routed)           0.000    24.649    fpga64/cpu/cpu/BAL[1]_i_1_n_0
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.517    29.834    fpga64/cpu/cpu/clk32
    SLICE_X3Y10          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[1]/C
                         clock pessimism              0.399    30.233    
                         clock uncertainty           -0.481    29.752    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.031    29.783    fpga64/cpu/cpu/BAL_reg[1]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                         -24.649    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 MyCtrlModule/dipswitches_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/cpu/cpu/BusB_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32_relojes rise@31.250ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        8.845ns  (logic 1.600ns (18.089%)  route 7.245ns (81.911%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 29.835 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 14.729 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519    17.144 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    18.377    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    11.412 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    13.079    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.175 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.554    14.729    MyCtrlModule/clk_ctrl
    SLICE_X43Y19         FDRE                                         r  MyCtrlModule/dipswitches_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    15.185 r  MyCtrlModule/dipswitches_reg[1]/Q
                         net (fo=24, routed)          1.388    16.573    fpga64/cpu/cpu/BusB[3]_i_7[0]
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.124    16.697 f  fpga64/cpu/cpu/BusB[7]_i_20/O
                         net (fo=8, routed)           0.781    17.478    fpga64/cpu/cpu/BusB[7]_i_20_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I1_O)        0.124    17.602 f  fpga64/cpu/cpu/BusB[0]_i_9__0/O
                         net (fo=1, routed)           0.465    18.067    fpga64/cpu/cpu/BusB[0]_i_9__0_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  fpga64/cpu/cpu/BusB[0]_i_8/O
                         net (fo=1, routed)           1.046    19.237    fpga64/buslogic/sid_do[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    19.361 f  fpga64/buslogic/BusB[0]_i_7/O
                         net (fo=1, routed)           0.534    19.895    fpga64/buslogic/BusB[0]_i_7_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124    20.019 f  fpga64/buslogic/BusB[0]_i_5/O
                         net (fo=1, routed)           0.343    20.363    fpga64/buslogic/basicrom/BusB[0]_i_2_1
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    20.487 r  fpga64/buslogic/basicrom/BusB[0]_i_4/O
                         net (fo=1, routed)           0.430    20.916    fpga64/buslogic/basicrom/BusB[0]_i_4_n_0
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.124    21.040 r  fpga64/buslogic/basicrom/BusB[0]_i_2/O
                         net (fo=1, routed)           0.284    21.324    fpga64/cpu/cpu/cpuDi[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.124    21.448 r  fpga64/cpu/cpu/BusB[0]_i_1/O
                         net (fo=19, routed)          1.430    22.878    fpga64/cpu/cpu/localDi[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.152    23.030 r  fpga64/cpu/cpu/BusB_r[1]_i_1/O
                         net (fo=1, routed)           0.544    23.574    fpga64/cpu/cpu/BusB_r[1]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  fpga64/cpu/cpu/BusB_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.518    29.835    fpga64/cpu/cpu/clk32
    SLICE_X3Y8           FDCE                                         r  fpga64/cpu/cpu/BusB_r_reg[1]/C
                         clock pessimism              0.399    30.234    
                         clock uncertainty           -0.481    29.753    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)       -0.280    29.473    fpga64/cpu/cpu/BusB_r_reg[1]
  -------------------------------------------------------------------
                         required time                         29.473    
                         arrival time                         -23.574    
  -------------------------------------------------------------------
                         slack                                  5.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            cart_data_wr_8bit_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.246ns (23.471%)  route 0.802ns (76.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/clk_ctrl
    SLICE_X46Y15         FDRE                                         r  MyCtrlModule/host_bootdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  MyCtrlModule/host_bootdata_reg[6]/Q
                         net (fo=1, routed)           0.802     0.389    MyCtrlModule/host_bootdata_reg_n_0_[6]
    SLICE_X46Y13         LUT5 (Prop_lut5_I3_O)        0.098     0.487 r  MyCtrlModule/cart_data_wr_8bit[6]_i_1/O
                         net (fo=1, routed)           0.000     0.487    MyCtrlModule_n_55
    SLICE_X46Y13         FDRE                                         r  cart_data_wr_8bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X46Y13         FDRE                                         r  cart_data_wr_8bit_reg[6]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X46Y13         FDRE (Hold_fdre_C_D)         0.121     0.357    cart_data_wr_8bit_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            cart_data_wr_8bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.209ns (19.728%)  route 0.850ns (80.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/clk_ctrl
    SLICE_X46Y15         FDRE                                         r  MyCtrlModule/host_bootdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  MyCtrlModule/host_bootdata_reg[1]/Q
                         net (fo=1, routed)           0.850     0.453    MyCtrlModule/host_bootdata_reg_n_0_[1]
    SLICE_X46Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.498 r  MyCtrlModule/cart_data_wr_8bit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.498    MyCtrlModule_n_60
    SLICE_X46Y14         FDRE                                         r  cart_data_wr_8bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X46Y14         FDRE                                         r  cart_data_wr_8bit_reg[1]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.120     0.356    cart_data_wr_8bit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MyCtrlModule/dipswitches_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            fpga64/vic/vBlanking_reg/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.348ns (32.981%)  route 0.707ns (67.019%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.559    -0.562    MyCtrlModule/clk_ctrl
    SLICE_X40Y15         FDRE                                         r  MyCtrlModule/dipswitches_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MyCtrlModule/dipswitches_reg[3]/Q
                         net (fo=6, routed)           0.707     0.286    fpga64/vic/vicCycle_reg[2]_0[2]
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.331 r  fpga64/vic/vBlanking_i_3/O
                         net (fo=1, routed)           0.000     0.331    fpga64/vic/vBlanking_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     0.493 r  fpga64/vic/vBlanking_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000     0.493    fpga64/vic/vBlanking0
    SLICE_X36Y15         FDRE                                         r  fpga64/vic/vBlanking_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.826    -0.802    fpga64/vic/clk32
    SLICE_X36Y15         FDRE                                         r  fpga64/vic/vBlanking_reg/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.481     0.233    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.100     0.333    fpga64/vic/vBlanking_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            cart_data_wr_8bit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.186ns (17.461%)  route 0.879ns (82.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.558    -0.563    MyCtrlModule/clk_ctrl
    SLICE_X43Y16         FDRE                                         r  MyCtrlModule/host_bootdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  MyCtrlModule/host_bootdata_reg[4]/Q
                         net (fo=1, routed)           0.879     0.457    MyCtrlModule/host_bootdata_reg_n_0_[4]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.502 r  MyCtrlModule/cart_data_wr_8bit[4]_i_1/O
                         net (fo=1, routed)           0.000     0.502    MyCtrlModule_n_57
    SLICE_X44Y13         FDRE                                         r  cart_data_wr_8bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X44Y13         FDRE                                         r  cart_data_wr_8bit_reg[4]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.092     0.328    cart_data_wr_8bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            cart_data_wr_8bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.247ns (22.458%)  route 0.853ns (77.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/clk_ctrl
    SLICE_X46Y15         FDRE                                         r  MyCtrlModule/host_bootdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  MyCtrlModule/host_bootdata_reg[7]/Q
                         net (fo=1, routed)           0.853     0.439    MyCtrlModule/host_bootdata_reg_n_0_[7]
    SLICE_X46Y13         LUT5 (Prop_lut5_I3_O)        0.099     0.538 r  MyCtrlModule/cart_data_wr_8bit[7]_i_2/O
                         net (fo=1, routed)           0.000     0.538    MyCtrlModule_n_54
    SLICE_X46Y13         FDRE                                         r  cart_data_wr_8bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X46Y13         FDRE                                         r  cart_data_wr_8bit_reg[7]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X46Y13         FDRE (Hold_fdre_C_D)         0.121     0.357    cart_data_wr_8bit_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_divert_keyboard_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ps2_in/clk_filter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.973%)  route 0.910ns (83.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    -0.567    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_divert_keyboard_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  MyCtrlModule/host_divert_keyboard_reg/Q
                         net (fo=2, routed)           0.910     0.483    MyCtrlModule/host_divert_keyboard
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.528 r  MyCtrlModule/clk_filter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.528    ps2_in/PS2_CLK
    SLICE_X38Y26         FDPE                                         r  ps2_in/clk_filter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.817    -0.811    ps2_in/clk32
    SLICE_X38Y26         FDPE                                         r  ps2_in/clk_filter_reg[7]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.481     0.224    
    SLICE_X38Y26         FDPE (Hold_fdpe_C_D)         0.120     0.344    ps2_in/clk_filter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            boot_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.227ns (21.083%)  route 0.850ns (78.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/clk_ctrl
    SLICE_X45Y15         FDRE                                         r  MyCtrlModule/host_bootdata_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  MyCtrlModule/host_bootdata_req_reg/Q
                         net (fo=5, routed)           0.850     0.416    MyCtrlModule/host_bootdata_req
    SLICE_X45Y13         LUT3 (Prop_lut3_I1_O)        0.099     0.515 r  MyCtrlModule/boot_state_i_1/O
                         net (fo=1, routed)           0.000     0.515    MyCtrlModule_n_52
    SLICE_X45Y13         FDRE                                         r  boot_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X45Y13         FDRE                                         r  boot_state_reg/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.091     0.327    boot_state_reg
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            host_bootdata_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.227ns (21.044%)  route 0.852ns (78.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.560    -0.561    MyCtrlModule/clk_ctrl
    SLICE_X45Y15         FDRE                                         r  MyCtrlModule/host_bootdata_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  MyCtrlModule/host_bootdata_req_reg/Q
                         net (fo=5, routed)           0.852     0.418    MyCtrlModule/host_bootdata_req
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.099     0.517 r  MyCtrlModule/host_bootdata_ack_i_1/O
                         net (fo=1, routed)           0.000     0.517    MyCtrlModule_n_20
    SLICE_X45Y13         FDRE                                         r  host_bootdata_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X45Y13         FDRE                                         r  host_bootdata_ack_reg/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.092     0.328    host_bootdata_ack_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            cart_data_wr_8bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.070%)  route 0.904ns (82.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.559    -0.562    MyCtrlModule/clk_ctrl
    SLICE_X43Y15         FDRE                                         r  MyCtrlModule/host_bootdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MyCtrlModule/host_bootdata_reg[2]/Q
                         net (fo=1, routed)           0.904     0.482    MyCtrlModule/host_bootdata_reg_n_0_[2]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.527 r  MyCtrlModule/cart_data_wr_8bit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.527    MyCtrlModule_n_59
    SLICE_X44Y13         FDRE                                         r  cart_data_wr_8bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X44Y13         FDRE                                         r  cart_data_wr_8bit_reg[2]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.091     0.327    cart_data_wr_8bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_bootdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            cart_data_wr_8bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk32_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.231ns (21.016%)  route 0.868ns (78.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.562    -0.559    MyCtrlModule/clk_ctrl
    SLICE_X49Y13         FDRE                                         r  MyCtrlModule/host_bootdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  MyCtrlModule/host_bootdata_reg[27]/Q
                         net (fo=1, routed)           0.366    -0.053    MyCtrlModule/host_bootdata_reg_n_0_[27]
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.008 r  MyCtrlModule/cart_data_wr_8bit[3]_i_2/O
                         net (fo=1, routed)           0.502     0.495    MyCtrlModule/cart_data_wr_8bit[3]_i_2_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.540 r  MyCtrlModule/cart_data_wr_8bit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.540    MyCtrlModule_n_58
    SLICE_X44Y13         FDRE                                         r  cart_data_wr_8bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.829    -0.799    clk32
    SLICE_X44Y13         FDRE                                         r  cart_data_wr_8bit_reg[3]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.481     0.236    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.092     0.328    cart_data_wr_8bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk32_relojes
  To Clock:  clk32n_relojes

Setup :            0  Failing Endpoints,  Worst Slack       13.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.456ns (34.387%)  route 0.870ns (65.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.566    -0.884    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  c1541_sd/floppy/ram_di_reg[2]/Q
                         net (fo=2, routed)           0.870     0.442    c1541_sd/floppy_ram_di[2]
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[2]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)       -0.067    13.987    c1541_sd/dsk_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.622ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.518ns (40.783%)  route 0.752ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.567    -0.883    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  c1541_sd/floppy/ram_di_reg[5]/Q
                         net (fo=2, routed)           0.752     0.387    c1541_sd/floppy_ram_di[5]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[5]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.045    14.009    c1541_sd/dsk_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 13.622    

Slack (MET) :             13.645ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.604%)  route 0.757ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.566    -0.884    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  c1541_sd/floppy/ram_di_reg[3]/Q
                         net (fo=2, routed)           0.757     0.329    c1541_sd/floppy_ram_di[3]
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[3]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)       -0.081    13.973    c1541_sd/dsk_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 13.645    

Slack (MET) :             13.808ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.127%)  route 0.581ns (52.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.567    -0.883    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  c1541_sd/floppy/ram_di_reg[6]/Q
                         net (fo=2, routed)           0.581     0.216    c1541_sd/floppy_ram_di[6]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[6]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.030    14.024    c1541_sd/dsk_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                 13.808    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.335%)  route 0.554ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.567    -0.883    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  c1541_sd/floppy/ram_di_reg[4]/Q
                         net (fo=2, routed)           0.554     0.189    c1541_sd/floppy_ram_di[4]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[4]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.045    14.009    c1541_sd/dsk_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.824ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.518ns (47.084%)  route 0.582ns (52.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.567    -0.883    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  c1541_sd/floppy/ram_di_reg[7]/Q
                         net (fo=2, routed)           0.582     0.217    c1541_sd/floppy_ram_di[7]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[7]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.013    14.041    c1541_sd/dsk_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                 13.824    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.197%)  route 0.471ns (50.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.564    -0.886    c1541_sd/floppy/clk32
    SLICE_X47Y11         FDRE                                         r  c1541_sd/floppy/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  c1541_sd/floppy/ram_we_reg/Q
                         net (fo=1, routed)           0.471     0.041    c1541_sd/floppy_ram_we
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_wr_reg/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.013    14.041    c1541_sd/dsk_wr_reg
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.456ns (51.218%)  route 0.434ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.566    -0.884    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  c1541_sd/floppy/ram_di_reg[0]/Q
                         net (fo=2, routed)           0.434     0.006    c1541_sd/floppy_ram_di[0]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[0]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.031    14.023    c1541_sd/dsk_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 c1541_sd/floppy/ram_di_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.456ns (52.869%)  route 0.407ns (47.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.566    -0.884    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  c1541_sd/floppy/ram_di_reg[1]/Q
                         net (fo=2, routed)           0.407    -0.022    c1541_sd/floppy_ram_di[1]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[1]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.043    14.011    c1541_sd/dsk_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                 14.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.070ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 30.691 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.562    30.691    c1541_sd/floppy/clk32
    SLICE_X47Y11         FDRE                                         r  c1541_sd/floppy/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    30.832 r  c1541_sd/floppy/ram_we_reg/Q
                         net (fo=1, routed)           0.164    30.995    c1541_sd/floppy_ram_we
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_wr_reg/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.064    15.926    c1541_sd/dsk_wr_reg
  -------------------------------------------------------------------
                         required time                        -15.926    
                         arrival time                          30.995    
  -------------------------------------------------------------------
                         slack                                 15.070    

Slack (MET) :             15.102ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.459%)  route 0.208ns (59.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    30.833 r  c1541_sd/floppy/ram_di_reg[1]/Q
                         net (fo=2, routed)           0.208    31.040    c1541_sd/floppy_ram_di[1]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[1]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.076    15.938    c1541_sd/dsk_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.938    
                         arrival time                          31.040    
  -------------------------------------------------------------------
                         slack                                 15.102    

Slack (MET) :             15.121ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.251%)  route 0.209ns (59.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    30.833 r  c1541_sd/floppy/ram_di_reg[0]/Q
                         net (fo=2, routed)           0.209    31.042    c1541_sd/floppy_ram_di[0]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[0]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.059    15.921    c1541_sd/dsk_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.921    
                         arrival time                          31.042    
  -------------------------------------------------------------------
                         slack                                 15.121    

Slack (MET) :             15.185ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.991%)  route 0.268ns (62.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    30.856 r  c1541_sd/floppy/ram_di_reg[4]/Q
                         net (fo=2, routed)           0.268    31.123    c1541_sd/floppy_ram_di[4]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[4]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.076    15.938    c1541_sd/dsk_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -15.938    
                         arrival time                          31.123    
  -------------------------------------------------------------------
                         slack                                 15.185    

Slack (MET) :             15.198ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.950%)  route 0.268ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    30.856 r  c1541_sd/floppy/ram_di_reg[7]/Q
                         net (fo=2, routed)           0.268    31.124    c1541_sd/floppy_ram_di[7]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[7]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.064    15.926    c1541_sd/dsk_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                        -15.926    
                         arrival time                          31.124    
  -------------------------------------------------------------------
                         slack                                 15.198    

Slack (MET) :             15.209ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.950%)  route 0.268ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    30.856 r  c1541_sd/floppy/ram_di_reg[6]/Q
                         net (fo=2, routed)           0.268    31.124    c1541_sd/floppy_ram_di[6]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[6]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.053    15.915    c1541_sd/dsk_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.915    
                         arrival time                          31.124    
  -------------------------------------------------------------------
                         slack                                 15.209    

Slack (MET) :             15.218ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.014%)  route 0.314ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    30.833 r  c1541_sd/floppy/ram_di_reg[3]/Q
                         net (fo=2, routed)           0.314    31.146    c1541_sd/floppy_ram_di[3]
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[3]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X44Y12         FDRE (Hold_fdre_C_D)         0.066    15.928    c1541_sd/dsk_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                        -15.928    
                         arrival time                          31.146    
  -------------------------------------------------------------------
                         slack                                 15.218    

Slack (MET) :             15.243ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.529%)  route 0.325ns (66.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X50Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    30.856 r  c1541_sd/floppy/ram_di_reg[5]/Q
                         net (fo=2, routed)           0.325    31.181    c1541_sd/floppy_ram_di[5]
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X46Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[5]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.076    15.938    c1541_sd/dsk_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.938    
                         arrival time                          31.181    
  -------------------------------------------------------------------
                         slack                                 15.243    

Slack (MET) :             15.253ns  (arrival time - required time)
  Source:                 c1541_sd/floppy/ram_di_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/dsk_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.625ns  (clk32n_relojes rise@15.625ns - clk32_relojes rise@31.250ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.595%)  route 0.352ns (71.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 14.827 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 30.692 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    31.536 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.977    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    29.614 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    30.103    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    30.129 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.563    30.692    c1541_sd/floppy/clk32
    SLICE_X49Y12         FDRE                                         r  c1541_sd/floppy/ram_di_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    30.833 r  c1541_sd/floppy/ram_di_reg[2]/Q
                         net (fo=2, routed)           0.352    31.185    c1541_sd/floppy_ram_di[2]
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.830    14.827    c1541_sd/clk32n
    SLICE_X44Y12         FDRE                                         r  c1541_sd/dsk_data_out_reg[2]/C
                         clock pessimism              0.555    15.381    
                         clock uncertainty            0.481    15.862    
    SLICE_X44Y12         FDRE (Hold_fdre_C_D)         0.070    15.932    c1541_sd/dsk_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.932    
                         arrival time                          31.185    
  -------------------------------------------------------------------
                         slack                                 15.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ctrl_relojes
  To Clock:  clk32n_relojes

Setup :            0  Failing Endpoints,  Worst Slack       10.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.710ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.456ns (11.960%)  route 3.357ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          3.357     2.916    c1541_sd/LED_OBUF
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[2]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X37Y8          FDRE (Setup_fdre_C_R)       -0.429    13.625    c1541_sd/ram_do_reg[2]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 10.710    

Slack (MET) :             10.710ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.456ns (11.960%)  route 3.357ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 14.136 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          3.357     2.916    c1541_sd/LED_OBUF
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.444    14.136    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[3]/C
                         clock pessimism              0.399    14.535    
                         clock uncertainty           -0.481    14.054    
    SLICE_X37Y8          FDRE (Setup_fdre_C_R)       -0.429    13.625    c1541_sd/ram_do_reg[3]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 10.710    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.456ns (13.489%)  route 2.925ns (86.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 14.137 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          2.925     2.483    c1541_sd/LED_OBUF
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.445    14.137    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[0]/C
                         clock pessimism              0.399    14.536    
                         clock uncertainty           -0.481    14.055    
    SLICE_X41Y9          FDRE (Setup_fdre_C_R)       -0.429    13.626    c1541_sd/ram_do_reg[0]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.456ns (13.489%)  route 2.925ns (86.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 14.137 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          2.925     2.483    c1541_sd/LED_OBUF
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.445    14.137    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/C
                         clock pessimism              0.399    14.536    
                         clock uncertainty           -0.481    14.055    
    SLICE_X41Y9          FDRE (Setup_fdre_C_R)       -0.429    13.626    c1541_sd/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.456ns (14.208%)  route 2.753ns (85.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 14.138 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          2.753     2.312    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.446    14.138    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/C
                         clock pessimism              0.399    14.537    
                         clock uncertainty           -0.481    14.056    
    SLICE_X46Y10         FDRE (Setup_fdre_C_R)       -0.524    13.532    c1541_sd/ram_do_reg[1]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.456ns (14.208%)  route 2.753ns (85.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 14.138 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          2.753     2.312    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.446    14.138    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[5]/C
                         clock pessimism              0.399    14.537    
                         clock uncertainty           -0.481    14.056    
    SLICE_X46Y10         FDRE (Setup_fdre_C_R)       -0.524    13.532    c1541_sd/ram_do_reg[5]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.456ns (14.208%)  route 2.753ns (85.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 14.138 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          2.753     2.312    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.446    14.138    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[6]/C
                         clock pessimism              0.399    14.537    
                         clock uncertainty           -0.481    14.056    
    SLICE_X46Y10         FDRE (Setup_fdre_C_R)       -0.524    13.532    c1541_sd/ram_do_reg[6]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.456ns (14.208%)  route 2.753ns (85.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 14.138 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.553    -0.897    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          2.753     2.312    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          1.446    14.138    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[7]/C
                         clock pessimism              0.399    14.537    
                         clock uncertainty           -0.481    14.056    
    SLICE_X46Y10         FDRE (Setup_fdre_C_R)       -0.524    13.532    c1541_sd/ram_do_reg[7]
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 11.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.320ns  (logic 0.141ns (10.678%)  route 1.179ns (89.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 14.829 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.179    16.378    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    14.829    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[1]/C
                         clock pessimism              0.555    15.383    
                         clock uncertainty            0.481    15.864    
    SLICE_X46Y10         FDRE (Hold_fdre_C_R)         0.009    15.873    c1541_sd/ram_do_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.873    
                         arrival time                          16.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.320ns  (logic 0.141ns (10.678%)  route 1.179ns (89.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 14.829 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.179    16.378    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    14.829    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[5]/C
                         clock pessimism              0.555    15.383    
                         clock uncertainty            0.481    15.864    
    SLICE_X46Y10         FDRE (Hold_fdre_C_R)         0.009    15.873    c1541_sd/ram_do_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.873    
                         arrival time                          16.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.320ns  (logic 0.141ns (10.678%)  route 1.179ns (89.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 14.829 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.179    16.378    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    14.829    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[6]/C
                         clock pessimism              0.555    15.383    
                         clock uncertainty            0.481    15.864    
    SLICE_X46Y10         FDRE (Hold_fdre_C_R)         0.009    15.873    c1541_sd/ram_do_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.873    
                         arrival time                          16.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.320ns  (logic 0.141ns (10.678%)  route 1.179ns (89.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 14.829 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.179    16.378    c1541_sd/LED_OBUF
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    14.829    c1541_sd/clk32n
    SLICE_X46Y10         FDRE                                         r  c1541_sd/ram_do_reg[7]/C
                         clock pessimism              0.555    15.383    
                         clock uncertainty            0.481    15.864    
    SLICE_X46Y10         FDRE (Hold_fdre_C_R)         0.009    15.873    c1541_sd/ram_do_reg[7]
  -------------------------------------------------------------------
                         required time                        -15.873    
                         arrival time                          16.378    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.394ns  (logic 0.141ns (10.118%)  route 1.253ns (89.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 14.829 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.253    16.451    c1541_sd/LED_OBUF
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    14.829    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[0]/C
                         clock pessimism              0.555    15.383    
                         clock uncertainty            0.481    15.864    
    SLICE_X41Y9          FDRE (Hold_fdre_C_R)        -0.018    15.846    c1541_sd/ram_do_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.846    
                         arrival time                          16.451    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.394ns  (logic 0.141ns (10.118%)  route 1.253ns (89.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 14.829 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.253    16.451    c1541_sd/LED_OBUF
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.832    14.829    c1541_sd/clk32n
    SLICE_X41Y9          FDRE                                         r  c1541_sd/ram_do_reg[4]/C
                         clock pessimism              0.555    15.383    
                         clock uncertainty            0.481    15.864    
    SLICE_X41Y9          FDRE (Hold_fdre_C_R)        -0.018    15.846    c1541_sd/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                        -15.846    
                         arrival time                          16.451    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.559ns  (logic 0.141ns (9.047%)  route 1.418ns (90.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 14.828 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.418    16.616    c1541_sd/LED_OBUF
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.831    14.828    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[2]/C
                         clock pessimism              0.555    15.382    
                         clock uncertainty            0.481    15.863    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018    15.845    c1541_sd/ram_do_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.845    
                         arrival time                          16.616    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 MyCtrlModule/host_loadrom_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            c1541_sd/ram_do_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk32n_relojes  {rise@15.625ns fall@31.250ns period=31.250ns})
  Path Group:             clk32n_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32n_relojes rise@15.625ns - clk_ctrl_relojes rise@15.625ns)
  Data Path Delay:        1.559ns  (logic 0.141ns (9.047%)  route 1.418ns (90.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 14.828 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 15.058 - 15.625 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286    15.911 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.352    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.362    13.989 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.489    14.478    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    14.504 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.554    15.058    MyCtrlModule/clk_ctrl
    SLICE_X40Y20         FDRE                                         r  MyCtrlModule/host_loadrom_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    15.199 r  MyCtrlModule/host_loadrom_reg/Q
                         net (fo=45, routed)          1.418    16.616    c1541_sd/LED_OBUF
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk32n_relojes rise edge)
                                                     15.625    15.625 f  
    N11                                               0.000    15.625 f  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475    16.100 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.580    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.145    13.434 r  pll/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534    13.968    pll/inst/clk32n_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    13.997 r  pll/inst/clkout2_buf/O
                         net (fo=17, routed)          0.831    14.828    c1541_sd/clk32n
    SLICE_X37Y8          FDRE                                         r  c1541_sd/ram_do_reg[3]/C
                         clock pessimism              0.555    15.382    
                         clock uncertainty            0.481    15.863    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018    15.845    c1541_sd/ram_do_reg[3]
  -------------------------------------------------------------------
                         required time                        -15.845    
                         arrival time                          16.616    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
From Clock:  clk32_relojes
  To Clock:  clk64_relojes

Setup :            0  Failing Endpoints,  Worst Slack        8.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.981ns (15.149%)  route 5.495ns (84.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 14.198 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.934     3.623    sdram/ram_ce
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.124     3.747 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           1.112     4.859    sdram/q
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.153     5.012 r  sdram/q[2]_i_1/O
                         net (fo=1, routed)           0.565     5.577    sdram/q[2]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.506    14.198    sdram/CLK
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/C
                         clock pessimism              0.399    14.597    
                         clock uncertainty           -0.481    14.116    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)       -0.270    13.846    sdram/q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.952ns (14.747%)  route 5.504ns (85.253%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.934     3.623    sdram/ram_ce
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.124     3.747 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.902     4.648    sdram/q
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.124     4.772 r  sdram/q[1]_i_1/O
                         net (fo=1, routed)           0.784     5.557    sdram/q[1]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
                         clock pessimism              0.399    14.594    
                         clock uncertainty           -0.481    14.113    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.061    14.052    sdram/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.828ns (14.343%)  route 4.945ns (85.657%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           2.061     4.750    sdram/ram_ce
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124     4.874 r  sdram/sd_cmd[3]_i_2/O
                         net (fo=1, routed)           0.000     4.874    sdram/sd_cmd[3]_i_2_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/C
                         clock pessimism              0.399    14.594    
                         clock uncertainty           -0.481    14.113    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)        0.029    14.142    sdram/sd_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  9.268    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.952ns (16.576%)  route 4.791ns (83.424%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 14.197 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.934     3.623    sdram/ram_ce
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.124     3.747 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.973     4.720    sdram/q
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     4.844 r  sdram/sd_cmd[2]_i_1/O
                         net (fo=1, routed)           0.000     4.844    sdram/sd_cmd[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.505    14.197    sdram/CLK
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/C
                         clock pessimism              0.399    14.596    
                         clock uncertainty           -0.481    14.115    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.031    14.146    sdram/sd_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.952ns (16.713%)  route 4.744ns (83.287%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 14.197 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           1.042     3.731    sdram/ram_ce
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     3.855 r  sdram/sd_cmd[3]_i_3/O
                         net (fo=2, routed)           0.818     4.673    sdram/sd_cmd[3]_i_3_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.797 r  sdram/sd_cmd[1]_i_2/O
                         net (fo=1, routed)           0.000     4.797    sdram/sd_cmd[1]_i_2_n_0
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.505    14.197    sdram/CLK
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/C
                         clock pessimism              0.399    14.596    
                         clock uncertainty           -0.481    14.115    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.077    14.192    sdram/sd_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/last_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.704ns (13.603%)  route 4.471ns (86.397%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 f  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 r  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           1.587     4.276    sdram/sdram_ce
    SLICE_X7Y22          FDRE                                         r  sdram/last_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/last_ce_reg/C
                         clock pessimism              0.399    14.594    
                         clock uncertainty           -0.481    14.113    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.067    14.046    sdram/last_ce_reg
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             10.260ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.828ns (17.311%)  route 3.955ns (82.689%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          1.886     1.443    fpga64/sysCycle[0]
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     1.567 f  fpga64/last_ce_i_3/O
                         net (fo=1, routed)           0.998     2.565    fpga64/buslogic/last_ce_reg
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124     2.689 r  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           1.071     3.760    sdram/ram_ce
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     3.884 r  sdram/q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.884    sdram/q[0]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/C
                         clock pessimism              0.399    14.594    
                         clock uncertainty           -0.481    14.113    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)        0.031    14.144    sdram/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                 10.260    

Slack (MET) :             10.599ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.766ns (17.239%)  route 3.677ns (82.761%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.552    -0.898    fpga64/clk32
    SLICE_X12Y22         FDRE                                         r  fpga64/sysCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  fpga64/sysCycle_reg[2]/Q
                         net (fo=26, routed)          1.247     0.867    fpga64/sysCycle[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     0.991 r  fpga64/last_refresh_i_1/O
                         net (fo=7, routed)           2.430     3.421    sdram/idle
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.545 r  sdram/sd_cmd[0]_i_1/O
                         net (fo=1, routed)           0.000     3.545    sdram/sd_cmd[0]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/C
                         clock pessimism              0.399    14.594    
                         clock uncertainty           -0.481    14.113    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)        0.031    14.144    sdram/sd_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                 10.599    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 fpga64/sysCycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/last_refresh_reg/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.642ns (17.321%)  route 3.065ns (82.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 14.195 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.552    -0.898    fpga64/clk32
    SLICE_X12Y22         FDRE                                         r  fpga64/sysCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  fpga64/sysCycle_reg[2]/Q
                         net (fo=26, routed)          1.247     0.867    fpga64/sysCycle[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     0.991 r  fpga64/last_refresh_i_1/O
                         net (fo=7, routed)           1.817     2.808    sdram/idle
    SLICE_X7Y22          FDRE                                         r  sdram/last_refresh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          1.503    14.195    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/last_refresh_reg/C
                         clock pessimism              0.399    14.594    
                         clock uncertainty           -0.481    14.113    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.062    14.051    sdram/last_refresh_reg
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 11.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fpga64/buslogic/systemWe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.254ns (21.580%)  route 0.923ns (78.420%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.556    -0.565    fpga64/buslogic/clk32
    SLICE_X10Y22         FDRE                                         r  fpga64/buslogic/systemWe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  fpga64/buslogic/systemWe_reg/Q
                         net (fo=1, routed)           0.310    -0.091    fpga64/buslogic/systemWe
    SLICE_X10Y23         LUT5 (Prop_lut5_I4_O)        0.045    -0.046 r  fpga64/buslogic/SDRAM_DQ_OBUFT[15]_inst_i_1/O
                         net (fo=18, routed)          0.613     0.567    sdram/SDRAM_DQ_TRI[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.612 r  sdram/sd_cmd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.612    sdram/sd_cmd[0]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[0]/C
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.481     0.258    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     0.350    sdram/sd_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fpga64/buslogic/cs_ramReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.231ns (18.515%)  route 1.017ns (81.485%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.585    -0.536    fpga64/buslogic/clk32
    SLICE_X7Y19          FDRE                                         r  fpga64/buslogic/cs_ramReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  fpga64/buslogic/cs_ramReg_reg/Q
                         net (fo=11, routed)          0.576     0.180    fpga64/buslogic/cs_ram
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.225 r  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.441     0.666    sdram/ram_ce
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.711 r  sdram/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.711    sdram/q[0]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[0]/C
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.481     0.258    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.092     0.350    sdram/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/last_refresh_reg/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.186ns (13.346%)  route 1.208ns (86.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.554    -0.567    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          0.384    -0.042    fpga64/sysCycle[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.003 r  fpga64/last_refresh_i_1/O
                         net (fo=7, routed)           0.823     0.826    sdram/idle
    SLICE_X7Y22          FDRE                                         r  sdram/last_refresh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/last_refresh_reg/C
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.481     0.258    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.071     0.329    sdram/last_refresh_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.231ns (16.325%)  route 1.184ns (83.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.554    -0.567    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          0.384    -0.042    fpga64/sysCycle[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.003 f  fpga64/last_refresh_i_1/O
                         net (fo=7, routed)           0.800     0.803    sdram/idle
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.045     0.848 r  sdram/sd_cmd[3]_i_2/O
                         net (fo=1, routed)           0.000     0.848    sdram/sd_cmd[3]_i_2_n_0
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X5Y22          FDRE                                         r  sdram/sd_cmd_reg[3]/C
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.481     0.258    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091     0.349    sdram/sd_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 fpga64/sysCycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.231ns (14.868%)  route 1.323ns (85.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.554    -0.567    fpga64/clk32
    SLICE_X11Y23         FDRE                                         r  fpga64/sysCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fpga64/sysCycle_reg[0]/Q
                         net (fo=25, routed)          0.384    -0.042    fpga64/sysCycle[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.003 f  fpga64/last_refresh_i_1/O
                         net (fo=7, routed)           0.938     0.941    sdram/idle
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045     0.986 r  sdram/sd_cmd[1]_i_2/O
                         net (fo=1, routed)           0.000     0.986    sdram/sd_cmd[1]_i_2_n_0
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.852    -0.776    sdram/CLK
    SLICE_X6Y21          FDRE                                         r  sdram/sd_cmd_reg[1]/C
                         clock pessimism              0.555    -0.222    
                         clock uncertainty            0.481     0.259    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120     0.379    sdram/sd_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 fpga64/buslogic/cs_ramReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/last_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.186ns (12.199%)  route 1.339ns (87.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.585    -0.536    fpga64/buslogic/clk32
    SLICE_X7Y19          FDRE                                         r  fpga64/buslogic/cs_ramReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  fpga64/buslogic/cs_ramReg_reg/Q
                         net (fo=11, routed)          0.576     0.180    fpga64/buslogic/cs_ram
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.225 r  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.763     0.988    sdram/sdram_ce
    SLICE_X7Y22          FDRE                                         r  sdram/last_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/last_ce_reg/C
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.481     0.258    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070     0.328    sdram/last_ce_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 fpga64/buslogic/cs_ramReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/sd_cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.276ns (16.852%)  route 1.362ns (83.148%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.585    -0.536    fpga64/buslogic/clk32
    SLICE_X7Y19          FDRE                                         r  fpga64/buslogic/cs_ramReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  fpga64/buslogic/cs_ramReg_reg/Q
                         net (fo=11, routed)          0.576     0.180    fpga64/buslogic/cs_ram
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.225 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.419     0.644    sdram/ram_ce
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.045     0.689 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.367     1.056    sdram/q
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.101 r  sdram/sd_cmd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.101    sdram/sd_cmd[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.852    -0.776    sdram/CLK
    SLICE_X5Y21          FDRE                                         r  sdram/sd_cmd_reg[2]/C
                         clock pessimism              0.555    -0.222    
                         clock uncertainty            0.481     0.259    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092     0.351    sdram/sd_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 fpga64/buslogic/cs_ramReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.276ns (14.844%)  route 1.583ns (85.156%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.585    -0.536    fpga64/buslogic/clk32
    SLICE_X7Y19          FDRE                                         r  fpga64/buslogic/cs_ramReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  fpga64/buslogic/cs_ramReg_reg/Q
                         net (fo=11, routed)          0.576     0.180    fpga64/buslogic/cs_ram
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.225 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.419     0.644    sdram/ram_ce
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.045     0.689 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.398     1.087    sdram/q
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.045     1.132 r  sdram/q[2]_i_1/O
                         net (fo=1, routed)           0.191     1.323    sdram/q[2]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.853    -0.775    sdram/CLK
    SLICE_X5Y20          FDRE                                         r  sdram/q_reg[2]/C
                         clock pessimism              0.555    -0.221    
                         clock uncertainty            0.481     0.260    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.005     0.265    sdram/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 fpga64/buslogic/cs_ramReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            sdram/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.276ns (14.031%)  route 1.691ns (85.969%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.585    -0.536    fpga64/buslogic/clk32
    SLICE_X7Y19          FDRE                                         r  fpga64/buslogic/cs_ramReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  fpga64/buslogic/cs_ramReg_reg/Q
                         net (fo=11, routed)          0.576     0.180    fpga64/buslogic/cs_ram
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.225 f  fpga64/buslogic/last_ce_i_2/O
                         net (fo=5, routed)           0.419     0.644    sdram/ram_ce
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.045     0.689 f  sdram/q[2]_i_2/O
                         net (fo=3, routed)           0.313     1.002    sdram/q
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.045     1.047 r  sdram/q[1]_i_1/O
                         net (fo=1, routed)           0.384     1.431    sdram/q[1]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk64_relojes
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout3_buf/O
                         net (fo=14, routed)          0.851    -0.777    sdram/CLK
    SLICE_X7Y22          FDRE                                         r  sdram/q_reg[1]/C
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.481     0.258    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070     0.328    sdram/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk32_relojes
  To Clock:  clk_ctrl_relojes

Setup :            0  Failing Endpoints,  Worst Slack        8.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.730ns (11.987%)  route 5.360ns (88.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 14.131 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.494     5.191    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.439    14.131    MyCtrlModule/myosd/clk_ctrl
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[1]/C
                         clock pessimism              0.399    14.530    
                         clock uncertainty           -0.481    14.049    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.636    MyCtrlModule/myosd/hframe_reg[1]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.730ns (11.987%)  route 5.360ns (88.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 14.131 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.494     5.191    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.439    14.131    MyCtrlModule/myosd/clk_ctrl
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[3]/C
                         clock pessimism              0.399    14.530    
                         clock uncertainty           -0.481    14.049    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.636    MyCtrlModule/myosd/hframe_reg[3]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.730ns (11.987%)  route 5.360ns (88.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 14.131 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.494     5.191    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.439    14.131    MyCtrlModule/myosd/clk_ctrl
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[4]/C
                         clock pessimism              0.399    14.530    
                         clock uncertainty           -0.481    14.049    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.636    MyCtrlModule/myosd/hframe_reg[4]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.730ns (11.987%)  route 5.360ns (88.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 14.131 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.494     5.191    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.439    14.131    MyCtrlModule/myosd/clk_ctrl
    SLICE_X43Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[5]/C
                         clock pessimism              0.399    14.530    
                         clock uncertainty           -0.481    14.049    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.636    MyCtrlModule/myosd/hframe_reg[5]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.730ns (11.992%)  route 5.358ns (88.008%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 14.132 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.492     5.189    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.440    14.132    MyCtrlModule/myosd/clk_ctrl
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[0]/C
                         clock pessimism              0.399    14.531    
                         clock uncertainty           -0.481    14.050    
    SLICE_X44Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.637    MyCtrlModule/myosd/hframe_reg[0]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.730ns (11.992%)  route 5.358ns (88.008%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 14.132 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.492     5.189    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.440    14.132    MyCtrlModule/myosd/clk_ctrl
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[2]/C
                         clock pessimism              0.399    14.531    
                         clock uncertainty           -0.481    14.050    
    SLICE_X44Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.637    MyCtrlModule/myosd/hframe_reg[2]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.730ns (11.992%)  route 5.358ns (88.008%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 14.132 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.492     5.189    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.440    14.132    MyCtrlModule/myosd/clk_ctrl
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[6]/C
                         clock pessimism              0.399    14.531    
                         clock uncertainty           -0.481    14.050    
    SLICE_X44Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.637    MyCtrlModule/myosd/hframe_reg[6]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hframe_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.730ns (11.992%)  route 5.358ns (88.008%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 14.132 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 f  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.824     4.547    fpga64/vic/hsync
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.150     4.697 r  fpga64/vic/hframe[7]_i_1/O
                         net (fo=8, routed)           0.492     5.189    MyCtrlModule/myosd/hframe_reg[15]_1[0]
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.440    14.132    MyCtrlModule/myosd/clk_ctrl
    SLICE_X44Y17         FDRE                                         r  MyCtrlModule/myosd/hframe_reg[7]/C
                         clock pessimism              0.399    14.531    
                         clock uncertainty           -0.481    14.050    
    SLICE_X44Y17         FDRE (Setup_fdre_C_CE)      -0.413    13.637    MyCtrlModule/myosd/hframe_reg[7]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hcounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.704ns (11.998%)  route 5.164ns (88.002%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 14.127 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 r  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.457     4.180    overlay/hsync
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.304 r  overlay/hcounter[0]_i_1/O
                         net (fo=14, routed)          0.665     4.969    MyCtrlModule/myosd/hcounter_reg[0]_0
    SLICE_X38Y18         FDRE                                         r  MyCtrlModule/myosd/hcounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.435    14.127    MyCtrlModule/myosd/clk_ctrl
    SLICE_X38Y18         FDRE                                         r  MyCtrlModule/myosd/hcounter_reg[12]/C
                         clock pessimism              0.399    14.526    
                         clock uncertainty           -0.481    14.045    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    13.521    MyCtrlModule/myosd/hcounter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 tv15Khz_invert_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/myosd/hcounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_ctrl_relojes rise@15.625ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.704ns (11.998%)  route 5.164ns (88.002%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 14.127 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.551    -0.899    clk32
    SLICE_X33Y21         FDRE                                         r  tv15Khz_invert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  tv15Khz_invert_reg/Q
                         net (fo=9, routed)           2.042     1.599    fpga64/vic/tv15Khz_invert
    SLICE_X15Y3          LUT3 (Prop_lut3_I0_O)        0.124     1.723 r  fpga64/vic/hsync_r0_i_1/O
                         net (fo=29, routed)          2.457     4.180    overlay/hsync
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.304 r  overlay/hcounter[0]_i_1/O
                         net (fo=14, routed)          0.665     4.969    MyCtrlModule/myosd/hcounter_reg[0]_0
    SLICE_X38Y18         FDRE                                         r  MyCtrlModule/myosd/hcounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                     15.625    15.625 r  
    N11                                               0.000    15.625 r  clock_50 (IN)
                         net (fo=0)                   0.000    15.625    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    17.073 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.235    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    11.013 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    12.600    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.691 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         1.435    14.127    MyCtrlModule/myosd/clk_ctrl
    SLICE_X38Y18         FDRE                                         r  MyCtrlModule/myosd/hcounter_reg[13]/C
                         clock pessimism              0.399    14.526    
                         clock uncertainty           -0.481    14.045    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    13.521    MyCtrlModule/myosd/hcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  8.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.299ns (26.950%)  route 0.810ns (73.050%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.212    fpga64/vic/blue_out[0]_i_2_0[2]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.167 r  fpga64/vic/red_out[3]_i_5/O
                         net (fo=12, routed)          0.497     0.330    fpga64/vic/red_out[3]_i_5_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I0_O)        0.045     0.375 r  fpga64/vic/blue_out[0]_i_2/O
                         net (fo=1, routed)           0.135     0.510    fpga64/vic/b[4]
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.555 r  fpga64/vic/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.555    overlay/blue_out_reg[3]_0[0]
    SLICE_X39Y7          FDRE                                         r  overlay/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X39Y7          FDRE                                         r  overlay/blue_out_reg[0]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.091     0.329    overlay/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.364ns (31.499%)  route 0.792ns (68.501%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.265    fpga64/vic/blue_out[0]_i_2_0[0]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.217 r  fpga64/vic/red_out[3]_i_7/O
                         net (fo=12, routed)          0.549     0.332    fpga64/vic/red_out[3]_i_7_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I0_O)        0.107     0.439 r  fpga64/vic/green_out[1]_i_2/O
                         net (fo=2, routed)           0.117     0.556    fpga64/vic/g[5]
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  fpga64/vic/green_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.601    overlay/green_out_reg[3]_1[1]
    SLICE_X38Y8          FDRE                                         r  overlay/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X38Y8          FDRE                                         r  overlay/green_out_reg[1]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     0.359    overlay/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.364ns (31.444%)  route 0.794ns (68.556%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.265    fpga64/vic/blue_out[0]_i_2_0[0]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.217 r  fpga64/vic/red_out[3]_i_7/O
                         net (fo=12, routed)          0.549     0.332    fpga64/vic/red_out[3]_i_7_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I0_O)        0.107     0.439 r  fpga64/vic/green_out[1]_i_2/O
                         net (fo=2, routed)           0.119     0.558    fpga64/vic/g[5]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.603 r  fpga64/vic/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.603    overlay/green_out_reg[3]_1[0]
    SLICE_X38Y8          FDRE                                         r  overlay/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X38Y8          FDRE                                         r  overlay/green_out_reg[0]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     0.359    overlay/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 host_bootdata_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            MyCtrlModule/mem_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.272%)  route 0.957ns (83.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.560    -0.561    clk32
    SLICE_X45Y13         FDRE                                         r  host_bootdata_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  host_bootdata_ack_reg/Q
                         net (fo=2, routed)           0.957     0.537    MyCtrlModule/zpu/host_bootdata_req_reg
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.582 r  MyCtrlModule/zpu/mem_busy_i_1/O
                         net (fo=1, routed)           0.000     0.582    MyCtrlModule/zpu_n_69
    SLICE_X45Y15         FDRE                                         r  MyCtrlModule/mem_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.828    -0.800    MyCtrlModule/clk_ctrl
    SLICE_X45Y15         FDRE                                         r  MyCtrlModule/mem_busy_reg/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.481     0.235    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.091     0.326    MyCtrlModule/mem_busy_reg
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.364ns (31.142%)  route 0.805ns (68.858%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.566    -0.555    fpga64/myScanConverter/clk32
    SLICE_X12Y3          FDRE                                         r  fpga64/myScanConverter/video_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  fpga64/myScanConverter/video_out_reg[3]/Q
                         net (fo=1, routed)           0.182    -0.209    fpga64/vic/blue_out[0]_i_2_0[3]
    SLICE_X15Y3          LUT3 (Prop_lut3_I2_O)        0.045    -0.164 r  fpga64/vic/red_out[3]_i_8/O
                         net (fo=12, routed)          0.509     0.345    fpga64/vic/red_out[3]_i_8_n_0
    SLICE_X39Y6          LUT5 (Prop_lut5_I0_O)        0.110     0.455 r  fpga64/vic/blue_out[1]_i_3/O
                         net (fo=2, routed)           0.114     0.568    fpga64/vic/b[5]
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.613 r  fpga64/vic/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.613    overlay/blue_out_reg[3]_0[1]
    SLICE_X39Y7          FDRE                                         r  overlay/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X39Y7          FDRE                                         r  overlay/blue_out_reg[1]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.092     0.330    overlay/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.370ns (30.825%)  route 0.830ns (69.175%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.212    fpga64/vic/blue_out[0]_i_2_0[2]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.167 r  fpga64/vic/red_out[3]_i_5/O
                         net (fo=12, routed)          0.497     0.330    fpga64/vic/red_out[3]_i_5_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.049     0.379 r  fpga64/vic/red_out[3]_i_3/O
                         net (fo=3, routed)           0.155     0.534    fpga64/vic/dipswitches_reg[2][1]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.112     0.646 r  fpga64/vic/red_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.646    overlay/D[1]
    SLICE_X38Y7          FDRE                                         r  overlay/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X38Y7          FDRE                                         r  overlay/red_out_reg[1]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X38Y7          FDRE (Hold_fdre_C_D)         0.121     0.359    overlay/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/blue_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.364ns (30.816%)  route 0.817ns (69.184%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.265    fpga64/vic/blue_out[0]_i_2_0[0]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.217 r  fpga64/vic/red_out[3]_i_7/O
                         net (fo=12, routed)          0.545     0.328    fpga64/vic/red_out[3]_i_7_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I3_O)        0.107     0.435 r  fpga64/vic/blue_out[3]_i_2/O
                         net (fo=3, routed)           0.147     0.582    fpga64/vic/dipswitches_reg[2]_1[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.627 r  fpga64/vic/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.627    overlay/blue_out_reg[2]_0
    SLICE_X40Y7          FDSE                                         r  overlay/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.832    -0.796    overlay/CLK
    SLICE_X40Y7          FDSE                                         r  overlay/blue_out_reg[2]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.481     0.239    
    SLICE_X40Y7          FDSE (Hold_fdse_C_D)         0.091     0.330    overlay/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.370ns (31.242%)  route 0.814ns (68.758%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.212    fpga64/vic/blue_out[0]_i_2_0[2]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.167 r  fpga64/vic/red_out[3]_i_5/O
                         net (fo=12, routed)          0.497     0.330    fpga64/vic/red_out[3]_i_5_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.049     0.379 r  fpga64/vic/red_out[3]_i_3/O
                         net (fo=3, routed)           0.139     0.518    MyCtrlModule/myosd/charrom/r[1]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.112     0.630 r  MyCtrlModule/myosd/charrom/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.630    overlay/D[3]
    SLICE_X39Y8          FDRE                                         r  overlay/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X39Y8          FDRE                                         r  overlay/red_out_reg[3]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092     0.330    overlay/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/red_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.370ns (30.172%)  route 0.856ns (69.828%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.212    fpga64/vic/blue_out[0]_i_2_0[2]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.167 r  fpga64/vic/red_out[3]_i_5/O
                         net (fo=12, routed)          0.497     0.330    fpga64/vic/red_out[3]_i_5_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.049     0.379 r  fpga64/vic/red_out[3]_i_3/O
                         net (fo=3, routed)           0.181     0.560    MyCtrlModule/myosd/charrom/r[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.112     0.672 r  MyCtrlModule/myosd/charrom/red_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.672    overlay/D[2]
    SLICE_X38Y8          FDRE                                         r  overlay/red_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X38Y8          FDRE                                         r  overlay/red_out_reg[2]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     0.359    overlay/red_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 fpga64/myScanConverter/video_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            overlay/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_relojes  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_ctrl_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.364ns (30.386%)  route 0.834ns (69.614%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.481ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.567    -0.554    fpga64/myScanConverter/clk32
    SLICE_X12Y0          FDRE                                         r  fpga64/myScanConverter/video_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  fpga64/myScanConverter/video_out_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.265    fpga64/vic/blue_out[0]_i_2_0[0]
    SLICE_X15Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.217 r  fpga64/vic/red_out[3]_i_7/O
                         net (fo=12, routed)          0.545     0.328    fpga64/vic/red_out[3]_i_7_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I3_O)        0.107     0.435 r  fpga64/vic/blue_out[3]_i_2/O
                         net (fo=3, routed)           0.163     0.598    MyCtrlModule/myosd/charrom/b[0]
    SLICE_X39Y8          LUT5 (Prop_lut5_I2_O)        0.045     0.643 r  MyCtrlModule/myosd/charrom/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.643    overlay/blue_out_reg[3]_0[2]
    SLICE_X39Y8          FDRE                                         r  overlay/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk_ctrl_relojes
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout5_buf/O
                         net (fo=612, routed)         0.831    -0.797    overlay/CLK
    SLICE_X39Y8          FDRE                                         r  overlay/blue_out_reg[3]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.481     0.238    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.091     0.329    overlay/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk32_relojes
  To Clock:  clk32_relojes

Setup :            0  Failing Endpoints,  Worst Slack       25.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.181ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ddrb_reg[5]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.580ns (11.129%)  route 4.632ns (88.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 29.764 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.182     4.309    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X47Y7          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ddrb_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.447    29.764    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X47Y7          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ddrb_reg[5]/C
                         clock pessimism              0.491    30.255    
                         clock uncertainty           -0.361    29.894    
    SLICE_X47Y7          FDCE (Recov_fdce_C_CLR)     -0.405    29.489    c1541_sd/c1541/uc3_via6522_inst/r_ddrb_reg[5]
  -------------------------------------------------------------------
                         required time                         29.489    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 25.181    

Slack (MET) :             25.205ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[5]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[5]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.361    29.536    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[5]
  -------------------------------------------------------------------
                         required time                         29.536    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.205    

Slack (MET) :             25.205ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[6]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[6]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.361    29.536    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[6]
  -------------------------------------------------------------------
                         required time                         29.536    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.205    

Slack (MET) :             25.205ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[7]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[7]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.361    29.536    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[7]
  -------------------------------------------------------------------
                         required time                         29.536    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.205    

Slack (MET) :             25.217ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[5]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.580ns (11.105%)  route 4.643ns (88.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.193     4.320    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X50Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X50Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[5]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X50Y9          FDCE (Recov_fdce_C_CLR)     -0.361    29.536    c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[5]
  -------------------------------------------------------------------
                         required time                         29.536    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                 25.217    

Slack (MET) :             25.217ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[6]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.580ns (11.105%)  route 4.643ns (88.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.193     4.320    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X50Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X50Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[6]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X50Y9          FDCE (Recov_fdce_C_CLR)     -0.361    29.536    c1541_sd/c1541/uc3_via6522_inst/r_ora_reg[6]
  -------------------------------------------------------------------
                         required time                         29.536    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                 25.217    

Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[0]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[0]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.319    29.578    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[0]
  -------------------------------------------------------------------
                         required time                         29.578    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.247    

Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[1]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[1]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.319    29.578    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[1]
  -------------------------------------------------------------------
                         required time                         29.578    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.247    

Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[3]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[3]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.319    29.578    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[3]
  -------------------------------------------------------------------
                         required time                         29.578    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.247    

Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[4]/CLR
                            (recovery check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk32_relojes rise@31.250ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 29.767 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.718ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.547    -0.903    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  reset_n_reg/Q
                         net (fo=7, routed)           1.450     1.003    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.127 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         3.205     4.332    c1541_sd/c1541/uc3_via6522_inst/reset_n_reg
    SLICE_X52Y9          FDCE                                         f  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                     31.250    31.250 r  
    N11                                               0.000    31.250 r  clock_50 (IN)
                         net (fo=0)                   0.000    31.250    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         1.448    32.698 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.860    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    26.638 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    28.225    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.316 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        1.450    29.767    c1541_sd/c1541/uc3_via6522_inst/clk32
    SLICE_X52Y9          FDCE                                         r  c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[4]/C
                         clock pessimism              0.491    30.258    
                         clock uncertainty           -0.361    29.897    
    SLICE_X52Y9          FDCE (Recov_fdce_C_CLR)     -0.319    29.578    c1541_sd/c1541/uc3_via6522_inst/r_ira_reg[4]
  -------------------------------------------------------------------
                         required time                         29.578    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                 25.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/PC_reg[10]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.052%)  route 0.423ns (66.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.152     0.100    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X5Y14          FDCE                                         f  fpga64/cpu/cpu/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.859    -0.769    fpga64/cpu/cpu/clk32
    SLICE_X5Y14          FDCE                                         r  fpga64/cpu/cpu/PC_reg[10]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    fpga64/cpu/cpu/PC_reg[10]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/PC_reg[11]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.052%)  route 0.423ns (66.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.152     0.100    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X5Y14          FDCE                                         f  fpga64/cpu/cpu/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.859    -0.769    fpga64/cpu/cpu/clk32
    SLICE_X5Y14          FDCE                                         r  fpga64/cpu/cpu/PC_reg[11]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    fpga64/cpu/cpu/PC_reg[11]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/PC_reg[12]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.052%)  route 0.423ns (66.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.152     0.100    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X5Y14          FDCE                                         f  fpga64/cpu/cpu/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.859    -0.769    fpga64/cpu/cpu/clk32
    SLICE_X5Y14          FDCE                                         r  fpga64/cpu/cpu/PC_reg[12]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    fpga64/cpu/cpu/PC_reg[12]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/PC_reg[9]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.052%)  route 0.423ns (66.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.152     0.100    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X5Y14          FDCE                                         f  fpga64/cpu/cpu/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.859    -0.769    fpga64/cpu/cpu/clk32
    SLICE_X5Y14          FDCE                                         r  fpga64/cpu/cpu/PC_reg[9]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X5Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    fpga64/cpu/cpu/PC_reg[9]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/PC_reg[8]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.437%)  route 0.435ns (67.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.164     0.112    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X7Y13          FDCE                                         f  fpga64/cpu/cpu/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.859    -0.769    fpga64/cpu/cpu/clk32
    SLICE_X7Y13          FDCE                                         r  fpga64/cpu/cpu/PC_reg[8]/C
                         clock pessimism              0.252    -0.517    
    SLICE_X7Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    fpga64/cpu/cpu/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[4]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.247     0.194    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  fpga64/cpu/cpu/BAL_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.861    -0.767    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[4]/C
                         clock pessimism              0.273    -0.494    
    SLICE_X2Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    fpga64/cpu/cpu/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[5]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.247     0.194    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  fpga64/cpu/cpu/BAL_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.861    -0.767    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[5]/C
                         clock pessimism              0.273    -0.494    
    SLICE_X2Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    fpga64/cpu/cpu/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[6]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.247     0.194    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  fpga64/cpu/cpu/BAL_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.861    -0.767    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[6]/C
                         clock pessimism              0.273    -0.494    
    SLICE_X2Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    fpga64/cpu/cpu/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 fpga64/cpu/cpu/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            fpga64/cpu/cpu/BAL_reg[7]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.764%)  route 0.518ns (71.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.589    -0.532    fpga64/cpu/cpu/clk32
    SLICE_X6Y14          FDCE                                         r  fpga64/cpu/cpu/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  fpga64/cpu/cpu/Res_n_i_reg/Q
                         net (fo=7, routed)           0.271    -0.098    fpga64/cpu/cpu/Res_n_i
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.045    -0.053 f  fpga64/cpu/cpu/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.247     0.194    fpga64/cpu/cpu/MCycle[2]_i_2_n_0
    SLICE_X2Y13          FDCE                                         f  fpga64/cpu/cpu/BAL_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.861    -0.767    fpga64/cpu/cpu/clk32
    SLICE_X2Y13          FDCE                                         r  fpga64/cpu/cpu/BAL_reg[7]/C
                         clock pessimism              0.273    -0.494    
    SLICE_X2Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    fpga64/cpu/cpu/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            c1541_sd/c1541/uc1_via6522_inst/r_t1l_h_reg[3]/CLR
                            (removal check against rising-edge clock clk32_relojes  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk32_relojes rise@0.000ns - clk32_relojes rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.027%)  route 0.792ns (80.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.551    -0.570    clk32
    SLICE_X31Y23         FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  reset_n_reg/Q
                         net (fo=7, routed)           0.561     0.131    c1541_sd/c1541/uc3_via6522_inst/load_data_reg[0]_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.176 f  c1541_sd/c1541/uc3_via6522_inst/reset_cnt[0]_i_1/O
                         net (fo=302, routed)         0.231     0.407    c1541_sd/c1541/uc1_via6522_inst/r_orb_reg[4]_1
    SLICE_X38Y4          FDCE                                         f  c1541_sd/c1541/uc1_via6522_inst/r_t1l_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk32_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clock_50 (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clock_50
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    pll/inst/clock_50_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    pll/inst/clk32_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  pll/inst/clkout1_buf/O
                         net (fo=4879, routed)        0.832    -0.796    c1541_sd/c1541/uc1_via6522_inst/clk32
    SLICE_X38Y4          FDCE                                         r  c1541_sd/c1541/uc1_via6522_inst/r_t1l_h_reg[3]/C
                         clock pessimism              0.502    -0.294    
    SLICE_X38Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.361    c1541_sd/c1541/uc1_via6522_inst/r_t1l_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.769    





