{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyPj4O4ZtRmdDtJfI9Bpdmhr",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/SiliconJackets/sscs-ose-code-a-chip.github.io/blob/main/VLSI24/submitted_notebooks/SJSystolicArray/SystolicArray.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# Wishbone ASCON with OpenLane\n",
        "\n",
        "```\n",
        "Copyright 2023 SiliconJackets\n",
        "SPDX-License-Identifier: GPL-3.0-or-later\n",
        "```\n",
        "\n",
        "Running a 3x3 systolic array design inspired by [EYERISS](https://courses.cs.washington.edu/courses/cse550/21au/papers/CSE550.Eyeriss.pdf) design thru the [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane/) GDS to RTL flow targeting the [open source SKY130 PDK](https://github.com/google/skywater-pdk/) with the addition of dual-port RAM macros generated by [OpenRAM](https://github.com/VLSIDA/OpenRAM)."
      ],
      "metadata": {
        "id": "VV2vOq0Oq_CF"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "|Name|Affiliation| Email |IEEE Member|SSCS Member|\n",
        "|:--:|:----------:|:----------:|:----------:|:----------:|\n",
        "|Zachary Ellis|Georgia Institute of Technology|zellis7@gatech.edu|Yes|Yes|\n",
        "|Nealson Li|Georgia Institute of Technology|nealson@gatech.edu|Yes|Yes|\n",
        "|Addison Elliott|Georgia Institute of Technology|addisonelliott@gatech.edu|Yes|Yes|\n",
        "|Zeyan Wu|Georgia Institute of Technology|zwu477@gatech.edu|Yes|Yes|"
      ],
      "metadata": {
        "id": "pzPuBWmSrjK_"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Install Dependencies {display-mode: \"form\"}\n",
        "#@markdown Click the â–· button to setup the digital design environment based on [conda-eda](https://github.com/hdl/conda-eda).\n",
        "\n",
        "#@markdown Main components we will install\n",
        "\n",
        "#@markdown *   Open_pdks.sky130a : a PDK installer for open-source EDA tools.\n",
        "#@markdown *   Openlane : an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, CVC, SPEF-Extractor, KLayout and a number of custom scripts for design exploration and optimization.\n",
        "#@markdown *   GDSTK : a C++ library for creation and manipulation of GDSII and OASIS files.\n",
        "\n",
        "import os\n",
        "import pathlib\n",
        "import sys\n",
        "\n",
        "!curl -Ls https://micro.mamba.pm/api/micromamba/linux-64/latest | tar -xvj bin/micromamba\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "site_package_path = conda_prefix_path / 'lib/python3.7/site-packages'\n",
        "sys.path.append(str(site_package_path.resolve()))\n",
        "\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "PATH = os.environ['PATH']\n",
        "#LD_LIBRARY_PATH = os.environ.get('LD_LIBRARY_PATH', '')\n",
        "\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "%env PATH={CONDA_PREFIX}/bin:{PATH}\n",
        "%env LD_LIBRARY_PATH={CONDA_PREFIX}/lib:{LD_LIBRARY_PATH}\n",
        "\n",
        "!bin/micromamba create --yes --prefix $CONDA_PREFIX\n",
        "!echo 'python ==3.7*' >> {CONDA_PREFIX}/conda-meta/pinned\n",
        "\n",
        "!bin/micromamba install --quiet \\\n",
        "                        --yes \\\n",
        "                        --prefix $CONDA_PREFIX \\\n",
        "                        --channel litex-hub \\\n",
        "                        --channel main \\\n",
        "                        open_pdks.sky130a \\\n",
        "                        openlane\n",
        "\n",
        "!bin/micromamba install --quiet \\\n",
        "                        --yes \\\n",
        "                        --prefix $CONDA_PREFIX \\\n",
        "                        --channel conda-forge \\\n",
        "                        gdstk\n",
        "\n",
        "!bin/micromamba config --add channels conda-forge\n",
        "!bin/micromamba config --add channels vlsida-eda\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c litex-hub iverilog\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c vlsida-eda klayout\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c vlsida-eda magic\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c vlsida-eda netgen\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c vlsida-eda ngspice\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c vlsida-eda trilinos\n",
        "!bin/micromamba install -q -y --prefix $CONDA_PREFIX -c vlsida-eda xyce\n",
        "!python -m pip install libparse libparse\n",
        "PATH = os.environ['PATH']\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "%env PATH={CONDA_PREFIX}/bin:{PATH}\n",
        "\n"
      ],
      "metadata": {
        "id": "Y6snMoxpslsr",
        "outputId": "88efdfe7-1628-41a3-d443-fd8ab387e121",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "bin/micromamba\n",
            "env: CONDA_PREFIX=/content/conda-env\n",
            "env: PATH=/content/conda-env/bin:/opt/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/tools/node/bin:/tools/google-cloud-sdk/bin\n",
            "env: LD_LIBRARY_PATH={CONDA_PREFIX}/lib:{LD_LIBRARY_PATH}\n",
            "Empty environment created at prefix: /content/conda-env\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "ucutnuNXqnZ0"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%cd /tmp\n",
        "! git clone -b v1.2.8 https://github.com/VLSIDA/OpenRAM #> /dev/null 2>&1\n",
        "%cd /tmp/OpenRAM\n",
        "#! ./install_conda.sh #> /dev/null 2>&1\n",
        "! python -m pip install -r requirements.txt #> /dev/null 2>&1\n",
        "%env OPENRAM_ROOT=/tmp/OpenRAM\n",
        "%env OPENRAM_HOME=\"/tmp/OpenRAM/compiler\"\n",
        "%env OPENRAM_TECH=\"/tmp/OpenRAM/technology\"\n",
        "%env PYTHONPATH=$OPENRAM_HOME\n",
        "%env PYTHONPATH=\"$OPENRAM_HOME:$OPENRAM_TECH/sky130:$OPENRAM_TECH/sky130/custom\"\n",
        "! source miniconda/bin/activate && make pdk #> /dev/null 2>&1\n",
        "! make install #> /dev/null 2>&1"
      ],
      "metadata": {
        "id": "jQW-kwmOs50U"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile macros/sram_configs/myconfig.py\n",
        "\n",
        "\"\"\"\n",
        "Dual port (1 read/write + 1 read only) 1 kbytes SRAM with byte write.\n",
        "\"\"\"\n",
        "word_size = 8\n",
        "\n",
        "num_words = 16\n",
        "\n",
        "human_byte_size = \"{:.0f}kbytes\".format((word_size * num_words)/1024/8)\n",
        "\n",
        "# Allow byte writes\n",
        "write_size = 2 # Bits\n",
        "\n",
        "# Dual port\n",
        "num_rw_ports = 1\n",
        "num_r_ports = 1\n",
        "num_w_ports = 0\n",
        "ports_human = '1rw1r'\n",
        "\n",
        "import os\n",
        "exec(open(os.path.join(os.path.dirname(__file__), 'sky130_sram_common.py')).read())"
      ],
      "metadata": {
        "id": "EY7n_pcXT79Y"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "\n",
        "config_file = \"macros/sram_configs/myconfig.py\"\n",
        "\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of bits for each memory word:\n",
        "word_size = 8 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Total number of memory words:\n",
        "num_words = 16 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Lowest number of writable bits in one write cylce:\n",
        "write_size = 2 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of Read/Write ports:\n",
        "num_rw_ports = 1 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of Read only ports:\n",
        "num_r_ports = 1 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "#@markdown ### Number of Write only ports:\n",
        "num_w_ports = 0 #@param {type:\"raw\"}\n",
        "\n",
        "#@markdown ---\n",
        "\n",
        "\n",
        "\n",
        "! sed -i \"s/^word_size.*$/word_size = $word_size/\" $config_file\n",
        "! sed -i \"s/^num_words.*$/num_words = $num_words/\" $config_file\n",
        "! sed -i \"s/^write_size.*$/write_size = $write_size/\" $config_file\n",
        "! sed -i \"s/^num_rw_ports.*$/num_rw_ports = $num_rw_ports/\" $config_file\n",
        "! sed -i \"s/^num_r_ports.*$/num_r_ports = $num_r_ports/\" $config_file\n",
        "! sed -i \"s/^num_w_ports.*$/num_w_ports = $num_w_ports/\" $config_file\n",
        "! sed -i \"s/^FIXME.*$//\" $config_file"
      ],
      "metadata": {
        "cellView": "form",
        "id": "bJHOcpNlUEcm"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "! cd macros/ && make myconfig.ok > /dev/null 2>&1"
      ],
      "metadata": {
        "id": "T719eaz_UOHE"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile config.py\n",
        "word_size = 32 # Bits\n",
        "num_words = 32\n",
        "human_byte_size = \"{:.0f}kbytes\".format((word_size * num_words)/1024/8)\n",
        "\n",
        "# Allow byte writes\n",
        "write_size = 32 # Bits\n",
        "\n",
        "# Dual port\n",
        "num_rw_ports = 0\n",
        "num_r_ports = 1\n",
        "num_w_ports = 1\n",
        "ports = '1r1w'\n",
        "\n",
        "tech_name = 'sky130'\n",
        "nominal_corner_only = True\n",
        "\n",
        "route_supplies = 'ring'\n",
        "check_lvsdrc = True\n",
        "uniquify = True\n",
        "\n",
        "output_name = f'{tech_name}_sram_{ports}_{word_size}x{num_words}_{write_size}'\n",
        "output_path = '.'"
      ],
      "metadata": {
        "id": "bd2AhwfT0_4a",
        "outputId": "e3080dd0-836d-4ed1-ce69-6dadabf815a0",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Overwriting config.py\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "#@markdown Run OpenRAM\n",
        "!python3 $OPENRAM_HOME/../sram_compiler.py config.py"
      ],
      "metadata": {
        "id": "cYLJBIt11NcV",
        "outputId": "11262da1-9390-416c-ffe8-c3ffd0e64491",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "|==============================================================================|\n",
            "|=========                      OpenRAM v1.2.48                       =========|\n",
            "|=========                                                            =========|\n",
            "|=========               VLSI Design and Automation Lab               =========|\n",
            "|=========        Computer Science and Engineering Department         =========|\n",
            "|=========            University of California Santa Cruz             =========|\n",
            "|=========                                                            =========|\n",
            "|=========          Usage help: openram-user-group@ucsc.edu           =========|\n",
            "|=========        Development help: openram-dev-group@ucsc.edu        =========|\n",
            "|=========                See LICENSE for license info                =========|\n",
            "|==============================================================================|\n",
            "** Start: 03/20/2024 22:02:34\n",
            "Technology: sky130\n",
            "Total size: 1024 bits\n",
            "Word size: 32\n",
            "Words: 32\n",
            "Banks: 1\n",
            "RW ports: 0\n",
            "R-only ports: 1\n",
            "W-only ports: 1\n",
            "DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).\n",
            "Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).\n",
            "Only generating nominal corner timing.\n",
            "Words per row: None\n",
            "Output files are: \n",
            "/content/./sky130_sram_1r1w_32x32_32.lvs\n",
            "/content/./sky130_sram_1r1w_32x32_32.sp\n",
            "/content/./sky130_sram_1r1w_32x32_32.v\n",
            "/content/./sky130_sram_1r1w_32x32_32.lib\n",
            "/content/./sky130_sram_1r1w_32x32_32.py\n",
            "/content/./sky130_sram_1r1w_32x32_32.html\n",
            "/content/./sky130_sram_1r1w_32x32_32.log\n",
            "/content/./sky130_sram_1r1w_32x32_32.lef\n",
            "/content/./sky130_sram_1r1w_32x32_32.gds\n",
            "** Submodules: 3.7 seconds\n",
            "** Placement: 0.1 seconds\n",
            "** Routing: 520.3 seconds\n",
            "ERROR: file magic.py: line 325: Unable to load LVS results from /tmp/openram_root_15242_temp/sky130_sram_1r1w_32x32_32.lvs.report\n",
            "Traceback (most recent call last):\n",
            "  File \"/content/OpenRAM/compiler/verify/magic.py\", line 323, in run_lvs\n",
            "    f = open(resultsfile, \"r\")\n",
            "FileNotFoundError: [Errno 2] No such file or directory: '/tmp/openram_root_15242_temp/sky130_sram_1r1w_32x32_32.lvs.report'\n",
            "\n",
            "During handling of the above exception, another exception occurred:\n",
            "\n",
            "Traceback (most recent call last):\n",
            "  File \"/content/OpenRAM/compiler/../sram_compiler.py\", line 73, in <module>\n",
            "    s = sram()\n",
            "  File \"/content/OpenRAM/compiler/sram.py\", line 58, in __init__\n",
            "    self.s.create_layout()\n",
            "  File \"/content/OpenRAM/compiler/modules/sram_1bank.py\", line 239, in create_layout\n",
            "    self.DRC_LVS(final_verification=OPTS.route_supplies, force_check=OPTS.check_lvsdrc)\n",
            "  File \"/content/OpenRAM/compiler/base/hierarchy_design.py\", line 71, in DRC_LVS\n",
            "    self.lvs_errors = verify.run_lvs(self.cell_name, tempgds, tempspice, final_verification=final_verification)\n",
            "  File \"/content/OpenRAM/compiler/verify/magic.py\", line 325, in run_lvs\n",
            "    debug.error(\"Unable to load LVS results from {}\".format(resultsfile), 1)\n",
            "  File \"/content/OpenRAM/compiler/debug.py\", line 48, in error\n",
            "    assert return_value == 0\n",
            "AssertionError\n"
          ]
        }
      ]
    }
  ]
}