verilog xil_defaultlib --include "../../../ipstatic/hdl/verilog" --include "../../../../project_1.gen/sources_1/ip/extractEFrames_accel_0/drivers/extractEFrames_accel_v1_0/src" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_last_hunt.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_start_hunt.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_AXIVideo2BayerMat_0_4320_3848_2_3_s.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_Block_entry5_proc.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_control_s_axi.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extract.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_extractExposureFrames_0_8_8_2160_3840_2_3_3_3_0_s_extractor_buff_0_RAM_S2P_BRbkb.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_fifo_w12_d2_S.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_fifo_w12_d3_S.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_fifo_w12_d4_S.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_fifo_w13_d2_S.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_fifo_w16_d3_S.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_flow_control_loop_pipe_sequential_init.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_1_Pipeline_loop_col_mat2axi.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_GRAYMat2AXIvideo_0_2160_3840_2_3_s.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_hls_deadlock_detection_unit.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_hls_deadlock_idx0_monitor.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_hls_deadlock_idx1_monitor.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_mux_832_16_1_1.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel_regslice_both.v" \
"../../../ipstatic/hdl/verilog/extractEFrames_accel.v" \
"../../../../project_1.gen/sources_1/ip/extractEFrames_accel_0/sim/extractEFrames_accel_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
