INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RICV_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
