#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c65d4188f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c65d41dc50 .scope module, "pdm_tb" "pdm_tb" 3 4;
 .timescale -9 -12;
v000001c65d423f80_0 .var "clk_in", 0 0;
v000001c65d423c60_0 .var/s "level_in", 7 0;
v000001c65d423760_0 .net "pdm_out", 0 0, L_000001c65d423940;  1 drivers
v000001c65d424020_0 .var "rst_in", 0 0;
v000001c65d4242a0_0 .var "tick_in", 0 0;
S_000001c65d42e670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 36, 3 36 0, S_000001c65d41dc50;
 .timescale -9 -12;
v000001c65d3018f0_0 .var/2s "i", 31 0;
S_000001c65d42e800 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_000001c65d42e670;
 .timescale -9 -12;
v000001c65d41dde0_0 .var/2s "j", 31 0;
S_000001c65d4229a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 45, 3 45 0, S_000001c65d41dc50;
 .timescale -9 -12;
v000001c65d42ea30_0 .var/2s "i", 31 0;
S_000001c65d422b30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 47, 3 47 0, S_000001c65d4229a0;
 .timescale -9 -12;
v000001c65d42e990_0 .var/2s "j", 31 0;
S_000001c65d422cc0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 54, 3 54 0, S_000001c65d41dc50;
 .timescale -9 -12;
v000001c65d423080_0 .var/2s "i", 31 0;
S_000001c65d422e50 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 56, 3 56 0, S_000001c65d422cc0;
 .timescale -9 -12;
v000001c65d422fe0_0 .var/2s "j", 31 0;
S_000001c65d423120 .scope module, "uut" "pdm" 3 11, 4 5 0, S_000001c65d41dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "level_in";
    .port_info 3 /INPUT 1 "tick_in";
    .port_info 4 /OUTPUT 1 "pdm_out";
v000001c65d4232b0_0 .net/s *"_ivl_0", 31 0, L_000001c65d4240c0;  1 drivers
v000001c65d423350_0 .net *"_ivl_10", 1 0, L_000001c65d424340;  1 drivers
L_000001c65d485c68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c65d4233f0_0 .net/2s *"_ivl_2", 31 0, L_000001c65d485c68;  1 drivers
v000001c65d423490_0 .net *"_ivl_4", 0 0, L_000001c65d4238a0;  1 drivers
L_000001c65d485cb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c65d423800_0 .net/2s *"_ivl_6", 1 0, L_000001c65d485cb0;  1 drivers
L_000001c65d485cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c65d423580_0 .net/2s *"_ivl_8", 1 0, L_000001c65d485cf8;  1 drivers
v000001c65d423da0_0 .var/s "accumulator", 15 0;
v000001c65d423620_0 .net "clk_in", 0 0, v000001c65d423f80_0;  1 drivers
v000001c65d4236c0_0 .net/s "level_in", 7 0, v000001c65d423c60_0;  1 drivers
v000001c65d423b20_0 .net "pdm_out", 0 0, L_000001c65d423940;  alias, 1 drivers
v000001c65d4243e0_0 .var "pdm_out_old", 0 0;
v000001c65d423e40_0 .net "rst_in", 0 0, v000001c65d424020_0;  1 drivers
v000001c65d423ee0_0 .net "tick_in", 0 0, v000001c65d4242a0_0;  1 drivers
E_000001c65d41cfd0 .event posedge, v000001c65d423e40_0, v000001c65d423620_0;
L_000001c65d4240c0 .extend/s 32, v000001c65d423da0_0;
L_000001c65d4238a0 .cmp/gt.s 32, L_000001c65d4240c0, L_000001c65d485c68;
L_000001c65d424340 .functor MUXZ 2, L_000001c65d485cf8, L_000001c65d485cb0, L_000001c65d4238a0, C4<>;
L_000001c65d423940 .part L_000001c65d424340, 0, 1;
    .scope S_000001c65d423120;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c65d423da0_0, 0, 16;
    %end;
    .thread T_0, $init;
    .scope S_000001c65d423120;
T_1 ;
    %wait E_000001c65d41cfd0;
    %load/vec4 v000001c65d423e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c65d423da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c65d4243e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c65d423b20_0;
    %store/vec4 v000001c65d4243e0_0, 0, 1;
    %load/vec4 v000001c65d423da0_0;
    %load/vec4 v000001c65d4236c0_0;
    %pad/u 16;
    %add;
    %load/vec4 v000001c65d4243e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 255, 0, 16;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %sub;
    %assign/vec4 v000001c65d423da0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c65d41dc50;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001c65d423f80_0;
    %nor/r;
    %store/vec4 v000001c65d423f80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c65d41dc50;
T_3 ;
    %vpi_call/w 3 25 "$dumpfile", "pdm_tb.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c65d41dc50 {0 0 0};
    %vpi_call/w 3 27 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d423f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d424020_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c65d423c60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c65d424020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d424020_0, 0, 1;
    %fork t_1, S_000001c65d42e670;
    %jmp t_0;
    .scope S_000001c65d42e670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c65d3018f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001c65d3018f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000001c65d3018f0_0;
    %pad/s 8;
    %store/vec4 v000001c65d423c60_0, 0, 8;
    %fork t_3, S_000001c65d42e800;
    %jmp t_2;
    .scope S_000001c65d42e800;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c65d41dde0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c65d41dde0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001c65d41dde0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c65d41dde0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_000001c65d42e670;
t_2 %join;
    %load/vec4 v000001c65d3018f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c65d3018f0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000001c65d41dc50;
t_0 %join;
    %fork t_5, S_000001c65d4229a0;
    %jmp t_4;
    .scope S_000001c65d4229a0;
t_5 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v000001c65d42ea30_0, 0, 32;
T_3.4 ;
    %load/vec4 v000001c65d42ea30_0;
    %cmpi/s 4294967168, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.5, 5;
    %load/vec4 v000001c65d42ea30_0;
    %pad/s 8;
    %store/vec4 v000001c65d423c60_0, 0, 8;
    %fork t_7, S_000001c65d422b30;
    %jmp t_6;
    .scope S_000001c65d422b30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c65d42e990_0, 0, 32;
T_3.6 ;
    %load/vec4 v000001c65d42e990_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_3.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001c65d42e990_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c65d42e990_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
    .scope S_000001c65d4229a0;
t_6 %join;
    %load/vec4 v000001c65d42ea30_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c65d42ea30_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_000001c65d41dc50;
t_4 %join;
    %fork t_9, S_000001c65d422cc0;
    %jmp t_8;
    .scope S_000001c65d422cc0;
t_9 ;
    %pushi/vec4 4294967168, 0, 32;
    %store/vec4 v000001c65d423080_0, 0, 32;
T_3.8 ;
    %load/vec4 v000001c65d423080_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v000001c65d423080_0;
    %pad/s 8;
    %store/vec4 v000001c65d423c60_0, 0, 8;
    %fork t_11, S_000001c65d422e50;
    %jmp t_10;
    .scope S_000001c65d422e50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c65d422fe0_0, 0, 32;
T_3.10 ;
    %load/vec4 v000001c65d422fe0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_3.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c65d4242a0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001c65d422fe0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c65d422fe0_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_000001c65d422cc0;
t_10 %join;
    %load/vec4 v000001c65d423080_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001c65d423080_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
    .scope S_000001c65d41dc50;
t_8 %join;
    %vpi_call/w 3 63 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/pdm_tb.sv";
    "hdl/pdm.sv";
