

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:34:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.036 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      38|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      72|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      72|     188|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_2_1_31_1_1_U45        |mux_2_1_31_1_1        |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U44        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  38|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_148_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln50_fu_256_p2   |         +|   0|  0|  71|          64|          64|
    |empty_fu_178_p2      |         -|   0|  0|  12|           4|           4|
    |icmp_ln44_fu_142_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 105|          75|          74|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add8117_fu_54            |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_58                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   72|        144|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add8117_fu_54            |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_58                  |   3|   0|    3|          0|
    |trunc_ln44_reg_289       |   1|   0|    1|          0|
    |trunc_ln47_reg_294       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  72|   0|   72|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|arr_1_load_3        |   in|   64|     ap_none|                                      arr_1_load_3|        scalar|
|arg1_r_address0     |  out|    3|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce0          |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q0           |   in|   32|   ap_memory|                                            arg1_r|         array|
|arg1_r_address1     |  out|    3|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce1          |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q1           |   in|   32|   ap_memory|                                            arg1_r|         array|
|arg1_r_1_address0   |  out|    3|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_ce0        |  out|    1|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_q0         |   in|   32|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_address1   |  out|    3|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_ce1        |  out|    1|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_q1         |   in|   32|   ap_memory|                                          arg1_r_1|         array|
|add8117_out         |  out|   64|      ap_vld|                                       add8117_out|       pointer|
|add8117_out_ap_vld  |  out|    1|      ap_vld|                                       add8117_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add8117 = alloca i32 1"   --->   Operation 5 'alloca' 'add8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_1_load_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_3"   --->   Operation 7 'read' 'arr_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_3_read, i64 %add8117"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [d3.cpp:44]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i_3, i3 5" [d3.cpp:44]   --->   Operation 12 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i_3, i3 1" [d3.cpp:44]   --->   Operation 13 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 14 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i_3" [d3.cpp:44]   --->   Operation 15 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i3 %i_3" [d3.cpp:44]   --->   Operation 16 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i_3, i32 1, i32 2" [d3.cpp:44]   --->   Operation 17 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i2 %lshr_ln6" [d3.cpp:44]   --->   Operation 18 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %zext_ln44" [d3.cpp:44]   --->   Operation 19 'sub' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %empty" [d3.cpp:47]   --->   Operation 20 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3" [d3.cpp:47]   --->   Operation 21 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %lshr_ln7" [d3.cpp:47]   --->   Operation 22 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln44_1" [d3.cpp:50]   --->   Operation 23 'getelementptr' 'arg1_r_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_1_addr = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln44_1" [d3.cpp:50]   --->   Operation 24 'getelementptr' 'arg1_r_1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr" [d3.cpp:50]   --->   Operation 25 'load' 'arg1_r_load' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr" [d3.cpp:50]   --->   Operation 26 'load' 'arg1_r_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg1_r_addr_1 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln47" [d3.cpp:50]   --->   Operation 27 'getelementptr' 'arg1_r_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg1_r_1_addr_1 = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln47" [d3.cpp:50]   --->   Operation 28 'getelementptr' 'arg1_r_1_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i3 %arg1_r_addr_1" [d3.cpp:50]   --->   Operation 29 'load' 'arg1_r_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%arg1_r_1_load_1 = load i3 %arg1_r_1_addr_1" [d3.cpp:50]   --->   Operation 30 'load' 'arg1_r_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i" [d3.cpp:44]   --->   Operation 31 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add8117_load_1 = load i64 %add8117"   --->   Operation 51 'load' 'add8117_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8117_out, i64 %add8117_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%add8117_load = load i64 %add8117" [d3.cpp:50]   --->   Operation 32 'load' 'add8117_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:46]   --->   Operation 33 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [d3.cpp:44]   --->   Operation 35 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr" [d3.cpp:50]   --->   Operation 36 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 37 [1/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr" [d3.cpp:50]   --->   Operation 37 'load' 'arg1_r_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %arg1_r_load, i32 %arg1_r_1_load, i1 %trunc_ln44" [d3.cpp:50]   --->   Operation 38 'mux' 'tmp_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %tmp_3" [d3.cpp:50]   --->   Operation 39 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i3 %arg1_r_addr_1" [d3.cpp:50]   --->   Operation 40 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %arg1_r_load_1" [d3.cpp:50]   --->   Operation 41 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%arg1_r_1_load_1 = load i3 %arg1_r_1_addr_1" [d3.cpp:50]   --->   Operation 42 'load' 'arg1_r_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i32 %arg1_r_1_load_1" [d3.cpp:50]   --->   Operation 43 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%tmp_4 = mux i31 @_ssdm_op_Mux.ap_auto.2i31.i1, i31 %trunc_ln50, i31 %trunc_ln50_1, i1 %trunc_ln47" [d3.cpp:50]   --->   Operation 44 'mux' 'tmp_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_4, i1 0" [d3.cpp:50]   --->   Operation 45 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln6" [d3.cpp:50]   --->   Operation 46 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.80ns)   --->   Input mux for Operation 47 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_2 : Operation 47 [1/1] (2.61ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 47 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8117_load" [d3.cpp:50]   --->   Operation 48 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8117" [d3.cpp:44]   --->   Operation 49 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 50 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ arg1_r_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ add8117_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add8117                (alloca           ) [ 011]
i                      (alloca           ) [ 010]
arr_1_load_3_read      (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_3                    (load             ) [ 000]
icmp_ln44              (icmp             ) [ 010]
add_ln44               (add              ) [ 000]
br_ln44                (br               ) [ 000]
zext_ln44              (zext             ) [ 000]
trunc_ln44             (trunc            ) [ 011]
lshr_ln6               (partselect       ) [ 000]
zext_ln44_1            (zext             ) [ 000]
empty                  (sub              ) [ 000]
trunc_ln47             (trunc            ) [ 011]
lshr_ln7               (partselect       ) [ 000]
zext_ln47              (zext             ) [ 000]
arg1_r_addr            (getelementptr    ) [ 011]
arg1_r_1_addr          (getelementptr    ) [ 011]
arg1_r_addr_1          (getelementptr    ) [ 011]
arg1_r_1_addr_1        (getelementptr    ) [ 011]
store_ln44             (store            ) [ 000]
add8117_load           (load             ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln44 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
arg1_r_load            (load             ) [ 000]
arg1_r_1_load          (load             ) [ 000]
tmp_3                  (mux              ) [ 000]
zext_ln50              (zext             ) [ 000]
arg1_r_load_1          (load             ) [ 000]
trunc_ln50             (trunc            ) [ 000]
arg1_r_1_load_1        (load             ) [ 000]
trunc_ln50_1           (trunc            ) [ 000]
tmp_4                  (mux              ) [ 000]
shl_ln6                (bitconcatenate   ) [ 000]
zext_ln50_1            (zext             ) [ 000]
mul_ln50               (mul              ) [ 000]
add_ln50               (add              ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
add8117_load_1         (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1_load_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_load_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add8117_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add8117_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i31.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="add8117_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add8117/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="arr_1_load_3_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_load_3_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="64" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="arg1_r_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="2" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arg1_r_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_1_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_load/1 arg1_r_load_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_load/1 arg1_r_1_load_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="arg1_r_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_1_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_1_addr_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mul_ln50_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_3_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln44_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln44_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln44_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln44_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="lshr_ln6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="3" slack="0"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln44_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln47_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lshr_ln7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="3" slack="0"/>
<pin id="193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln47_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln44_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add8117_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="1"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln50_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln50_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln50_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="0" index="2" bw="31" slack="0"/>
<pin id="238" dir="0" index="3" bw="1" slack="1"/>
<pin id="239" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="shl_ln6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="31" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln50_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln50_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln44_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add8117_load_1_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load_1/1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="add8117_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add8117 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln44_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln47_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="299" class="1005" name="arg1_r_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="arg1_r_1_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="1"/>
<pin id="306" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="arg1_r_addr_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="1"/>
<pin id="311" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="arg1_r_1_addr_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="1"/>
<pin id="316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="75" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="108"><net_src comp="82" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="109" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="62" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="139" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="154" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="178" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="208"><net_src comp="148" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="89" pin="7"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="99" pin="7"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="229"><net_src comp="89" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="99" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="226" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="234" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="260"><net_src comp="125" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="209" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="274"><net_src comp="54" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="58" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="292"><net_src comp="158" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="212" pin=3"/></net>

<net id="297"><net_src comp="184" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="302"><net_src comp="75" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="307"><net_src comp="82" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="312"><net_src comp="109" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="317"><net_src comp="116" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add8117_out | {1 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arr_1_load_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln44 : 2
		add_ln44 : 2
		br_ln44 : 3
		zext_ln44 : 2
		trunc_ln44 : 2
		lshr_ln6 : 2
		zext_ln44_1 : 3
		empty : 3
		trunc_ln47 : 4
		lshr_ln7 : 4
		zext_ln47 : 5
		arg1_r_addr : 4
		arg1_r_1_addr : 4
		arg1_r_load : 5
		arg1_r_1_load : 5
		arg1_r_addr_1 : 6
		arg1_r_1_addr_1 : 6
		arg1_r_load_1 : 7
		arg1_r_1_load_1 : 7
		store_ln44 : 3
		add8117_load_1 : 1
		write_ln0 : 2
	State 2
		tmp_3 : 1
		zext_ln50 : 2
		trunc_ln50 : 1
		trunc_ln50_1 : 1
		tmp_4 : 2
		shl_ln6 : 3
		zext_ln50_1 : 4
		mul_ln50 : 5
		add_ln50 : 6
		store_ln44 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln44_fu_148       |    0    |    0    |    10   |
|          |        add_ln50_fu_256       |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln50_fu_125       |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_3_fu_212         |    0    |    0    |    9    |
|          |         tmp_4_fu_234         |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |         empty_fu_178         |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln44_fu_142       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|   read   | arr_1_load_3_read_read_fu_62 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_68    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln44_fu_154       |    0    |    0    |    0    |
|          |      zext_ln44_1_fu_172      |    0    |    0    |    0    |
|   zext   |       zext_ln47_fu_198       |    0    |    0    |    0    |
|          |       zext_ln50_fu_221       |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_251      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln44_fu_158      |    0    |    0    |    0    |
|   trunc  |       trunc_ln47_fu_184      |    0    |    0    |    0    |
|          |       trunc_ln50_fu_226      |    0    |    0    |    0    |
|          |      trunc_ln50_1_fu_230     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        lshr_ln6_fu_162       |    0    |    0    |    0    |
|          |        lshr_ln7_fu_188       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln6_fu_243        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   141   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add8117_reg_271    |   64   |
|arg1_r_1_addr_1_reg_314|    3   |
| arg1_r_1_addr_reg_304 |    3   |
| arg1_r_addr_1_reg_309 |    3   |
|  arg1_r_addr_reg_299  |    3   |
|       i_reg_279       |    3   |
|   trunc_ln44_reg_289  |    1   |
|   trunc_ln47_reg_294  |    1   |
+-----------------------+--------+
|         Total         |   81   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_99 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   81   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   81   |   177  |
+-----------+--------+--------+--------+--------+
