#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0033F9A0 .scope module, "Exemplo0041" "Exemplo0041" 2 16;
 .timescale 0 0;
v00341B50_0 .net "clk", 0 0, v00341A30_0; 1 drivers
S_0033FAB0 .scope module, "CLK1" "clock" 2 18, 2 4, S_0033F9A0;
 .timescale 0 0;
v00341A30_0 .var "clk", 0 0;
S_0033FA28 .scope module, "Exemplo0043" "Exemplo0043" 3 52;
 .timescale 0 0;
v003F3040_0 .net "clock", 0 0, v003FE5D8_0; 1 drivers
v003F3098_0 .net "p1", 0 0, v003FE580_0; 1 drivers
v003F4130_0 .net "p2", 0 0, v003FE920_0; 1 drivers
v003F4188_0 .net "p3", 0 0, v003FE870_0; 1 drivers
v003F41E0_0 .net "p4", 0 0, v003FF4B8_0; 1 drivers
S_0033FD58 .scope module, "clk" "clock" 3 54, 2 4, S_0033FA28;
 .timescale 0 0;
v003FE5D8_0 .var "clk", 0 0;
S_0033FCD0 .scope module, "pls1" "pulse1" 3 56, 3 5, S_0033FA28;
 .timescale 0 0;
v003FE528_0 .alias "clock", 0 0, v003F3040_0;
v003FE580_0 .var "signal", 0 0;
S_0033FC48 .scope module, "pls2" "pulse2" 3 57, 3 19, S_0033FA28;
 .timescale 0 0;
v003FE8C8_0 .alias "clock", 0 0, v003F3040_0;
v003FE920_0 .var "signal", 0 0;
E_003FA570 .event posedge, v003FF460_0;
S_0033FBC0 .scope module, "pls3" "pulse3" 3 58, 3 29, S_0033FA28;
 .timescale 0 0;
v003FF510_0 .alias "clock", 0 0, v003F3040_0;
v003FE870_0 .var "signal", 0 0;
S_0033FB38 .scope module, "pls4" "pulse4" 3 59, 3 40, S_0033FA28;
 .timescale 0 0;
v003FF460_0 .alias "clock", 0 0, v003F3040_0;
v003FF4B8_0 .var "signal", 0 0;
E_003FA2D0 .event negedge, v003FF460_0;
    .scope S_0033FAB0;
T_0 ;
    %set/v v00341A30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0033FAB0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00341A30_0, 1;
    %inv 8, 1;
    %set/v v00341A30_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0033F9A0;
T_2 ;
    %delay 120, 0;
    %vpi_call 2 20 "$finish";
    %end;
    .thread T_2;
    .scope S_0033FD58;
T_3 ;
    %set/v v003FE5D8_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0033FD58;
T_4 ;
    %delay 12, 0;
    %load/v 8, v003FE5D8_0, 1;
    %inv 8, 1;
    %set/v v003FE5D8_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0033FCD0;
T_5 ;
    %wait E_003FA570;
    %set/v v003FE580_0, 1, 1;
    %delay 4, 0;
    %set/v v003FE580_0, 0, 1;
    %delay 4, 0;
    %set/v v003FE580_0, 1, 1;
    %delay 4, 0;
    %set/v v003FE580_0, 0, 1;
    %delay 4, 0;
    %set/v v003FE580_0, 1, 1;
    %delay 4, 0;
    %set/v v003FE580_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0033FC48;
T_6 ;
    %wait E_003FA570;
    %set/v v003FE920_0, 1, 1;
    %delay 5, 0;
    %set/v v003FE920_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0033FBC0;
T_7 ;
    %wait E_003FA2D0;
    %set/v v003FE870_0, 1, 1;
    %delay 15, 0;
    %set/v v003FE870_0, 0, 1;
    %delay 15, 0;
    %set/v v003FE870_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0033FB38;
T_8 ;
    %wait E_003FA2D0;
    %set/v v003FF4B8_0, 1, 1;
    %delay 20, 0;
    %set/v v003FF4B8_0, 0, 1;
    %delay 20, 0;
    %set/v v003FF4B8_0, 1, 1;
    %delay 20, 0;
    %set/v v003FF4B8_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0033FA28;
T_9 ;
    %vpi_call 3 61 "$dumpfile", "Exemplo0043.vcd";
    %vpi_call 3 62 "$dumpvars", 2'sb01, v003F3040_0, v003F3098_0, v003F4130_0, v003F4188_0, v003F41E0_0;
    %delay 480, 0;
    %vpi_call 3 63 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Filipe\Downloads\Faculdade\2° Periodo\Arquitetura de Computadores I\Programas e Ferramentas\Icarus_Verilog_v0_95\bin\Exemplo0043.v";
