# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult/SIF/scverify/rtl_v_msim/vsim.wlf -l ./Catapult/SIF/scverify/rtl_v_msim/sim.log -L ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls -L ./Catapult/SIF/scverify/rtl_v_msim/work scverify_top_opt -do "do {./Catapult/SIF/scverify/rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 11:44:41 on Jul 13,2021
# Loading /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# Loading /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000(fast)
# ** Note: (vsim-17423) SystemC IEEE 1666 deprecated warnings are suppressed by default. Enable the 'ScShowIeeeDeprecationWarnings' modelsim.ini variable to get more information about the suppressed warnings.
# Loading work.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3(fast)
# Loading work.tiling_unit_5_W_addr_type_L3(fast)
# Loading work.tiling_unit_5_W_addr_type_L3_run(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__1)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__1)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__2)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__2)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__3)
# Loading work.tiling_unit_5_W_addr_type_L2(fast)
# Loading work.tiling_unit_5_W_addr_type_L2_run(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__4)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__3)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__4)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__5)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__5)
# Loading work.tiling_unit_5_O_addr_type_L3(fast)
# Loading work.tiling_unit_5_O_addr_type_L3_run(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__6)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__6)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__7)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__7)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__8)
# Loading work.tiling_unit_5_O_addr_type_L2(fast)
# Loading work.tiling_unit_5_O_addr_type_L2_run(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__8)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__9)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__10)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__9)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__11)
# Loading work.tiling_unit_5_O_addr_type_L1(fast)
# Loading work.tiling_unit_5_O_addr_type_L1_run(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__10)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__12)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__13)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__14)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__1)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__2)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__3)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__4)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__5)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__6)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__7)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__8)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller(fast)
# Loading work.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run(fast)
# Loading work.O_addr_cnt_5_O_addr_type_L1_1(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__9)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__2)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__3)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__4)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__5)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__6)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci(fast)
# Loading ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__7)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller(fast)
# Loading work.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/O_data_out_data_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_zero_guard_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_zero_guard_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_W_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_W_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_I_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_I_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_O_data_out_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_O_data_out_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_O_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_O_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./Catapult/SIF/scverify/rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult/SIF/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
#                 DONE
# 0
# 
# stdin: <EOF>
run
# Initilialization
# Initilialization done
# 
# Start Sofware Reference Model
# Finished Sofware Reference Model
# 
# Loading channels DUT
# 
# Finished loading channels
# Running HW instance
# SCVerify intercepting C++ function 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::run' for RTL block 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'
# Info: HW reset: TLS_rst active @ 0 s
# Reading output channel
# 
# Finished Reading output channel
# 
# OUTPUT FEATURE MAP (K = 1 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 2 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 3 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 4 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 5 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 6 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 7 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 8 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 9 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 10 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# 
# Testbench Finished
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
#    captured 4770 values of O_data_in_data
#    captured 4860 values of O_data_out_data
#    captured 2445 values of I_data_in_data
#    captured 545 values of W_data_in_data
#    captured 4860 values of zero_guard_in
#    captured 1 values of layer_instruction_in_O_loopData_L3_bound
#    captured 1 values of layer_instruction_in_O_loopData_L3_relevancy
#    captured 1 values of layer_instruction_in_O_loopData_L2_bound
#    captured 1 values of layer_instruction_in_O_loopData_L2_relevancy
#    captured 1 values of layer_instruction_in_O_loopData_L1_bound
#    captured 1 values of layer_instruction_in_O_loopData_L1_relevancy
#    captured 1 values of layer_instruction_in_I_loopData_L3_bound
#    captured 1 values of layer_instruction_in_I_loopData_L3_relevancy
#    captured 1 values of layer_instruction_in_I_loopData_L2_bound
#    captured 1 values of layer_instruction_in_I_loopData_L2_relevancy
#    captured 1 values of layer_instruction_in_I_loopData_L1_bound
#    captured 1 values of layer_instruction_in_I_loopData_L1_relevancy
#    captured 1 values of layer_instruction_in_W_loopData_L3_bound
#    captured 1 values of layer_instruction_in_W_loopData_L3_relevancy
#    captured 1 values of layer_instruction_in_W_loopData_L2_bound
#    captured 1 values of layer_instruction_in_W_loopData_L2_relevancy
#    captured 1 values of layer_instruction_in_W_loopData_L1_bound
#    captured 1 values of layer_instruction_in_W_loopData_L1_relevancy
run -all
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'O_data_out_data'
#    capture count        = 4860
#    comparison count     = 4860
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 48686 ns
# ** Note: (vsim-6574) SystemC simulation stopped by user.
# 1
# 
# Info: scverify_top/Monitor: runs with constant clock period 10 ns
# End time: 15:22:06 on Jul 13,2021, Elapsed time: 3:37:25
# Errors: 0, Warnings: 47, Suppressed Warnings: 2
