{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565621242476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565621242482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 22:47:21 2019 " "Processing started: Mon Aug 12 22:47:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565621242482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621242482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621242483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565621243699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565621243699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BothLookCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file BothLookCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BothLookCutLine " "Found entity 1: BothLookCutLine" {  } { { "BothLookCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/BothLookCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621286010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286010 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "HardFuzzyCtl HardFuzzyCtl.sv(1) " "Verilog Module Declaration warning at HardFuzzyCtl.sv(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"HardFuzzyCtl\"" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565621286014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HardFuzzyCtl.sv 1 1 " "Found 1 design units, including 1 entities, in source file HardFuzzyCtl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HardFuzzyCtl " "Found entity 1: HardFuzzyCtl" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621286015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SensorGet.sv 1 1 " "Found 1 design units, including 1 entities, in source file SensorGet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SensorGet " "Found entity 1: SensorGet" {  } { { "SensorGet.sv" "" { Text "/home/lian/HardFuzzyCtl/SensorGet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621286017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BaseCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file BaseCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaseCutLine " "Found entity 1: BaseCutLine" {  } { { "BaseCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/BaseCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621286019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullLookCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file FullLookCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullLookCutLine " "Found entity 1: FullLookCutLine" {  } { { "FullLookCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/FullLookCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621286021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FuzzyMapping.sv 1 1 " "Found 1 design units, including 1 entities, in source file FuzzyMapping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuzzyMapping " "Found entity 1: FuzzyMapping" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565621286023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286023 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "IsHit FuzzyMapping.sv(33) " "Verilog HDL Module Declaration error at FuzzyMapping.sv(33): top module port \"IsHit\" is not found in the port list" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 33 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1565621286032 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565621286205 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 12 22:48:06 2019 " "Processing ended: Mon Aug 12 22:48:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565621286205 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565621286205 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565621286205 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286205 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565621286701 ""}
