library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity somador_completo_1bit is
    port (
        A     : in  std_logic;
        B     : in  std_logic; 
        Cin   : in  std_logic;
        S     : out std_logic;  
        Cout   : out std_logic   
    );
end entity somador_completo_1bit;

architecture Behavioral of somador_completo_1bit is
begin
    process(A, B, Cin)
    begin
        S <= A XOR B XOR Cin; -- Soma Ã© A XOR B XOR Cin

        Cout <= (A AND B) OR (B AND Cin) OR (A AND Cin); 
    end process;
end architecture Behavioral;
