// Seed: 4140469585
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  wire id_4;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    inout supply0 id_2,
    inout supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6
);
  wire id_8;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  wire id_10;
  parameter id_11 = 1;
  assign id_2 = (id_6 == -1);
endmodule
module module_2 #(
    parameter id_1 = 32'd75,
    parameter id_2 = 32'd94
) ();
  logic [1 : -1] _id_1;
  wire _id_2;
  wire id_3;
  wire id_4;
  ;
  logic [id_1  >  id_2 : -1] id_5 = -1;
  assign id_5 = id_2;
  logic id_6;
  assign id_6 = id_5;
endmodule
