/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p72v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 27981.700000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007278;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003693") ;
            }
            fall_power("scalar") {
                values ("0.003693") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006971;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003693") ;
            }
            fall_power("scalar") {
                values ("0.003693") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001679;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.883003, 0.898485, 0.918978, 0.951394, 1.004138" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003693") ;
            }
            fall_power("scalar") {
                values ("0.003693") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003976 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.162744, 0.179946, 0.202716, 0.238733, 0.297337" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.339022, 0.356224, 0.378994, 0.415012, 0.473616" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.981114, 0.998316, 1.021087, 1.057105, 1.115709" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.981114" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.694229") ;
            }
            fall_power("scalar") {
                values ("0.077136") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.633193") ;
            }
            fall_power("scalar") {
                values ("0.070355") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.663711") ;
            }
            fall_power("scalar") {
                values ("0.073746") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005775") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001836 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272993, 0.289025, 0.310595, 0.354710, 0.429305",\
              "0.256881, 0.272913, 0.294483, 0.338598, 0.413193",\
              "0.238369, 0.254402, 0.275971, 0.320086, 0.394681",\
              "0.206041, 0.222074, 0.243644, 0.287759, 0.362354",\
              "0.159354, 0.175387, 0.196957, 0.241072, 0.315667"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272993, 0.289025, 0.310595, 0.354710, 0.429305",\
              "0.256881, 0.272913, 0.294483, 0.338598, 0.413193",\
              "0.238369, 0.254402, 0.275971, 0.320086, 0.394681",\
              "0.206041, 0.222074, 0.243644, 0.287759, 0.362354",\
              "0.159354, 0.175387, 0.196957, 0.241072, 0.315667"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.143598, 0.136708, 0.126646, 0.111227, 0.088815",\
              "0.167213, 0.160323, 0.150260, 0.134841, 0.112429",\
              "0.197513, 0.190623, 0.180560, 0.165141, 0.142729",\
              "0.246686, 0.239796, 0.229733, 0.214315, 0.191903",\
              "0.325708, 0.318817, 0.308755, 0.293336, 0.270924"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.143598, 0.136708, 0.126646, 0.111227, 0.088815",\
              "0.167213, 0.160323, 0.150260, 0.134841, 0.112429",\
              "0.197513, 0.190623, 0.180560, 0.165141, 0.142729",\
              "0.246686, 0.239796, 0.229733, 0.214315, 0.191903",\
              "0.325708, 0.318817, 0.308755, 0.293336, 0.270924"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003693") ;
            }
            fall_power("scalar") {
                values ("0.003693") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001404 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.201681, 0.217286, 0.239075, 0.280065, 0.347087",\
              "0.184880, 0.200484, 0.222273, 0.263263, 0.330286",\
              "0.163338, 0.178942, 0.200731, 0.241721, 0.308744",\
              "0.128347, 0.143952, 0.165740, 0.206730, 0.273753",\
              "0.071903, 0.087507, 0.109296, 0.150286, 0.217309"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.201681, 0.217286, 0.239075, 0.280065, 0.347087",\
              "0.184880, 0.200484, 0.222273, 0.263263, 0.330286",\
              "0.163338, 0.178942, 0.200731, 0.241721, 0.308744",\
              "0.128347, 0.143952, 0.165740, 0.206730, 0.273753",\
              "0.071903, 0.087507, 0.109296, 0.150286, 0.217309"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272528, 0.265990, 0.255972, 0.240320, 0.218196",\
              "0.296142, 0.289605, 0.279586, 0.263935, 0.241810",\
              "0.326442, 0.319905, 0.309886, 0.294235, 0.272110",\
              "0.375615, 0.369078, 0.359060, 0.343408, 0.321284",\
              "0.454637, 0.448100, 0.438081, 0.422430, 0.400305"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272528, 0.265990, 0.255972, 0.240320, 0.218196",\
              "0.296142, 0.289605, 0.279586, 0.263935, 0.241810",\
              "0.326442, 0.319905, 0.309886, 0.294235, 0.272110",\
              "0.375615, 0.369078, 0.359060, 0.343408, 0.321284",\
              "0.454637, 0.448100, 0.438081, 0.422430, 0.400305"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.030234") ;
            }
            fall_power("scalar") {
                values ("0.030234") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001570 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.143100, 0.160604, 0.184835, 0.229612, 0.303901",\
              "0.126299, 0.143802, 0.168033, 0.212810, 0.287099",\
              "0.104757, 0.122260, 0.146491, 0.191268, 0.265557",\
              "0.069766, 0.087270, 0.111501, 0.156278, 0.230567",\
              "0.013322, 0.030825, 0.055056, 0.099833, 0.174122"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.143100, 0.160604, 0.184835, 0.229612, 0.303901",\
              "0.126299, 0.143802, 0.168033, 0.212810, 0.287099",\
              "0.104757, 0.122260, 0.146491, 0.191268, 0.265557",\
              "0.069766, 0.087270, 0.111501, 0.156278, 0.230567",\
              "0.013322, 0.030825, 0.055056, 0.099833, 0.174122"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.335023, 0.317625, 0.293044, 0.249356, 0.186017",\
              "0.351891, 0.334493, 0.309911, 0.266223, 0.202885",\
              "0.373534, 0.356135, 0.331554, 0.287866, 0.224528",\
              "0.408658, 0.391259, 0.366678, 0.322990, 0.259652",\
              "0.465102, 0.447703, 0.423122, 0.379434, 0.316095"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.335023, 0.317625, 0.293044, 0.249356, 0.186017",\
              "0.351891, 0.334493, 0.309911, 0.266223, 0.202885",\
              "0.373534, 0.356135, 0.331554, 0.287866, 0.224528",\
              "0.408658, 0.391259, 0.366678, 0.322990, 0.259652",\
              "0.465102, 0.447703, 0.423122, 0.379434, 0.316095"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008357") ;
            }
            fall_power("scalar") {
                values ("0.008357") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001559 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.164063, 0.182663, 0.206944, 0.252592, 0.328292",\
              "0.147951, 0.166551, 0.190832, 0.236480, 0.312180",\
              "0.129439, 0.148039, 0.172320, 0.217968, 0.293668",\
              "0.097112, 0.115711, 0.139993, 0.185641, 0.261341",\
              "0.050425, 0.069024, 0.093306, 0.138954, 0.214654"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.164063, 0.182663, 0.206944, 0.252592, 0.328292",\
              "0.147951, 0.166551, 0.190832, 0.236480, 0.312180",\
              "0.129439, 0.148039, 0.172320, 0.217968, 0.293668",\
              "0.097112, 0.115711, 0.139993, 0.185641, 0.261341",\
              "0.050425, 0.069024, 0.093306, 0.138954, 0.214654"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.273623, 0.256609, 0.235402, 0.197699, 0.134387",\
              "0.290490, 0.273476, 0.252269, 0.214566, 0.151254",\
              "0.312133, 0.295119, 0.273912, 0.236209, 0.172897",\
              "0.347257, 0.330243, 0.309036, 0.271333, 0.208021",\
              "0.403701, 0.386687, 0.365480, 0.327777, 0.264465"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.273623, 0.256609, 0.235402, 0.197699, 0.134387",\
              "0.290490, 0.273476, 0.252269, 0.214566, 0.151254",\
              "0.312133, 0.295119, 0.273912, 0.236209, 0.172897",\
              "0.347257, 0.330243, 0.309036, 0.271333, 0.208021",\
              "0.403701, 0.386687, 0.365480, 0.327777, 0.264465"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005937") ;
            }
            fall_power("scalar") {
                values ("0.005937") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004034 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.330292, 0.338525, 0.344922, 0.352520, 0.363579" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.732647, 0.740879, 0.747276, 0.754874, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.732647, 0.740879, 0.747276, 0.754874, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.732647" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.394071") ;
            }
            fall_power("scalar") {
                values ("0.591106") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006366") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001835 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.302380, 0.319271, 0.341684, 0.385825, 0.458848",\
              "0.283883, 0.300773, 0.323187, 0.367328, 0.440350",\
              "0.262733, 0.279624, 0.302037, 0.346178, 0.419201",\
              "0.231341, 0.248231, 0.270645, 0.314786, 0.387808",\
              "0.180573, 0.197464, 0.219877, 0.264018, 0.337041"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.302380, 0.319271, 0.341684, 0.385825, 0.458848",\
              "0.283883, 0.300773, 0.323187, 0.367328, 0.440350",\
              "0.262733, 0.279624, 0.302037, 0.346178, 0.419201",\
              "0.231341, 0.248231, 0.270645, 0.314786, 0.387808",\
              "0.180573, 0.197464, 0.219877, 0.264018, 0.337041"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139651, 0.132673, 0.122618, 0.106987, 0.084314",\
              "0.150901, 0.143923, 0.133867, 0.118237, 0.095564",\
              "0.160095, 0.153117, 0.143062, 0.127431, 0.104758",\
              "0.170940, 0.163961, 0.153906, 0.138275, 0.115603",\
              "0.186448, 0.179470, 0.169414, 0.153784, 0.131111"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.139651, 0.132673, 0.122618, 0.106987, 0.084314",\
              "0.150901, 0.143923, 0.133867, 0.118237, 0.095564",\
              "0.160095, 0.153117, 0.143062, 0.127431, 0.104758",\
              "0.170940, 0.163961, 0.153906, 0.138275, 0.115603",\
              "0.186448, 0.179470, 0.169414, 0.153784, 0.131111"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004231") ;
            }
            fall_power("scalar") {
                values ("0.004231") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001410 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.200139, 0.211752, 0.226383, 0.249548, 0.280568",\
              "0.192141, 0.203753, 0.218384, 0.241550, 0.272569",\
              "0.185613, 0.197225, 0.211856, 0.235021, 0.266041",\
              "0.177961, 0.189574, 0.204205, 0.227370, 0.258389",\
              "0.166848, 0.178460, 0.193091, 0.216257, 0.247276"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.200139, 0.211752, 0.226383, 0.249548, 0.280568",\
              "0.192141, 0.203753, 0.218384, 0.241550, 0.272569",\
              "0.185613, 0.197225, 0.211856, 0.235021, 0.266041",\
              "0.177961, 0.189574, 0.204205, 0.227370, 0.258389",\
              "0.166848, 0.178460, 0.193091, 0.216257, 0.247276"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167958, 0.162280, 0.156201, 0.147706, 0.136377",\
              "0.179207, 0.173530, 0.167451, 0.158956, 0.147626",\
              "0.188402, 0.182724, 0.176645, 0.168150, 0.156820",\
              "0.199246, 0.193569, 0.187490, 0.178995, 0.167665",\
              "0.214754, 0.209077, 0.202998, 0.194503, 0.183173"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167958, 0.162280, 0.156201, 0.147706, 0.136377",\
              "0.179207, 0.173530, 0.167451, 0.158956, 0.147626",\
              "0.188402, 0.182724, 0.176645, 0.168150, 0.156820",\
              "0.199246, 0.193569, 0.187490, 0.178995, 0.167665",\
              "0.214754, 0.209077, 0.202998, 0.194503, 0.183173"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.030234") ;
            }
            fall_power("scalar") {
                values ("0.030234") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.362919, 0.403182, 0.441461, 0.519017, 0.662401",\
              "0.371151, 0.411415, 0.449694, 0.527250, 0.670633",\
              "0.377549, 0.417812, 0.456091, 0.533647, 0.677031",\
              "0.385146, 0.425410, 0.463689, 0.541244, 0.684628",\
              "0.396205, 0.436470, 0.474748, 0.552304, 0.695688"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.362919, 0.403182, 0.441461, 0.519017, 0.662401",\
              "0.371151, 0.411415, 0.449694, 0.527250, 0.670633",\
              "0.377549, 0.417812, 0.456091, 0.533647, 0.677031",\
              "0.385146, 0.425410, 0.463689, 0.541244, 0.684628",\
              "0.396205, 0.436470, 0.474748, 0.552304, 0.695688"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.218278, 0.246268, 0.274195, 0.326310, 0.426324",\
              "0.226118, 0.254109, 0.282036, 0.334151, 0.434164",\
              "0.232210, 0.260201, 0.288129, 0.340243, 0.440256",\
              "0.239447, 0.267437, 0.295364, 0.347479, 0.447493",\
              "0.249979, 0.277969, 0.305897, 0.358011, 0.458025"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.218278, 0.246268, 0.274195, 0.326310, 0.426324",\
              "0.226118, 0.254109, 0.282036, 0.334151, 0.434164",\
              "0.232210, 0.260201, 0.288129, 0.340243, 0.440256",\
              "0.239447, 0.267437, 0.295364, 0.347479, 0.447493",\
              "0.249979, 0.277969, 0.305897, 0.358011, 0.458025"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.028909, 0.086625, 0.155475, 0.292904, 0.577780" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.028909, 0.086625, 0.155475, 0.292904, 0.577780" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.022464, 0.065605, 0.115058, 0.212485, 0.408685" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.022464, 0.065605, 0.115058, 0.212485, 0.408685" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003104, 0.003104, 0.003104, 0.003104, 0.003104") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.238591;
  }
  


}   /* cell() */

}   /* library() */

