{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695097445474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695097445474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 09:54:05 2023 " "Processing started: Tue Sep 19 09:54:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695097445474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695097445474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off half_subtractor -c half_subtractor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off half_subtractor -c half_subtractor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695097445474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695097445952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695097445952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file half_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_subtractor " "Found entity 1: half_subtractor" {  } { { "half_subtractor.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695097455075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695097455075 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" half_Subtractor_test.v(6) " "Verilog HDL syntax error at half_Subtractor_test.v(6) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "half_Subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1695097455079 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" half_Subtractor_test.v(7) " "Verilog HDL syntax error at half_Subtractor_test.v(7) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "half_Subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1695097455080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" half_Subtractor_test.v(8) " "Verilog HDL syntax error at half_Subtractor_test.v(8) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "half_Subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1695097455080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" half_Subtractor_test.v(9) " "Verilog HDL syntax error at half_Subtractor_test.v(9) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "half_Subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1695097455080 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "half_subtractor_test half_Subtractor_test.v(1) " "Ignored design unit \"half_subtractor_test\" at half_Subtractor_test.v(1) due to previous errors" {  } { { "half_Subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/half_subtractor/half_Subtractor_test.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1695097455080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_subtractor_test.v 0 0 " "Found 0 design units, including 0 entities, in source file half_subtractor_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695097455080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695097455092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 09:54:15 2023 " "Processing ended: Tue Sep 19 09:54:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695097455092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695097455092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695097455092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695097455092 ""}
