# vsim -coverage -l counter_control_check.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit counter_control_check.ucdb; log -r /*;run -all" 
# Start time: 18:04:39 on Apr 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit counter_control_check.ucdb
#  log -r /*
# run -all
# 
# =====================================================================
# =========================COUNTER CONTROL CHECK=========================
# =====================================================================
# 
# 	
# ================DEFAULT MODE================
# 
# 
# ***** div_en = 0 *****
# -------------------------------------------------------------------
# t=        100 [WRITE] : addr=000 wdata=00000001 pstrb=4'b1111
# t=        166 [READ]  : addr=004 rdata=00000007
# t=        208 [READ]  : addr=004 rdata=0000000e
# t=        250 [READ]  : addr=004 rdata=00000015
# 	
# ================CONTROL MODE================
# 
# 
# ***** div_en = 1, div_val = 0 *****
# -------------------------------------------------------------------
# t=        262 [WRITE] : addr=000 wdata=00000003 pstrb=4'b1111
# t=        328 [READ]  : addr=004 rdata=00000007
# t=        370 [READ]  : addr=004 rdata=0000000e
# t=        412 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 1 *****
# -------------------------------------------------------------------
# t=        424 [WRITE] : addr=000 wdata=00000103 pstrb=4'b1111
# t=        532 [READ]  : addr=004 rdata=00000007
# t=        616 [READ]  : addr=004 rdata=0000000e
# t=        700 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 2 *****
# -------------------------------------------------------------------
# t=        712 [WRITE] : addr=000 wdata=00000203 pstrb=4'b1111
# t=        904 [READ]  : addr=004 rdata=00000007
# t=       1072 [READ]  : addr=004 rdata=0000000e
# t=       1240 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 3 *****
# -------------------------------------------------------------------
# t=       1252 [WRITE] : addr=000 wdata=00000303 pstrb=4'b1111
# t=       1612 [READ]  : addr=004 rdata=00000007
# t=       1948 [READ]  : addr=004 rdata=0000000e
# t=       2284 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 4 *****
# -------------------------------------------------------------------
# t=       2296 [WRITE] : addr=000 wdata=00000403 pstrb=4'b1111
# t=       2992 [READ]  : addr=004 rdata=00000007
# t=       3664 [READ]  : addr=004 rdata=0000000e
# t=       4336 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 5 *****
# -------------------------------------------------------------------
# t=       4348 [WRITE] : addr=000 wdata=00000503 pstrb=4'b1111
# t=       5716 [READ]  : addr=004 rdata=00000007
# t=       7060 [READ]  : addr=004 rdata=0000000e
# t=       8404 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 6 *****
# -------------------------------------------------------------------
# t=       8416 [WRITE] : addr=000 wdata=00000603 pstrb=4'b1111
# t=      11128 [READ]  : addr=004 rdata=00000007
# t=      13816 [READ]  : addr=004 rdata=0000000e
# t=      16504 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 7 *****
# -------------------------------------------------------------------
# t=      16516 [WRITE] : addr=000 wdata=00000703 pstrb=4'b1111
# t=      21916 [READ]  : addr=004 rdata=00000007
# t=      27292 [READ]  : addr=004 rdata=0000000e
# t=      32668 [READ]  : addr=004 rdata=00000015
# 
# ***** div_en = 1, div_val = 8 *****
# -------------------------------------------------------------------
# t=      32680 [WRITE] : addr=000 wdata=00000803 pstrb=4'b1111
# t=      43456 [READ]  : addr=004 rdata=00000007
# t=      54208 [READ]  : addr=004 rdata=0000000e
# t=      64960 [READ]  : addr=004 rdata=00000015
# 	
# ================SET DIV_VAL BUT DOES NOT SET DIV_EN================
# 
# 
# ***** div_en = 0, div_val = 2 *****
# -------------------------------------------------------------------
# t=      64972 [WRITE] : addr=000 wdata=00000201 pstrb=4'b1111
# t=      65038 [READ]  : addr=004 rdata=00000007
# t=      65080 [READ]  : addr=004 rdata=0000000e
# t=      65122 [READ]  : addr=004 rdata=00000015
# 
# =================================END=================================
# 
# -------------------------------------------------------------------
# t=      65146 [WRITE] : addr=000 wdata=00000003 pstrb=4'b1111
# -------------------------------------------------------------------
# t=      65271 [WRITE] : addr=000 wdata=00000002 pstrb=4'b1111
# -------------------------------------------------------------------
# t=      65410 [WRITE] : addr=01c wdata=00000000 pstrb=4'b1111
# -------------------------------------------------------------------
# t=      65434 [WRITE] : addr=000 wdata=00000000 pstrb=4'b1111
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(68)
#    Time: 66559 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 18:04:39 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
