
---------- Begin Simulation Statistics ----------
host_inst_rate                                 597226                       # Simulator instruction rate (inst/s)
host_mem_usage                                 390568                       # Number of bytes of host memory used
host_seconds                                    33.49                       # Real time elapsed on the host
host_tick_rate                              544431724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.018233                       # Number of seconds simulated
sim_ticks                                 18233074500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3327239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27729.734801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22115.617009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3223317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     2881729500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.031234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               103922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             19847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1859370500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84075                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53753.924367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 57849.945085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2817224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     301344500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                5606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             1963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    210689500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3642                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27077.807133                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.447508                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3785                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    102489500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6150069                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 29061.737638                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 23599.302302                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6040541                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3183074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.017809                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                109528                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              21810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2070060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980771                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.309420                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6150069                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 29061.737638                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 23599.302302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6040541                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3183074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.017809                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               109528                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             21810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2070060000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85971                       # number of replacements
system.cpu.dcache.sampled_refs                  86995                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.309420                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6041586                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502142755000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3599                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12280700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 56812.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12280687                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       454500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1364520.777778                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12280700                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 56812.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12280687                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012965                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.638282                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12280700                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 56812.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12280687                       # number of overall hits
system.cpu.icache.overall_miss_latency         624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       454500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.638282                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12280687                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 76790.660903                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       492996043                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  6420                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56777.910959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40838.985954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            165791500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       2920                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       119209000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2919                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58738.599872                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42886.182344                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          65400                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1097472000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.222206                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        18684                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         801071000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.222147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   18679                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56913.554633                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40950.899032                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            41148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       723                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29607500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  723                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3599                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3599                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.730268                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87004                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58473.592853                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   42609.500880                       # average overall mshr miss latency
system.l2.demand_hits                           65400                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1263263500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.248310                       # miss rate for demand accesses
system.l2.demand_misses                         21604                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          920280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.248241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21598                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.630222                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000116                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10325.554280                       # Average occupied blocks per context
system.l2.occ_blocks::1                      1.896144                       # Average occupied blocks per context
system.l2.overall_accesses                      87004                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58473.592853                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  50441.717574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          65400                       # number of overall hits
system.l2.overall_miss_latency             1263263500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.248310                       # miss rate for overall accesses
system.l2.overall_misses                        21604                       # number of overall misses
system.l2.overall_mshr_hits                         4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1413276043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.322031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   28018                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.818536                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5255                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          197                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         6618                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             6420                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            1                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          10154                       # number of replacements
system.l2.sampled_refs                          25073                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10327.450425                       # Cycle average of tags in use
system.l2.total_refs                            68456                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1293                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27971238                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2048135                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2109730                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       158460                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2187545                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2346429                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        97625                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7960697                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.306231                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.774627                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3397691     42.68%     42.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2831377     35.57%     78.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       166237      2.09%     80.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        73463      0.92%     81.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       751909      9.45%     90.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       632415      7.94%     98.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6303      0.08%     98.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3677      0.05%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        97625      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7960697                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       158455                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      3015412                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.849491                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.849491                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       106443                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           91                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       153498                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14624340                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4578355                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3271463                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       512120                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           16                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         4435                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3583683                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3577125                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6558                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1948015                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1941703                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6312                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1635668                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1635422                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             246                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2346429                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2277833                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5606507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14919441                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        186866                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.276216                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2277833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2048135                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.756280                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8472817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.760860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.706149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        5144143     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         789666      9.32%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         187282      2.21%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          53323      0.63%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         615461      7.26%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         604917      7.14%     87.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          33856      0.40%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         447675      5.28%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         596494      7.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8472817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 22093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1991292                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              875332                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.410043                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3583683                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1635668                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8743133                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11885966                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.764722                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6686070                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.399187                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11895876                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       172729                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         10785                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2065815                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       389203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1710046                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13505314                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1948015                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       149565                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11978190                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           75                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       512120                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          385                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked        14967                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       143446                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11369                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       459232                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       312624                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11369                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        29200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.177176                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.177176                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8506493     70.14%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1962999     16.19%     86.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1658264     13.67%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12127756                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         7710                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000636                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         6887     89.33%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead          631      8.18%     97.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          192      2.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8472817                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.431372                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.320551                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2371967     28.00%     28.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2547980     30.07%     58.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2320187     27.38%     85.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       202189      2.39%     87.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       861790     10.17%     98.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       134252      1.58%     99.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        27202      0.32%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6797      0.08%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          453      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8472817                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.427650                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12629982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12127756                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2350414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2698                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       920521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2277834                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2277833                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       616791                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       518190                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2065815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1710046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8494910                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        72873                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          278                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4632382                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        31704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         3044                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19158209                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14415532                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9448733                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3220475                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       512120                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        34966                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2469896                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        65211                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   969                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
