do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:59 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:17:59 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:17:59 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(131): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(131): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:36 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:21:36 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:37 on Nov 26,2019, Elapsed time: 0:03:38
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:21:37 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(125): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(125): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:43 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:22:43 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:43 on Nov 26,2019, Elapsed time: 0:01:06
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:22:43 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(123): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:32 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:23:32 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:33 on Nov 26,2019, Elapsed time: 0:00:50
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:23:33 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(123): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(123): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:16 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:25:16 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:25:16 on Nov 26,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:25:16 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(122): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(122): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:41 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:32:41 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:32:41 on Nov 26,2019, Elapsed time: 0:07:25
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:32:41 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(122): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(122): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(397): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(397): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:20 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:39:20 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:39:21 on Nov 26,2019, Elapsed time: 0:06:40
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:39:21 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(122): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(122): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave -position insertpoint  \
sim:/find_stars_no_vga/yes_master/starFound
add wave -position insertpoint  \
sim:/find_stars_no_vga/yes_master/imageMem/q
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:22 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# ** Error: findTopandBottom.v(203): (vlog-2730) Undefined variable: 'RESET'.
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# End time: 17:48:22 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/kelly/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./find_stars.do line 4
# /home/kelly/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog find_stars.v ram19200x3_c.v  draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v"
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:49 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:48:49 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:48:49 on Nov 26,2019, Elapsed time: 0:09:28
# Errors: 4, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:48:49 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(122): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(122): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(395): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(395): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do find_stars.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:16 on Nov 26,2019
# vlog -reportprogress 300 find_stars.v ram19200x3_c.v draw_box.v clean_star.v master.v findTopandBottom.v find_LeftandRight.v vga_address_translator.v 
# -- Compiling module find_stars
# -- Compiling module find_stars_no_vga
# -- Compiling module ram19200x3_c
# -- Compiling module draw_box
# -- Compiling module drawDataPath
# -- Compiling module drawControl
# -- Compiling module clean_star
# -- Compiling module cleanDataPath
# -- Compiling module cleanControl
# -- Compiling module address_translator
# -- Compiling module master
# -- Compiling module topDataPath
# -- Compiling module state_machine1
# -- Compiling module mapTopandBottom
# -- Compiling module findTopandBottom
# -- Compiling module controlTopandBottom
# -- Compiling module mapLeftandRight
# -- Compiling module find_Right
# -- Compiling module control_Right
# -- Compiling module find_Left
# -- Compiling module control_Left
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	find_stars
# 	find_stars_no_vga
# 	address_translator
# End time: 17:53:16 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:53:16 on Nov 26,2019, Elapsed time: 0:04:27
# Errors: 0, Warnings: 12
# vsim -L altera_mf_ver -L altera_mf find_stars_no_vga 
# Start time: 17:53:16 on Nov 26,2019
# Loading work.find_stars_no_vga
# Loading work.master
# Loading work.topDataPath
# Loading work.vga_address_translator
# Loading work.state_machine1
# Loading work.clean_star
# Loading work.cleanDataPath
# Loading work.cleanControl
# Loading work.ram19200x3_c
# Loading altera_mf_ver.altsyncram
# Loading work.mapTopandBottom
# Loading work.findTopandBottom
# Loading work.controlTopandBottom
# Loading work.mapLeftandRight
# Loading work.find_Right
# Loading work.control_Right
# Loading work.find_Left
# Loading work.control_Left
# Loading work.draw_box
# Loading work.drawDataPath
# Loading work.drawControl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) find_stars.v(122): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/yes_master File: master.v
# ** Warning: (vsim-3722) find_stars.v(122): [TFMPC] - Missing connection for port 'plotEn'.
# ** Warning: (vsim-3017) findTopandBottom.v(148): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(148): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) findTopandBottom.v(155): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_TB/u1/ram1 File: ram19200x3_c.v
# ** Warning: (vsim-3722) findTopandBottom.v(155): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(187): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/r1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(187): [TFMPC] - Missing connection for port 'data'.
# ** Warning: (vsim-3017) find_LeftandRight.v(397): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /find_stars_no_vga/map_LR/l1/ram0 File: ram19200x3_c.v
# ** Warning: (vsim-3722) find_LeftandRight.v(397): [TFMPC] - Missing connection for port 'data'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 18:10:48 on Nov 26,2019, Elapsed time: 0:17:32
# Errors: 0, Warnings: 12
