description: APU GIC Interrupt Controller; GICv2 base registers
name: ACPU_GICC
register:
- default: '0x00000000'
  description: CPU Interface Control Register
  field:
  - bits: '0'
    description: Should Group 0 interrupts signal this CPU?
    name: ENABLE_GROUP_0
    type: rw
  - bits: '1'
    description: Should Group 1 interrupts signal this CPU?
    name: ENABLE_GROUP_1
    type: rw
  - bits: '3'
    description: Should Group 0 use FIQ?
    name: GROUP_0_FIQ
    type: rw
  - bits: '4'
    description: 0 = use BPR for Group 0 and ABPR for Group 1, 1 = BPR for both
    name: CBPR
    type: rw
  - bits: '5'
    description: 0 = Bypass FIQ is signalled to CPU, 1 = not signalled
    name: GROUP_0_FIQ_BYPASS
    type: rw
  - bits: '7'
    description: 0 = Bypass IRQ is signalled to CPU, 1 = not signalled
    name: GROUP_1_IRQ_BYPASS
    type: rw
  - bits: '8'
    description: 0 = Bypass FIQ is signalled to CPU, 1 = not signalled
    name: GROUP_1_FIQ_BYPASS
    type: rw
  - bits: '6'
    description: 0 = Bypass IRQ is signalled to CPU, 1 = not signalled
    name: GROUP_0_IRQ_BYPASS
    type: rw
  - bits: '9'
    description: Secure 0 = EOIR has both priority drop and de-actavate, 1 = drop
      only
    name: EOI_MODE_S
    type: rw
  - bits: '10'
    description: Non Secure 0 = EOIR has both priority drop and de-actavate, 1 = drop
      only
    name: EOI_MODE_NS
    type: rw
  name: CTLR
  offset: '0x00000000'
  type: rw
  width: 32
- default: '0x00000000'
  description: Interrupt Priority Mask Register
  field:
  - bits: '[7:0]'
    description: if interrupt priorirt is higher than the CPU is signalled
    name: PRIORITY
    type: rw
  name: PMR
  offset: '0x00000004'
  type: rw
  width: 32
- default: '0x00000002'
  description: Binary Point Register
  field:
  - bits: '[2:0]'
    description: How the priority field is split
    name: BINARY_POINT
    type: rw
  name: BPR
  offset: '0x00000008'
  type: rw
  width: 32
- default: '0x000003FF'
  description: Interrupt Acknowledge Register
  field:
  - bits: '[9:0]'
    description: ID of this interrupt
    name: INTERRUPT_ID
    type: ro
  - bits: '[12:10]'
    description: CPU that requested this interrupt
    name: CPU_ID
    type: ro
  name: IAR
  offset: '0x0000000C'
  type: ro
  width: 32
- default: '0x00000000'
  description: End of Interrupt Register
  field:
  - bits: '[9:0]'
    description: ID of this interrupt
    name: INTERRUPT_ID
    type: wo
  - bits: '[12:10]'
    description: CPU that requested this interrupt
    name: CPU_ID
    type: wo
  name: EOIR
  offset: '0x00000010'
  type: wo
  width: 32
- default: '0x000000FF'
  description: Running Priority Register
  field:
  - bits: '[7:0]'
    description: Current running priority
    name: PRIORITY
    type: ro
  name: RPR
  offset: '0x00000014'
  type: ro
  width: 32
- default: '0x000003FF'
  description: Highest Priority Pending Interrupt Register
  field:
  - bits: '[9:0]'
    description: ID of the highest not active pending interrupt
    name: PENDING_ID
    type: wo
  - bits: '[12:10]'
    description: CPU that requested this interrupt
    name: CPU_ID
    type: wo
  name: HPPIR
  offset: '0x00000018'
  type: ro
  width: 32
- default: '0x00000003'
  description: Aliased Binary Point Register
  name: ABPR
  offset: '0x0000001C'
  type: rw
  width: 32
- default: '0x000003FF'
  description: Aliased Interrupt Acknowledge Register
  name: AIAR
  offset: '0x00000020'
  type: ro
  width: 32
- default: '0x00000000'
  description: Aliased End of Interrupt Register
  name: AEOIR
  offset: '0x00000024'
  type: wo
  width: 32
- default: '0x000003FF'
  description: Aliased Highest Priority Pending Interrupt Register
  name: AHPPIR
  offset: '0x00000028'
  type: ro
  width: 32
- default: '0x00000000'
  description: Active Priority Register
  name: APR0
  offset: '0x000000D0'
  type: rw
  width: 32
- default: '0x00000000'
  description: Non-Secure Active Priority Register
  name: NSAPR0
  offset: '0x000000E0'
  type: rw
  width: 32
- default: '0x0202143B'
  description: CPU Interface Identification Register
  field:
  - bits: '[11:0]'
    description: JEP106 code, ARM = 0x43B
    name: IMPLEMENTER
    type: ro
  - bits: '[15:12]'
    description: Implementation defined revision code
    name: REVISION
    type: ro
  - bits: '[19:16]'
    description: 0x1 = GICv1, 0x2 =GICv2
    name: ARCH_VERSION
    type: ro
  - bits: '[32:20]'
    description: Implementation defined product ID
    name: PRODUCT_ID
    type: ro
  name: IIDR
  offset: '0x000000FC'
  type: ro
  width: 32
- default: '0x00000000'
  description: Deactivate Interrupt Register
  field:
  - bits: '[9:]'
    description: Id of this interrupt
    name: INTERRUPT_ID
    type: ro
  - bits: '[12:10]'
    description: For SWI, CPU id that request interrupt else 0
    name: CPU_ID
    type: rw
  name: DIR
  offset: '0x00010000'
  type: wo
  width: 32
