# Simple_router
Verilog file for simple routing technique. 
This technique is used to route the x DATAWIDTH bit input signal "din" to route to the output signal doutx (x =0,1,2,3) based on the address decoding.
This simple technique can also act as a mux 
