


ARM Macro Assembler    Page 1 


    1 00000000         ;Fowad Sohail and Tim Catrino
    2 00000000         ;Intro to Embedded Final Project
    3 00000000         ;7 Seg Display Counter
    4 00000000         
    5 00000000         ; Port 1 Pin Direction Register
    6 00000000 40004C04 
                       P1DIR   EQU              0x40004C04
    7 00000000         ; Port 1 Pin Output Register
    8 00000000 40004C02 
                       P1OUT   EQU              0x40004C02
    9 00000000 40004C00 
                       P1IN    EQU              0x40004C00
   10 00000000 40004C06 
                       P1REN   EQU              0x40004C06
   11 00000000         
   12 00000000 40004C07 
                       P2REN   EQU              0x40004C07  ; resistor enable
   13 00000000 40004C05 
                       P2DIR   EQU              0x40004C05
   14 00000000 40004C03 
                       P2OUT   EQU              0x40004C03
   15 00000000 40004C01 
                       P2IN    EQU              0x40004C01
   16 00000000         
   17 00000000 40004C22 
                       P3OUT   EQU              0x40004C22
   18 00000000 40004C24 
                       P3DIR   EQU              0x40004C24
   19 00000000         
   20 00000000 40004C42 
                       P5OUT   EQU              0x40004C42
   21 00000000 40004C44 
                       P5DIR   EQU              0x40004C44
   22 00000000         
   23 00000000         
   24 00000000 00000002 
                       UPmask  EQU              0x2         ; bitmask P1.1
   25 00000000         
   26 00000000         
   27 00000000         ; masks for all segments of the display
   28 00000000 00000040 
                       segA_mask
                               EQU              0x40        ; bitmask P3.6
   29 00000000 00000008 
                       segB_mask
                               EQU              0x8         ; bitmask P2.3
   30 00000000 00000080 
                       segC_mask
                               EQU              0x80        ; bitmask P3.7
   31 00000000 00000020 
                       segD_mask
                               EQU              0x20        ; bitmask P3.5
   32 00000000 00000002 
                       segE_mask
                               EQU              0x2         ; bitmask P5.1
   33 00000000 00000004 
                       segF_mask
                               EQU              0x4         ; bitmask P5.2
   34 00000000 00000001 



ARM Macro Assembler    Page 2 


                       segG_mask
                               EQU              0x1         ; bitmask P5.0
   35 00000000         
   36 00000000         
   37 00000000                 THUMB
   38 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   39 00000000                 EXPORT           asm_main
   40 00000000         
   41 00000000         asm_main
   42 00000000 4849            LDR              R0, =P2DIR
   43 00000002 7801            LDRB             R1, [R0]
   44 00000004 F041 0108       ORR              R1, #8
   45 00000008 7001            STRB             R1, [R0]
   46 0000000A         
   47 0000000A 4848            LDR              R0, =P1DIR
   48 0000000C 7801            LDRB             R1, [R0]
   49 0000000E F041 0102       ORR              R1, #2
   50 00000012 7001            STRB             R1, [R0]
   51 00000014         
   52 00000014 4846            LDR              R0, =P3DIR
   53 00000016 7801            LDRB             R1, [R0]
   54 00000018 F041 01E0       ORR              R1, #224
   55 0000001C 7001            STRB             R1, [R0]
   56 0000001E         
   57 0000001E 4845            LDR              R0, =P5DIR
   58 00000020 7801            LDRB             R1, [R0]
   59 00000022 F041 0107       ORR              R1, #7
   60 00000026 7001            STRB             R1, [R0]
   61 00000028         
   62 00000028         ; initally clear all the ports - P2, P3, P5
   63 00000028 4843            LDR              R0, =P2OUT
   64 0000002A 7801            LDRB             R1, [R0]
   65 0000002C F041 0108       ORR              R1, segB_mask
   66 00000030 7001            STRB             R1, [R0]
   67 00000032         
   68 00000032 4842            LDR              R0, =P3OUT
   69 00000034 7801            LDRB             R1, [R0]
   70 00000036 F041 01E0       ORR              R1, #224
   71 0000003A 7001            STRB             R1, [R0]
   72 0000003C         
   73 0000003C 4840            LDR              R0, =P5OUT
   74 0000003E 7801            LDRB             R1, [R0]
   75 00000040 F041 0107       ORR              R1, #7
   76 00000044 7001            STRB             R1, [R0]
   77 00000046         
   78 00000046         loop
   79 00000046 F000 F801       BL               state0
   80 0000004A         
   81 0000004A E7FC            B                loop        ; repeat the loop
   82 0000004C         
   83 0000004C         ; STATES - these control what character is on the 7 segm
                       ent display
   84 0000004C         ;-------------------------------------------------------
                       ------------------------
   85 0000004C         state0
   86 0000004C F000 F831       BL               allOFF
   87 00000050         
   88 00000050         ; to count up to 1



ARM Macro Assembler    Page 3 


   89 00000050 483C            LDR              r0, =P1IN
   90 00000052 7801            LDRB             r1, [r0]
   91 00000054 F011 0F02       TST              r1, UPmask
   92 00000058 D00C            BEQ              state1
   93 0000005A         
   94 0000005A F000 F83A       BL               displayA
   95 0000005E F000 F83E       BL               displayB
   96 00000062 F000 F842       BL               displayC
   97 00000066 F000 F846       BL               displayD
   98 0000006A F000 F84A       BL               displayE
   99 0000006E F000 F84E       BL               displayF
  100 00000072         
  101 00000072 E7EB            B                state0
  102 00000074         ;-------------------------------------------------------
                       ------------------------
  103 00000074         state1
  104 00000074 4834            LDR              R0, =300000
  105 00000076 F000 F819       BL               delayMs
  106 0000007A         
  107 0000007A F000 F81A       BL               allOFF
  108 0000007E         
  109 0000007E         ; to count up to 2
  110 0000007E 4831            LDR              r0, =P1IN
  111 00000080 7801            LDRB             r1, [r0]
  112 00000082 F011 0F02       TST              r1, UPmask
  113 00000086 D004            BEQ              state2
  114 00000088         
  115 00000088 F000 F829       BL               displayB
  116 0000008C F000 F82D       BL               displayC
  117 00000090         
  118 00000090 E7F0            B                state1
  119 00000092         ;-------------------------------------------------------
                       ------------------------
  120 00000092         state2
  121 00000092 F000 F80E       BL               allOFF
  122 00000096         
  123 00000096         ; ; to count up to 3
  124 00000096         ; LDR r0, =P1IN
  125 00000096         ; LDRB r1, [r0]
  126 00000096         ; TST r1, UPmask
  127 00000096         ; BEQ state3
  128 00000096         
  129 00000096 F000 F81C       BL               displayA
  130 0000009A F000 F820       BL               displayB
  131 0000009E F000 F82A       BL               displayD
  132 000000A2 F000 F82E       BL               displayE
  133 000000A6 F000 F838       BL               displayG
  134 000000AA         
  135 000000AA E7F2            B                state2
  136 000000AC         ;-------------------------------------------------------
                       ------------------------
  137 000000AC         ;state3
  138 000000AC         ; BL allOFF
  139 000000AC         ; 
  140 000000AC         ; ; to count up to 4
  141 000000AC         ; LDR r0, =P1IN
  142 000000AC         ; LDRB r1, [r0]
  143 000000AC         ; TST r1, UPmask
  144 000000AC         ; BEQ state4



ARM Macro Assembler    Page 4 


  145 000000AC         
  146 000000AC         ; BL displayA
  147 000000AC         ; BL displayB
  148 000000AC         ; BL displayC
  149 000000AC         ; BL displayD
  150 000000AC         ; BL displayG
  151 000000AC         ; 
  152 000000AC         ; B state3
  153 000000AC         ;;------------------------------------------------------
                       -------------------------
  154 000000AC         ;state4
  155 000000AC         ; BL allOFF
  156 000000AC         ; 
  157 000000AC         ; ; to count up to 5
  158 000000AC         ; LDR r0, =P1IN
  159 000000AC         ; LDRB r1, [r0]
  160 000000AC         ; TST r1, UPmask
  161 000000AC         ; BEQ state5
  162 000000AC         ; 
  163 000000AC         ; BL displayB
  164 000000AC         ; BL displayC
  165 000000AC         ; BL displayF
  166 000000AC         ; BL displayG
  167 000000AC         
  168 000000AC         ; B state4
  169 000000AC         ;;------------------------------------------------------
                       -------------------------
  170 000000AC         ;state5
  171 000000AC         ; BL allOFF
  172 000000AC         ; 
  173 000000AC         ; ; to count up to 6
  174 000000AC         ; LDR r0, =P1IN
  175 000000AC         ; LDRB r1, [r0]
  176 000000AC         ; TST r1, UPmask
  177 000000AC         ; BEQ state6
  178 000000AC         
  179 000000AC         ; BL displayA
  180 000000AC         ; BL displayC
  181 000000AC         ; BL displayD
  182 000000AC         ; BL displayF
  183 000000AC         ; BL displayG
  184 000000AC         ; 
  185 000000AC         ; B state5
  186 000000AC         ;;------------------------------------------------------
                       -------------------------
  187 000000AC         ;state6
  188 000000AC         ; BL allOFF
  189 000000AC         ; 
  190 000000AC         ; ; to count up to 7
  191 000000AC         ; LDR r0, =P1IN
  192 000000AC         ; LDRB r1, [r0]
  193 000000AC         ; TST r1, UPmask
  194 000000AC         ; BEQ state7
  195 000000AC         ; 
  196 000000AC         ; BL displayA
  197 000000AC         ; BL displayC
  198 000000AC         ; BL displayD
  199 000000AC         ; BL displayE
  200 000000AC         ; BL displayF



ARM Macro Assembler    Page 5 


  201 000000AC         ; BL displayG
  202 000000AC         ; 
  203 000000AC         ; B state6
  204 000000AC         ;;------------------------------------------------------
                       -------------------------
  205 000000AC         ;state7
  206 000000AC         ; BL allOFF
  207 000000AC         ; 
  208 000000AC         ; ; to count up to 8
  209 000000AC         ; LDR r0, =P1IN
  210 000000AC         ; LDRB r1, [r0]
  211 000000AC         ; TST r1, UPmask
  212 000000AC         ; BEQ state8
  213 000000AC         ; 
  214 000000AC         ; BL displayA
  215 000000AC         ; BL displayB
  216 000000AC         ; BL displayC
  217 000000AC         ; 
  218 000000AC         ; B state7
  219 000000AC         ;;------------------------------------------------------
                       -------------------------
  220 000000AC         ;state8
  221 000000AC         ; BL allOFF
  222 000000AC         ; 
  223 000000AC         ; ; to count up to 9
  224 000000AC         ; LDR r0, =P1IN
  225 000000AC         ; LDRB r1, [r0]
  226 000000AC         ; TST r1, UPmask
  227 000000AC         ; BEQ state9
  228 000000AC         
  229 000000AC         ; BL displayA
  230 000000AC         ; BL displayB
  231 000000AC         ; BL displayC
  232 000000AC         ; BL displayD
  233 000000AC         ; BL displayE
  234 000000AC         ; BL displayF
  235 000000AC         ; BL displayG
  236 000000AC         ; 
  237 000000AC         ; B state8
  238 000000AC         ;;------------------------------------------------------
                       -------------------------
  239 000000AC         ;state9
  240 000000AC         ; BL allOFF
  241 000000AC         ; 
  242 000000AC         ; ; to count up to A
  243 000000AC         ; LDR r0, =P1IN
  244 000000AC         ; LDRB r1, [r0]
  245 000000AC         ; TST r1, UPmask
  246 000000AC         ; BEQ stateA
  247 000000AC         
  248 000000AC         ; BL displayA
  249 000000AC         ; BL displayB
  250 000000AC         ; BL displayC
  251 000000AC         ; BL displayD
  252 000000AC         ; BL displayF
  253 000000AC         ; BL displayG
  254 000000AC         ; 
  255 000000AC         ; B state9
  256 000000AC         ;;------------------------------------------------------



ARM Macro Assembler    Page 6 


                       ------------------------- 
  257 000000AC         ;stateA
  258 000000AC         ; BL allOFF
  259 000000AC         ; 
  260 000000AC         ; ; to count up to B
  261 000000AC         ; LDR r0, =P1IN
  262 000000AC         ; LDRB r1, [r0]
  263 000000AC         ; TST r1, UPmask
  264 000000AC         ; BEQ stateB
  265 000000AC         ; 
  266 000000AC         ; BL displayA
  267 000000AC         ; BL displayB
  268 000000AC         ; BL displayC
  269 000000AC         ; BL displayE
  270 000000AC         ; BL displayF
  271 000000AC         ; BL displayG
  272 000000AC         ; 
  273 000000AC         ; B stateA
  274 000000AC         ;;------------------------------------------------------
                       -------------------------
  275 000000AC         ;stateB
  276 000000AC         ; BL allOFF
  277 000000AC         ; 
  278 000000AC         ; ; to count up to C
  279 000000AC         ; LDR r0, =P1IN
  280 000000AC         ; LDRB r1, [r0]
  281 000000AC         ; TST r1, UPmask
  282 000000AC         ; BEQ stateC
  283 000000AC         ; 
  284 000000AC         ; BL displayC
  285 000000AC         ; BL displayD
  286 000000AC         ; BL displayE
  287 000000AC         ; BL displayF
  288 000000AC         ; BL displayG
  289 000000AC         ; 
  290 000000AC         ; B stateB
  291 000000AC         ;;------------------------------------------------------
                       -------------------------
  292 000000AC         ;stateC
  293 000000AC         ; BL allOFF
  294 000000AC         ; 
  295 000000AC         ; ; to count up to D
  296 000000AC         ; LDR r0, =P1IN
  297 000000AC         ; LDRB r1, [r0]
  298 000000AC         ; TST r1, UPmask
  299 000000AC         ; BEQ stateD
  300 000000AC         ; 
  301 000000AC         ; BL displayA
  302 000000AC         ; BL displayD
  303 000000AC         ; BL displayE
  304 000000AC         ; BL displayF
  305 000000AC         ; 
  306 000000AC         ; B stateC
  307 000000AC         ;;------------------------------------------------------
                       -------------------------
  308 000000AC         ;stateD
  309 000000AC         ; BL allOFF
  310 000000AC         ; 
  311 000000AC         ; ; to count up to E



ARM Macro Assembler    Page 7 


  312 000000AC         ; LDR r0, =P1IN
  313 000000AC         ; LDRB r1, [r0]
  314 000000AC         ; TST r1, UPmask
  315 000000AC         ; BEQ stateE
  316 000000AC         
  317 000000AC         ; BL displayB
  318 000000AC         ; BL displayC
  319 000000AC         ; BL displayD
  320 000000AC         ; BL displayE
  321 000000AC         ; BL displayG
  322 000000AC         ; 
  323 000000AC         ; B stateD
  324 000000AC         ;;------------------------------------------------------
                       ------------------------- 
  325 000000AC         ;stateE
  326 000000AC         ; BL allOFF
  327 000000AC         ; 
  328 000000AC         ; ; to count up to F
  329 000000AC         ; LDR r0, =P1IN
  330 000000AC         ; LDRB r1, [r0]
  331 000000AC         ; TST r1, UPmask
  332 000000AC         ; BEQ stateF
  333 000000AC         
  334 000000AC         ; BL displayA
  335 000000AC         ; BL displayD
  336 000000AC         ; BL displayE
  337 000000AC         ; BL displayF
  338 000000AC         ; BL displayG
  339 000000AC         ; 
  340 000000AC         ; B stateE
  341 000000AC         ;;------------------------------------------------------
                       -------------------------
  342 000000AC         ;stateF
  343 000000AC         ; BL allOFF
  344 000000AC         ; 
  345 000000AC         ; ; if count up button pressed, roll over to 0
  346 000000AC         ; LDR r0, =P1IN
  347 000000AC         ; LDRB r1, [r0]
  348 000000AC         ; TST r1, UPmask
  349 000000AC         ; BEQ state0
  350 000000AC         
  351 000000AC         ; BL displayA
  352 000000AC         ; BL displayE
  353 000000AC         ; BL displayF
  354 000000AC         ; BL displayG
  355 000000AC         ; 
  356 000000AC         ; B stateF
  357 000000AC         ; ------------------------------------------------------
                       ------------------------
  358 000000AC         
  359 000000AC         ; SUBROUTINES - these control which segment to light up
  360 000000AC         ; ------------------------------------------------------
                       ------------------------
  361 000000AC         delayMs
  362 000000AC         
  363 000000AC 3801    L1      SUBS             R0, #1      ; inner loop
  364 000000AE D1FD            BNE              L1
  365 000000B0 4770            BX               LR
  366 000000B2         



ARM Macro Assembler    Page 8 


  367 000000B2         allOFF                               ; turn all segments
                                                             off
  368 000000B2 4821            LDR              R0, =P2OUT
  369 000000B4 7801            LDRB             R1, [R0]
  370 000000B6 F041 0108       ORR              R1, segB_mask
  371 000000BA 7001            STRB             R1, [R0]
  372 000000BC         
  373 000000BC 481F            LDR              R0, =P3OUT
  374 000000BE 7801            LDRB             R1, [R0]
  375 000000C0 F041 01E0       ORR              R1, #224
  376 000000C4 7001            STRB             R1, [R0]
  377 000000C6         
  378 000000C6 481E            LDR              R0, =P5OUT
  379 000000C8 7801            LDRB             R1, [R0]
  380 000000CA F041 0107       ORR              R1, #7
  381 000000CE 7001            STRB             R1, [R0]
  382 000000D0         
  383 000000D0 4770            BX               LR
  384 000000D2         
  385 000000D2         displayA                             ; turn on port 3.6
  386 000000D2 481A            LDR              R0, =P3OUT
  387 000000D4 7801            LDRB             R1, [R0]
  388 000000D6 F021 0140       BIC              R1, segA_mask
  389 000000DA 7001            STRB             R1, [R0]
  390 000000DC 4770            BX               LR
  391 000000DE         
  392 000000DE         displayB                             ; turn on port 2.3
  393 000000DE 4816            LDR              R0, =P2OUT
  394 000000E0 7801            LDRB             R1, [R0]
  395 000000E2 F021 0108       BIC              R1, segB_mask
  396 000000E6 7001            STRB             R1, [R0]
  397 000000E8 4770            BX               LR
  398 000000EA         
  399 000000EA         displayC                             ; turn on port 3.7
  400 000000EA 4814            LDR              R0, =P3OUT
  401 000000EC 7801            LDRB             R1, [R0]
  402 000000EE F021 0180       BIC              R1, segC_mask
  403 000000F2 7001            STRB             R1, [R0]
  404 000000F4 4770            BX               LR
  405 000000F6         
  406 000000F6         displayD                             ; turn on port 3.5
  407 000000F6 4811            LDR              R0, =P3OUT
  408 000000F8 7801            LDRB             R1, [R0]
  409 000000FA F021 0120       BIC              R1, segD_mask
  410 000000FE 7001            STRB             R1, [R0]
  411 00000100 4770            BX               LR
  412 00000102         
  413 00000102         displayE                             ; turn on port 5.1
  414 00000102 480F            LDR              R0, =P5OUT
  415 00000104 7801            LDRB             R1, [R0]
  416 00000106 F021 0102       BIC              R1, segE_mask
  417 0000010A 7001            STRB             R1, [R0]
  418 0000010C 4770            BX               LR
  419 0000010E         
  420 0000010E         displayF                             ; turn on port 5.2
  421 0000010E 480C            LDR              R0, =P5OUT
  422 00000110 7801            LDRB             R1, [R0]
  423 00000112 F021 0104       BIC              R1, segF_mask
  424 00000116 7001            STRB             R1, [R0]



ARM Macro Assembler    Page 9 


  425 00000118 4770            BX               LR
  426 0000011A         
  427 0000011A         displayG                             ; turn on port 5.0
  428 0000011A 4809            LDR              R0, =P5OUT
  429 0000011C 7801            LDRB             R1, [R0]
  430 0000011E F021 0101       BIC              R1, segG_mask
  431 00000122 7001            STRB             R1, [R0]
  432 00000124 4770            BX               LR
  433 00000126         
  434 00000126                 END
              00 00 40004C05 
              40004C04 
              40004C24 
              40004C44 
              40004C03 
              40004C22 
              40004C42 
              40004C00 
              000493E0 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\asm_main.d -o.\objects\asm_main.o -I.\RTE\_Target_1 -
IE:\Users\Fowad\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IE:
\Users\Fowad\AppData\Local\Arm\Packs\TexasInstruments\MSP432P4xx_DFP\3.2.6\Devi
ce\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 528"
 --predefine="_RTE_ SETA 1" --predefine="__MSP432P401R__ SETA 1" --list=.\listi
ngs\asm_main.lst asm_main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 38 in file asm_main.s
   Uses
      None
Comment: .text unused
L1 000000AC

Symbol: L1
   Definitions
      At line 363 in file asm_main.s
   Uses
      At line 364 in file asm_main.s
Comment: L1 used once
allOFF 000000B2

Symbol: allOFF
   Definitions
      At line 367 in file asm_main.s
   Uses
      At line 86 in file asm_main.s
      At line 107 in file asm_main.s
      At line 121 in file asm_main.s

asm_main 00000000

Symbol: asm_main
   Definitions
      At line 41 in file asm_main.s
   Uses
      At line 39 in file asm_main.s
Comment: asm_main used once
delayMs 000000AC

Symbol: delayMs
   Definitions
      At line 361 in file asm_main.s
   Uses
      At line 105 in file asm_main.s
Comment: delayMs used once
displayA 000000D2

Symbol: displayA
   Definitions
      At line 385 in file asm_main.s
   Uses
      At line 94 in file asm_main.s
      At line 129 in file asm_main.s

displayB 000000DE

Symbol: displayB
   Definitions
      At line 392 in file asm_main.s
   Uses
      At line 95 in file asm_main.s
      At line 115 in file asm_main.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 130 in file asm_main.s

displayC 000000EA

Symbol: displayC
   Definitions
      At line 399 in file asm_main.s
   Uses
      At line 96 in file asm_main.s
      At line 116 in file asm_main.s

displayD 000000F6

Symbol: displayD
   Definitions
      At line 406 in file asm_main.s
   Uses
      At line 97 in file asm_main.s
      At line 131 in file asm_main.s

displayE 00000102

Symbol: displayE
   Definitions
      At line 413 in file asm_main.s
   Uses
      At line 98 in file asm_main.s
      At line 132 in file asm_main.s

displayF 0000010E

Symbol: displayF
   Definitions
      At line 420 in file asm_main.s
   Uses
      At line 99 in file asm_main.s
Comment: displayF used once
displayG 0000011A

Symbol: displayG
   Definitions
      At line 427 in file asm_main.s
   Uses
      At line 133 in file asm_main.s
Comment: displayG used once
loop 00000046

Symbol: loop
   Definitions
      At line 78 in file asm_main.s
   Uses
      At line 81 in file asm_main.s
Comment: loop used once
state0 0000004C

Symbol: state0
   Definitions
      At line 85 in file asm_main.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 79 in file asm_main.s
      At line 101 in file asm_main.s

state1 00000074

Symbol: state1
   Definitions
      At line 103 in file asm_main.s
   Uses
      At line 92 in file asm_main.s
      At line 118 in file asm_main.s

state2 00000092

Symbol: state2
   Definitions
      At line 120 in file asm_main.s
   Uses
      At line 113 in file asm_main.s
      At line 135 in file asm_main.s

16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

P1DIR 40004C04

Symbol: P1DIR
   Definitions
      At line 6 in file asm_main.s
   Uses
      At line 47 in file asm_main.s
Comment: P1DIR used once
P1IN 40004C00

Symbol: P1IN
   Definitions
      At line 9 in file asm_main.s
   Uses
      At line 89 in file asm_main.s
      At line 110 in file asm_main.s

P1OUT 40004C02

Symbol: P1OUT
   Definitions
      At line 8 in file asm_main.s
   Uses
      None
Comment: P1OUT unused
P1REN 40004C06

Symbol: P1REN
   Definitions
      At line 10 in file asm_main.s
   Uses
      None
Comment: P1REN unused
P2DIR 40004C05

Symbol: P2DIR
   Definitions
      At line 13 in file asm_main.s
   Uses
      At line 42 in file asm_main.s
Comment: P2DIR used once
P2IN 40004C01

Symbol: P2IN
   Definitions
      At line 15 in file asm_main.s
   Uses
      None
Comment: P2IN unused
P2OUT 40004C03

Symbol: P2OUT
   Definitions
      At line 14 in file asm_main.s
   Uses
      At line 63 in file asm_main.s
      At line 368 in file asm_main.s
      At line 393 in file asm_main.s




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

P2REN 40004C07

Symbol: P2REN
   Definitions
      At line 12 in file asm_main.s
   Uses
      None
Comment: P2REN unused
P3DIR 40004C24

Symbol: P3DIR
   Definitions
      At line 18 in file asm_main.s
   Uses
      At line 52 in file asm_main.s
Comment: P3DIR used once
P3OUT 40004C22

Symbol: P3OUT
   Definitions
      At line 17 in file asm_main.s
   Uses
      At line 68 in file asm_main.s
      At line 373 in file asm_main.s
      At line 386 in file asm_main.s
      At line 400 in file asm_main.s
      At line 407 in file asm_main.s

P5DIR 40004C44

Symbol: P5DIR
   Definitions
      At line 21 in file asm_main.s
   Uses
      At line 57 in file asm_main.s
Comment: P5DIR used once
P5OUT 40004C42

Symbol: P5OUT
   Definitions
      At line 20 in file asm_main.s
   Uses
      At line 73 in file asm_main.s
      At line 378 in file asm_main.s
      At line 414 in file asm_main.s
      At line 421 in file asm_main.s
      At line 428 in file asm_main.s

UPmask 00000002

Symbol: UPmask
   Definitions
      At line 24 in file asm_main.s
   Uses
      At line 91 in file asm_main.s
      At line 112 in file asm_main.s

segA_mask 00000040




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Symbol: segA_mask
   Definitions
      At line 28 in file asm_main.s
   Uses
      At line 388 in file asm_main.s
Comment: segA_mask used once
segB_mask 00000008

Symbol: segB_mask
   Definitions
      At line 29 in file asm_main.s
   Uses
      At line 65 in file asm_main.s
      At line 370 in file asm_main.s
      At line 395 in file asm_main.s

segC_mask 00000080

Symbol: segC_mask
   Definitions
      At line 30 in file asm_main.s
   Uses
      At line 402 in file asm_main.s
Comment: segC_mask used once
segD_mask 00000020

Symbol: segD_mask
   Definitions
      At line 31 in file asm_main.s
   Uses
      At line 409 in file asm_main.s
Comment: segD_mask used once
segE_mask 00000002

Symbol: segE_mask
   Definitions
      At line 32 in file asm_main.s
   Uses
      At line 416 in file asm_main.s
Comment: segE_mask used once
segF_mask 00000004

Symbol: segF_mask
   Definitions
      At line 33 in file asm_main.s
   Uses
      At line 423 in file asm_main.s
Comment: segF_mask used once
segG_mask 00000001

Symbol: segG_mask
   Definitions
      At line 34 in file asm_main.s
   Uses
      At line 430 in file asm_main.s
Comment: segG_mask used once
20 symbols
373 symbols in table
