{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 02 23:12:23 2020 " "Info: Processing started: Tue Jun 02 23:12:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RC4 -c RC4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RC4 -c RC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modeltech64_10.1c/hw4/rc4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /modeltech64_10.1c/hw4/rc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RC4 " "Info: Found entity 1: RC4" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RC4 " "Info: Elaborating entity \"RC4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(42) " "Warning (10230): Verilog HDL assignment warning at RC4.v(42): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(43) " "Warning (10230): Verilog HDL assignment warning at RC4.v(43): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(63) " "Warning (10230): Verilog HDL assignment warning at RC4.v(63): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(64) " "Warning (10230): Verilog HDL assignment warning at RC4.v(64): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(80) " "Warning (10230): Verilog HDL assignment warning at RC4.v(80): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(87) " "Warning (10230): Verilog HDL assignment warning at RC4.v(87): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RC4.v(98) " "Warning (10230): Verilog HDL assignment warning at RC4.v(98): truncated value with size 32 to match size of target (1)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(102) " "Warning (10230): Verilog HDL assignment warning at RC4.v(102): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(110) " "Warning (10230): Verilog HDL assignment warning at RC4.v(110): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RC4.v(115) " "Warning (10230): Verilog HDL assignment warning at RC4.v(115): truncated value with size 32 to match size of target (6)" {  } { { "../../../modeltech64_10.1c/HW4/RC4.v" "" { Text "c:/modeltech64_10.1c/HW4/RC4.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
