<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="SinCos" module="SinCos" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 12 05 22:13:15.393" version="1.6" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="SinCos.lpc" type="lpc" modified="2018 12 05 22:13:12.161"/>
		<File name="SinCos.v" type="top_level_verilog" modified="2018 12 05 22:13:12.286"/>
		<File name="SinCos_tmpl.v" type="template_verilog" modified="2018 12 05 22:13:12.295"/>
		<File name="tb_SinCos_tmpl.v" type="testbench_verilog" modified="2018 12 05 22:13:12.316"/>
  </Package>
</DiamondModule>
