# 0 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
# 0 "<built-in>"
#define __STDC__ 1
# 0 "<built-in>"
#define __STDC_VERSION__ 201710L
# 0 "<built-in>"
#define __STDC_UTF_16__ 1
# 0 "<built-in>"
#define __STDC_UTF_32__ 1
# 0 "<built-in>"
#define __STDC_HOSTED__ 1
# 0 "<built-in>"
#define __GNUC__ 11
# 0 "<built-in>"
#define __GNUC_MINOR__ 2
# 0 "<built-in>"
#define __GNUC_PATCHLEVEL__ 0
# 0 "<built-in>"
#define __VERSION__ "11.2.0"
# 0 "<built-in>"
#define __ATOMIC_RELAXED 0
# 0 "<built-in>"
#define __ATOMIC_SEQ_CST 5
# 0 "<built-in>"
#define __ATOMIC_ACQUIRE 2
# 0 "<built-in>"
#define __ATOMIC_RELEASE 3
# 0 "<built-in>"
#define __ATOMIC_ACQ_REL 4
# 0 "<built-in>"
#define __ATOMIC_CONSUME 1
# 0 "<built-in>"
#define __pic__ 2
# 0 "<built-in>"
#define __PIC__ 2
# 0 "<built-in>"
#define __FINITE_MATH_ONLY__ 0
# 0 "<built-in>"
#define _LP64 1
# 0 "<built-in>"
#define __LP64__ 1
# 0 "<built-in>"
#define __SIZEOF_INT__ 4
# 0 "<built-in>"
#define __SIZEOF_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_SHORT__ 2
# 0 "<built-in>"
#define __SIZEOF_FLOAT__ 4
# 0 "<built-in>"
#define __SIZEOF_DOUBLE__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_DOUBLE__ 16
# 0 "<built-in>"
#define __SIZEOF_SIZE_T__ 8
# 0 "<built-in>"
#define __CHAR_BIT__ 8
# 0 "<built-in>"
#define __BIGGEST_ALIGNMENT__ 16
# 0 "<built-in>"
#define __ORDER_LITTLE_ENDIAN__ 1234
# 0 "<built-in>"
#define __ORDER_BIG_ENDIAN__ 4321
# 0 "<built-in>"
#define __ORDER_PDP_ENDIAN__ 3412
# 0 "<built-in>"
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __SIZEOF_POINTER__ 8
# 0 "<built-in>"
#define __GNUC_EXECUTION_CHARSET_NAME "UTF-8"
# 0 "<built-in>"
#define __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"
# 0 "<built-in>"
#define __SIZE_TYPE__ long unsigned int
# 0 "<built-in>"
#define __PTRDIFF_TYPE__ long int
# 0 "<built-in>"
#define __WCHAR_TYPE__ int
# 0 "<built-in>"
#define __WINT_TYPE__ int
# 0 "<built-in>"
#define __INTMAX_TYPE__ long int
# 0 "<built-in>"
#define __UINTMAX_TYPE__ long unsigned int
# 0 "<built-in>"
#define __CHAR16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __CHAR32_TYPE__ unsigned int
# 0 "<built-in>"
#define __SIG_ATOMIC_TYPE__ int
# 0 "<built-in>"
#define __INT8_TYPE__ signed char
# 0 "<built-in>"
#define __INT16_TYPE__ short int
# 0 "<built-in>"
#define __INT32_TYPE__ int
# 0 "<built-in>"
#define __INT64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_LEAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_LEAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_LEAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_LEAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_LEAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_LEAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_LEAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_LEAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_FAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_FAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_FAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_FAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_FAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_FAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_FAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_FAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INTPTR_TYPE__ long int
# 0 "<built-in>"
#define __UINTPTR_TYPE__ long unsigned int
# 0 "<built-in>"
#define __GXX_ABI_VERSION 1016
# 0 "<built-in>"
#define __SCHAR_MAX__ 0x7f
# 0 "<built-in>"
#define __SHRT_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __LONG_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __WCHAR_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
# 0 "<built-in>"
#define __WINT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WINT_MIN__ (-__WINT_MAX__ - 1)
# 0 "<built-in>"
#define __PTRDIFF_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __SIZE_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __SCHAR_WIDTH__ 8
# 0 "<built-in>"
#define __SHRT_WIDTH__ 16
# 0 "<built-in>"
#define __INT_WIDTH__ 32
# 0 "<built-in>"
#define __LONG_WIDTH__ 64
# 0 "<built-in>"
#define __LONG_LONG_WIDTH__ 64
# 0 "<built-in>"
#define __WCHAR_WIDTH__ 32
# 0 "<built-in>"
#define __WINT_WIDTH__ 32
# 0 "<built-in>"
#define __PTRDIFF_WIDTH__ 64
# 0 "<built-in>"
#define __SIZE_WIDTH__ 64
# 0 "<built-in>"
#define __INTMAX_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTMAX_C(c) c ## L
# 0 "<built-in>"
#define __UINTMAX_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __UINTMAX_C(c) c ## UL
# 0 "<built-in>"
#define __INTMAX_WIDTH__ 64
# 0 "<built-in>"
#define __SIG_ATOMIC_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
# 0 "<built-in>"
#define __SIG_ATOMIC_WIDTH__ 32
# 0 "<built-in>"
#define __INT8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __UINT8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INT_LEAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT8_C(c) c
# 0 "<built-in>"
#define __INT_LEAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_LEAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT16_C(c) c
# 0 "<built-in>"
#define __INT_LEAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_LEAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT32_C(c) c
# 0 "<built-in>"
#define __INT_LEAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT64_C(c) c ## LL
# 0 "<built-in>"
#define __INT_LEAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_LEAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT8_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT16_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT32_C(c) c ## U
# 0 "<built-in>"
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __UINT64_C(c) c ## ULL
# 0 "<built-in>"
#define __INT_FAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT_FAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_FAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_FAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_FAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT_FAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT_FAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_FAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT_FAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT_FAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INTPTR_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTPTR_WIDTH__ 64
# 0 "<built-in>"
#define __UINTPTR_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __GCC_IEC_559 2
# 0 "<built-in>"
#define __GCC_IEC_559_COMPLEX 2
# 0 "<built-in>"
#define __FLT_EVAL_METHOD__ 0
# 0 "<built-in>"
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
# 0 "<built-in>"
#define __DEC_EVAL_METHOD__ 2
# 0 "<built-in>"
#define __FLT_RADIX__ 2
# 0 "<built-in>"
#define __FLT_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT_DIG__ 6
# 0 "<built-in>"
#define __FLT_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_NORM_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_MIN__ 1.17549435082228750796873653722224568e-38F
# 0 "<built-in>"
#define __FLT_EPSILON__ 1.19209289550781250000000000000000000e-7F
# 0 "<built-in>"
#define __FLT_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F
# 0 "<built-in>"
#define __FLT_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __DBL_MANT_DIG__ 53
# 0 "<built-in>"
#define __DBL_DIG__ 15
# 0 "<built-in>"
#define __DBL_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __DBL_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __DBL_MAX_EXP__ 1024
# 0 "<built-in>"
#define __DBL_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __DBL_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __DBL_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_NORM_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_MIN__ ((double)2.22507385850720138309023271733240406e-308L)
# 0 "<built-in>"
#define __DBL_EPSILON__ ((double)2.22044604925031308084726333618164062e-16L)
# 0 "<built-in>"
#define __DBL_DENORM_MIN__ ((double)4.94065645841246544176568792868221372e-324L)
# 0 "<built-in>"
#define __DBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __DBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __DBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __DBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __LDBL_MANT_DIG__ 64
# 0 "<built-in>"
#define __LDBL_DIG__ 18
# 0 "<built-in>"
#define __LDBL_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __LDBL_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __LDBL_MAX_EXP__ 16384
# 0 "<built-in>"
#define __LDBL_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_NORM_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_MIN__ 3.36210314311209350626267781732175260e-4932L
# 0 "<built-in>"
#define __LDBL_EPSILON__ 1.08420217248550443400745280086994171e-19L
# 0 "<built-in>"
#define __LDBL_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951L
# 0 "<built-in>"
#define __LDBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __LDBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __LDBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __LDBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT32_DIG__ 6
# 0 "<built-in>"
#define __FLT32_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT32_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT32_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT32_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT32_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT32_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_NORM_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_MIN__ 1.17549435082228750796873653722224568e-38F32
# 0 "<built-in>"
#define __FLT32_EPSILON__ 1.19209289550781250000000000000000000e-7F32
# 0 "<built-in>"
#define __FLT32_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F32
# 0 "<built-in>"
#define __FLT32_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT64_DIG__ 15
# 0 "<built-in>"
#define __FLT64_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT64_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT64_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT64_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT64_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT64_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_NORM_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_MIN__ 2.22507385850720138309023271733240406e-308F64
# 0 "<built-in>"
#define __FLT64_EPSILON__ 2.22044604925031308084726333618164062e-16F64
# 0 "<built-in>"
#define __FLT64_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F64
# 0 "<built-in>"
#define __FLT64_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT128_MANT_DIG__ 113
# 0 "<built-in>"
#define __FLT128_DIG__ 33
# 0 "<built-in>"
#define __FLT128_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT128_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT128_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT128_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT128_DECIMAL_DIG__ 36
# 0 "<built-in>"
#define __FLT128_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_NORM_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_MIN__ 3.36210314311209350626267781732175260e-4932F128
# 0 "<built-in>"
#define __FLT128_EPSILON__ 1.92592994438723585305597794258492732e-34F128
# 0 "<built-in>"
#define __FLT128_DENORM_MIN__ 6.47517511943802511092443895822764655e-4966F128
# 0 "<built-in>"
#define __FLT128_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT128_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT128_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT128_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32X_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT32X_DIG__ 15
# 0 "<built-in>"
#define __FLT32X_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT32X_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT32X_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT32X_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT32X_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT32X_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_NORM_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_MIN__ 2.22507385850720138309023271733240406e-308F32x
# 0 "<built-in>"
#define __FLT32X_EPSILON__ 2.22044604925031308084726333618164062e-16F32x
# 0 "<built-in>"
#define __FLT32X_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F32x
# 0 "<built-in>"
#define __FLT32X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64X_MANT_DIG__ 64
# 0 "<built-in>"
#define __FLT64X_DIG__ 18
# 0 "<built-in>"
#define __FLT64X_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT64X_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT64X_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT64X_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT64X_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __FLT64X_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_NORM_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_MIN__ 3.36210314311209350626267781732175260e-4932F64x
# 0 "<built-in>"
#define __FLT64X_EPSILON__ 1.08420217248550443400745280086994171e-19F64x
# 0 "<built-in>"
#define __FLT64X_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951F64x
# 0 "<built-in>"
#define __FLT64X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __REGISTER_PREFIX__ 
# 0 "<built-in>"
#define __USER_LABEL_PREFIX__ _
# 0 "<built-in>"
#define __GNUC_STDC_INLINE__ 1
# 0 "<built-in>"
#define __NO_INLINE__ 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
# 0 "<built-in>"
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_INT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
# 0 "<built-in>"
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
# 0 "<built-in>"
#define __HAVE_SPECULATION_SAFE_VALUE 1
# 0 "<built-in>"
#define __PRAGMA_REDEFINE_EXTNAME 1
# 0 "<built-in>"
#define __SIZEOF_INT128__ 16
# 0 "<built-in>"
#define __SIZEOF_WCHAR_T__ 4
# 0 "<built-in>"
#define __SIZEOF_WINT_T__ 4
# 0 "<built-in>"
#define __SIZEOF_PTRDIFF_T__ 8
# 0 "<built-in>"
#define __amd64 1
# 0 "<built-in>"
#define __amd64__ 1
# 0 "<built-in>"
#define __x86_64 1
# 0 "<built-in>"
#define __x86_64__ 1
# 0 "<built-in>"
#define __SIZEOF_FLOAT80__ 16
# 0 "<built-in>"
#define __SIZEOF_FLOAT128__ 16
# 0 "<built-in>"
#define __ATOMIC_HLE_ACQUIRE 65536
# 0 "<built-in>"
#define __ATOMIC_HLE_RELEASE 131072
# 0 "<built-in>"
#define __GCC_ASM_FLAG_OUTPUTS__ 1
# 0 "<built-in>"
#define __k8 1
# 0 "<built-in>"
#define __k8__ 1
# 0 "<built-in>"
#define __tune_core2__ 1
# 0 "<built-in>"
#define __code_model_small__ 1
# 0 "<built-in>"
#define __MMX__ 1
# 0 "<built-in>"
#define __SSE__ 1
# 0 "<built-in>"
#define __SSE2__ 1
# 0 "<built-in>"
#define __SSE3__ 1
# 0 "<built-in>"
#define __FXSR__ 1
# 0 "<built-in>"
#define __SSE_MATH__ 1
# 0 "<built-in>"
#define __SSE2_MATH__ 1
# 0 "<built-in>"
#define __MMX_WITH_SSE__ 1
# 0 "<built-in>"
#define __SEG_FS 1
# 0 "<built-in>"
#define __SEG_GS 1
# 0 "<built-in>"
#define __LITTLE_ENDIAN__ 1
# 0 "<built-in>"
#define __MACH__ 1
# 0 "<built-in>"
#define __APPLE__ 1
# 0 "<built-in>"
#define __APPLE_CC__ 1
# 0 "<built-in>"
#define __CONSTANT_CFSTRINGS__ 1
# 0 "<built-in>"
#define __ENVIRONMENT_MAC_OS_X_VERSION_MIN_REQUIRED__ 110500
# 0 "<built-in>"
#define __strong 
# 0 "<built-in>"
#define __weak 
# 0 "<command-line>"
#define __DYNAMIC__ 1
# 1 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
# 26 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define CS_X86_DISASSEMBLERDECODERCOMMON_H 

#define INSTRUCTIONS_SYM x86DisassemblerInstrSpecifiers
#define CONTEXTS_SYM x86DisassemblerContexts
#define ONEBYTE_SYM x86DisassemblerOneByteOpcodes
#define TWOBYTE_SYM x86DisassemblerTwoByteOpcodes
#define THREEBYTE38_SYM x86DisassemblerThreeByte38Opcodes
#define THREEBYTE3A_SYM x86DisassemblerThreeByte3AOpcodes
#define XOP8_MAP_SYM x86DisassemblerXOP8Opcodes
#define XOP9_MAP_SYM x86DisassemblerXOP9Opcodes
#define XOPA_MAP_SYM x86DisassemblerXOPAOpcodes
#define THREEDNOW_MAP_SYM x86Disassembler3DNowOpcodes







#define ATTRIBUTE_BITS ENUM_ENTRY(ATTR_NONE, 0x00) ENUM_ENTRY(ATTR_64BIT, (0x1 << 0)) ENUM_ENTRY(ATTR_XS, (0x1 << 1)) ENUM_ENTRY(ATTR_XD, (0x1 << 2)) ENUM_ENTRY(ATTR_REXW, (0x1 << 3)) ENUM_ENTRY(ATTR_OPSIZE, (0x1 << 4)) ENUM_ENTRY(ATTR_ADSIZE, (0x1 << 5)) ENUM_ENTRY(ATTR_VEX, (0x1 << 6)) ENUM_ENTRY(ATTR_VEXL, (0x1 << 7)) ENUM_ENTRY(ATTR_EVEX, (0x1 << 8)) ENUM_ENTRY(ATTR_EVEXL, (0x1 << 9)) ENUM_ENTRY(ATTR_EVEXL2, (0x1 << 10)) ENUM_ENTRY(ATTR_EVEXK, (0x1 << 11)) ENUM_ENTRY(ATTR_EVEXKZ, (0x1 << 12)) ENUM_ENTRY(ATTR_EVEXB, (0x1 << 13))
# 62 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define ENUM_ENTRY(n,v) n = v,
enum attributeBits {
 ATTR_NONE = 0x00, ATTR_64BIT = (0x1 << 0), ATTR_XS = (0x1 << 1), ATTR_XD = (0x1 << 2), ATTR_REXW = (0x1 << 3), ATTR_OPSIZE = (0x1 << 4), ATTR_ADSIZE = (0x1 << 5), ATTR_VEX = (0x1 << 6), ATTR_VEXL = (0x1 << 7), ATTR_EVEX = (0x1 << 8), ATTR_EVEXL = (0x1 << 9), ATTR_EVEXL2 = (0x1 << 10), ATTR_EVEXK = (0x1 << 11), ATTR_EVEXKZ = (0x1 << 12), ATTR_EVEXB = (0x1 << 13),
 ATTR_max
};
#undef ENUM_ENTRY
# 76 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define INSTRUCTION_CONTEXTS ENUM_ENTRY(IC, 0, "says nothing about the instruction") ENUM_ENTRY(IC_64BIT, 1, "says the instruction applies in " "64-bit mode but no more") ENUM_ENTRY(IC_OPSIZE, 3, "requires an OPSIZE prefix, so " "operands change width") ENUM_ENTRY(IC_ADSIZE, 3, "requires an ADSIZE prefix, so " "operands change width") ENUM_ENTRY(IC_OPSIZE_ADSIZE, 4, "requires ADSIZE and OPSIZE prefixes") ENUM_ENTRY(IC_XD, 2, "may say something about the opcode " "but not the operands") ENUM_ENTRY(IC_XS, 2, "may say something about the opcode " "but not the operands") ENUM_ENTRY(IC_XD_OPSIZE, 3, "requires an OPSIZE prefix, so " "operands change width") ENUM_ENTRY(IC_XS_OPSIZE, 3, "requires an OPSIZE prefix, so " "operands change width") ENUM_ENTRY(IC_XD_ADSIZE, 3, "requires an ADSIZE prefix, so " "operands change width") ENUM_ENTRY(IC_XS_ADSIZE, 3, "requires an ADSIZE prefix, so " "operands change width") ENUM_ENTRY(IC_64BIT_REXW, 5, "requires a REX.W prefix, so operands " "change width; overrides IC_OPSIZE") ENUM_ENTRY(IC_64BIT_REXW_ADSIZE, 6, "requires a REX.W prefix and 0x67 " "prefix") ENUM_ENTRY(IC_64BIT_OPSIZE, 3, "Just as meaningful as IC_OPSIZE") ENUM_ENTRY(IC_64BIT_ADSIZE, 3, "Just as meaningful as IC_ADSIZE") ENUM_ENTRY(IC_64BIT_OPSIZE_ADSIZE, 4, "Just as meaningful as IC_OPSIZE/" "IC_ADSIZE") ENUM_ENTRY(IC_64BIT_XD, 6, "XD instructions are SSE; REX.W is " "secondary") ENUM_ENTRY(IC_64BIT_XS, 6, "Just as meaningful as IC_64BIT_XD") ENUM_ENTRY(IC_64BIT_XD_OPSIZE, 3, "Just as meaningful as IC_XD_OPSIZE") ENUM_ENTRY(IC_64BIT_XS_OPSIZE, 3, "Just as meaningful as IC_XS_OPSIZE") ENUM_ENTRY(IC_64BIT_XD_ADSIZE, 3, "Just as meaningful as IC_XD_ADSIZE") ENUM_ENTRY(IC_64BIT_XS_ADSIZE, 3, "Just as meaningful as IC_XS_ADSIZE") ENUM_ENTRY(IC_64BIT_REXW_XS, 7, "OPSIZE could mean a different " "opcode") ENUM_ENTRY(IC_64BIT_REXW_XD, 7, "Just as meaningful as " "IC_64BIT_REXW_XS") ENUM_ENTRY(IC_64BIT_REXW_OPSIZE, 8, "The Dynamic Duo!  Prefer over all " "else because this changes most " "operands' meaning") ENUM_ENTRY(IC_VEX, 1, "requires a VEX prefix") ENUM_ENTRY(IC_VEX_XS, 2, "requires VEX and the XS prefix") ENUM_ENTRY(IC_VEX_XD, 2, "requires VEX and the XD prefix") ENUM_ENTRY(IC_VEX_OPSIZE, 2, "requires VEX and the OpSize prefix") ENUM_ENTRY(IC_VEX_W, 3, "requires VEX and the W prefix") ENUM_ENTRY(IC_VEX_W_XS, 4, "requires VEX, W, and XS prefix") ENUM_ENTRY(IC_VEX_W_XD, 4, "requires VEX, W, and XD prefix") ENUM_ENTRY(IC_VEX_W_OPSIZE, 4, "requires VEX, W, and OpSize") ENUM_ENTRY(IC_VEX_L, 3, "requires VEX and the L prefix") ENUM_ENTRY(IC_VEX_L_XS, 4, "requires VEX and the L and XS prefix") ENUM_ENTRY(IC_VEX_L_XD, 4, "requires VEX and the L and XD prefix") ENUM_ENTRY(IC_VEX_L_OPSIZE, 4, "requires VEX, L, and OpSize") ENUM_ENTRY(IC_VEX_L_W, 4, "requires VEX, L and W") ENUM_ENTRY(IC_VEX_L_W_XS, 5, "requires VEX, L, W and XS prefix") ENUM_ENTRY(IC_VEX_L_W_XD, 5, "requires VEX, L, W and XD prefix") ENUM_ENTRY(IC_VEX_L_W_OPSIZE, 5, "requires VEX, L, W and OpSize") ENUM_ENTRY(IC_EVEX, 1, "requires an EVEX prefix") ENUM_ENTRY(IC_EVEX_XS, 2, "requires EVEX and the XS prefix") ENUM_ENTRY(IC_EVEX_XD, 2, "requires EVEX and the XD prefix") ENUM_ENTRY(IC_EVEX_OPSIZE, 2, "requires EVEX and the OpSize prefix") ENUM_ENTRY(IC_EVEX_W, 3, "requires EVEX and the W prefix") ENUM_ENTRY(IC_EVEX_W_XS, 4, "requires EVEX, W, and XS prefix") ENUM_ENTRY(IC_EVEX_W_XD, 4, "requires EVEX, W, and XD prefix") ENUM_ENTRY(IC_EVEX_W_OPSIZE, 4, "requires EVEX, W, and OpSize") ENUM_ENTRY(IC_EVEX_L, 3, "requires EVEX and the L prefix") ENUM_ENTRY(IC_EVEX_L_XS, 4, "requires EVEX and the L and XS prefix") ENUM_ENTRY(IC_EVEX_L_XD, 4, "requires EVEX and the L and XD prefix") ENUM_ENTRY(IC_EVEX_L_OPSIZE, 4, "requires EVEX, L, and OpSize") ENUM_ENTRY(IC_EVEX_L_W, 3, "requires EVEX, L and W") ENUM_ENTRY(IC_EVEX_L_W_XS, 4, "requires EVEX, L, W and XS prefix") ENUM_ENTRY(IC_EVEX_L_W_XD, 4, "requires EVEX, L, W and XD prefix") ENUM_ENTRY(IC_EVEX_L_W_OPSIZE, 4, "requires EVEX, L, W and OpSize") ENUM_ENTRY(IC_EVEX_L2, 3, "requires EVEX and the L2 prefix") ENUM_ENTRY(IC_EVEX_L2_XS, 4, "requires EVEX and the L2 and XS prefix") ENUM_ENTRY(IC_EVEX_L2_XD, 4, "requires EVEX and the L2 and XD prefix") ENUM_ENTRY(IC_EVEX_L2_OPSIZE, 4, "requires EVEX, L2, and OpSize") ENUM_ENTRY(IC_EVEX_L2_W, 3, "requires EVEX, L2 and W") ENUM_ENTRY(IC_EVEX_L2_W_XS, 4, "requires EVEX, L2, W and XS prefix") ENUM_ENTRY(IC_EVEX_L2_W_XD, 4, "requires EVEX, L2, W and XD prefix") ENUM_ENTRY(IC_EVEX_L2_W_OPSIZE, 4, "requires EVEX, L2, W and OpSize") ENUM_ENTRY(IC_EVEX_K, 1, "requires an EVEX_K prefix") ENUM_ENTRY(IC_EVEX_XS_K, 2, "requires EVEX_K and the XS prefix") ENUM_ENTRY(IC_EVEX_XD_K, 2, "requires EVEX_K and the XD prefix") ENUM_ENTRY(IC_EVEX_OPSIZE_K, 2, "requires EVEX_K and the OpSize prefix") ENUM_ENTRY(IC_EVEX_W_K, 3, "requires EVEX_K and the W prefix") ENUM_ENTRY(IC_EVEX_W_XS_K, 4, "requires EVEX_K, W, and XS prefix") ENUM_ENTRY(IC_EVEX_W_XD_K, 4, "requires EVEX_K, W, and XD prefix") ENUM_ENTRY(IC_EVEX_W_OPSIZE_K, 4, "requires EVEX_K, W, and OpSize") ENUM_ENTRY(IC_EVEX_L_K, 3, "requires EVEX_K and the L prefix") ENUM_ENTRY(IC_EVEX_L_XS_K, 4, "requires EVEX_K and the L and XS prefix") ENUM_ENTRY(IC_EVEX_L_XD_K, 4, "requires EVEX_K and the L and XD prefix") ENUM_ENTRY(IC_EVEX_L_OPSIZE_K, 4, "requires EVEX_K, L, and OpSize") ENUM_ENTRY(IC_EVEX_L_W_K, 3, "requires EVEX_K, L and W") ENUM_ENTRY(IC_EVEX_L_W_XS_K, 4, "requires EVEX_K, L, W and XS prefix") ENUM_ENTRY(IC_EVEX_L_W_XD_K, 4, "requires EVEX_K, L, W and XD prefix") ENUM_ENTRY(IC_EVEX_L_W_OPSIZE_K, 4, "requires EVEX_K, L, W and OpSize") ENUM_ENTRY(IC_EVEX_L2_K, 3, "requires EVEX_K and the L2 prefix") ENUM_ENTRY(IC_EVEX_L2_XS_K, 4, "requires EVEX_K and the L2 and XS prefix") ENUM_ENTRY(IC_EVEX_L2_XD_K, 4, "requires EVEX_K and the L2 and XD prefix") ENUM_ENTRY(IC_EVEX_L2_OPSIZE_K, 4, "requires EVEX_K, L2, and OpSize") ENUM_ENTRY(IC_EVEX_L2_W_K, 3, "requires EVEX_K, L2 and W") ENUM_ENTRY(IC_EVEX_L2_W_XS_K, 4, "requires EVEX_K, L2, W and XS prefix") ENUM_ENTRY(IC_EVEX_L2_W_XD_K, 4, "requires EVEX_K, L2, W and XD prefix") ENUM_ENTRY(IC_EVEX_L2_W_OPSIZE_K, 4, "requires EVEX_K, L2, W and OpSize") ENUM_ENTRY(IC_EVEX_B, 1, "requires an EVEX_B prefix") ENUM_ENTRY(IC_EVEX_XS_B, 2, "requires EVEX_B and the XS prefix") ENUM_ENTRY(IC_EVEX_XD_B, 2, "requires EVEX_B and the XD prefix") ENUM_ENTRY(IC_EVEX_OPSIZE_B, 2, "requires EVEX_B and the OpSize prefix") ENUM_ENTRY(IC_EVEX_W_B, 3, "requires EVEX_B and the W prefix") ENUM_ENTRY(IC_EVEX_W_XS_B, 4, "requires EVEX_B, W, and XS prefix") ENUM_ENTRY(IC_EVEX_W_XD_B, 4, "requires EVEX_B, W, and XD prefix") ENUM_ENTRY(IC_EVEX_W_OPSIZE_B, 4, "requires EVEX_B, W, and OpSize") ENUM_ENTRY(IC_EVEX_L_B, 3, "requires EVEX_B and the L prefix") ENUM_ENTRY(IC_EVEX_L_XS_B, 4, "requires EVEX_B and the L and XS prefix") ENUM_ENTRY(IC_EVEX_L_XD_B, 4, "requires EVEX_B and the L and XD prefix") ENUM_ENTRY(IC_EVEX_L_OPSIZE_B, 4, "requires EVEX_B, L, and OpSize") ENUM_ENTRY(IC_EVEX_L_W_B, 3, "requires EVEX_B, L and W") ENUM_ENTRY(IC_EVEX_L_W_XS_B, 4, "requires EVEX_B, L, W and XS prefix") ENUM_ENTRY(IC_EVEX_L_W_XD_B, 4, "requires EVEX_B, L, W and XD prefix") ENUM_ENTRY(IC_EVEX_L_W_OPSIZE_B, 4, "requires EVEX_B, L, W and OpSize") ENUM_ENTRY(IC_EVEX_L2_B, 3, "requires EVEX_B and the L2 prefix") ENUM_ENTRY(IC_EVEX_L2_XS_B, 4, "requires EVEX_B and the L2 and XS prefix") ENUM_ENTRY(IC_EVEX_L2_XD_B, 4, "requires EVEX_B and the L2 and XD prefix") ENUM_ENTRY(IC_EVEX_L2_OPSIZE_B, 4, "requires EVEX_B, L2, and OpSize") ENUM_ENTRY(IC_EVEX_L2_W_B, 3, "requires EVEX_B, L2 and W") ENUM_ENTRY(IC_EVEX_L2_W_XS_B, 4, "requires EVEX_B, L2, W and XS prefix") ENUM_ENTRY(IC_EVEX_L2_W_XD_B, 4, "requires EVEX_B, L2, W and XD prefix") ENUM_ENTRY(IC_EVEX_L2_W_OPSIZE_B, 4, "requires EVEX_B, L2, W and OpSize") ENUM_ENTRY(IC_EVEX_K_B, 1, "requires EVEX_B and EVEX_K prefix") ENUM_ENTRY(IC_EVEX_XS_K_B, 2, "requires EVEX_B, EVEX_K and the XS prefix") ENUM_ENTRY(IC_EVEX_XD_K_B, 2, "requires EVEX_B, EVEX_K and the XD prefix") ENUM_ENTRY(IC_EVEX_OPSIZE_K_B, 2, "requires EVEX_B, EVEX_K and the OpSize prefix") ENUM_ENTRY(IC_EVEX_W_K_B, 3, "requires EVEX_B, EVEX_K and the W prefix") ENUM_ENTRY(IC_EVEX_W_XS_K_B, 4, "requires EVEX_B, EVEX_K, W, and XS prefix") ENUM_ENTRY(IC_EVEX_W_XD_K_B, 4, "requires EVEX_B, EVEX_K, W, and XD prefix") ENUM_ENTRY(IC_EVEX_W_OPSIZE_K_B, 4, "requires EVEX_B, EVEX_K, W, and OpSize") ENUM_ENTRY(IC_EVEX_L_K_B, 3, "requires EVEX_B, EVEX_K and the L prefix") ENUM_ENTRY(IC_EVEX_L_XS_K_B, 4, "requires EVEX_B, EVEX_K and the L and XS prefix") ENUM_ENTRY(IC_EVEX_L_XD_K_B, 4, "requires EVEX_B, EVEX_K and the L and XD prefix") ENUM_ENTRY(IC_EVEX_L_OPSIZE_K_B, 4, "requires EVEX_B, EVEX_K, L, and OpSize") ENUM_ENTRY(IC_EVEX_L_W_K_B, 3, "requires EVEX_B, EVEX_K, L and W") ENUM_ENTRY(IC_EVEX_L_W_XS_K_B, 4, "requires EVEX_B, EVEX_K, L, W and XS prefix") ENUM_ENTRY(IC_EVEX_L_W_XD_K_B, 4, "requires EVEX_B, EVEX_K, L, W and XD prefix") ENUM_ENTRY(IC_EVEX_L_W_OPSIZE_K_B,4, "requires EVEX_B, EVEX_K, L, W and OpSize") ENUM_ENTRY(IC_EVEX_L2_K_B, 3, "requires EVEX_B, EVEX_K and the L2 prefix") ENUM_ENTRY(IC_EVEX_L2_XS_K_B, 4, "requires EVEX_B, EVEX_K and the L2 and XS prefix") ENUM_ENTRY(IC_EVEX_L2_XD_K_B, 4, "requires EVEX_B, EVEX_K and the L2 and XD prefix") ENUM_ENTRY(IC_EVEX_L2_OPSIZE_K_B, 4, "requires EVEX_B, EVEX_K, L2, and OpSize") ENUM_ENTRY(IC_EVEX_L2_W_K_B, 3, "requires EVEX_B, EVEX_K, L2 and W") ENUM_ENTRY(IC_EVEX_L2_W_XS_K_B, 4, "requires EVEX_B, EVEX_K, L2, W and XS prefix") ENUM_ENTRY(IC_EVEX_L2_W_XD_K_B, 4, "requires EVEX_B, EVEX_K, L2, W and XD prefix") ENUM_ENTRY(IC_EVEX_L2_W_OPSIZE_K_B,4, "requires EVEX_B, EVEX_K, L2, W and OpSize") ENUM_ENTRY(IC_EVEX_KZ_B, 1, "requires EVEX_B and EVEX_KZ prefix") ENUM_ENTRY(IC_EVEX_XS_KZ_B, 2, "requires EVEX_B, EVEX_KZ and the XS prefix") ENUM_ENTRY(IC_EVEX_XD_KZ_B, 2, "requires EVEX_B, EVEX_KZ and the XD prefix") ENUM_ENTRY(IC_EVEX_OPSIZE_KZ_B, 2, "requires EVEX_B, EVEX_KZ and the OpSize prefix") ENUM_ENTRY(IC_EVEX_W_KZ_B, 3, "requires EVEX_B, EVEX_KZ and the W prefix") ENUM_ENTRY(IC_EVEX_W_XS_KZ_B, 4, "requires EVEX_B, EVEX_KZ, W, and XS prefix") ENUM_ENTRY(IC_EVEX_W_XD_KZ_B, 4, "requires EVEX_B, EVEX_KZ, W, and XD prefix") ENUM_ENTRY(IC_EVEX_W_OPSIZE_KZ_B, 4, "requires EVEX_B, EVEX_KZ, W, and OpSize") ENUM_ENTRY(IC_EVEX_L_KZ_B, 3, "requires EVEX_B, EVEX_KZ and the L prefix") ENUM_ENTRY(IC_EVEX_L_XS_KZ_B, 4, "requires EVEX_B, EVEX_KZ and the L and XS prefix") ENUM_ENTRY(IC_EVEX_L_XD_KZ_B, 4, "requires EVEX_B, EVEX_KZ and the L and XD prefix") ENUM_ENTRY(IC_EVEX_L_OPSIZE_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L, and OpSize") ENUM_ENTRY(IC_EVEX_L_W_KZ_B, 3, "requires EVEX_B, EVEX_KZ, L and W") ENUM_ENTRY(IC_EVEX_L_W_XS_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L, W and XS prefix") ENUM_ENTRY(IC_EVEX_L_W_XD_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L, W and XD prefix") ENUM_ENTRY(IC_EVEX_L_W_OPSIZE_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L, W and OpSize") ENUM_ENTRY(IC_EVEX_L2_KZ_B, 3, "requires EVEX_B, EVEX_KZ and the L2 prefix") ENUM_ENTRY(IC_EVEX_L2_XS_KZ_B, 4, "requires EVEX_B, EVEX_KZ and the L2 and XS prefix") ENUM_ENTRY(IC_EVEX_L2_XD_KZ_B, 4, "requires EVEX_B, EVEX_KZ and the L2 and XD prefix") ENUM_ENTRY(IC_EVEX_L2_OPSIZE_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L2, and OpSize") ENUM_ENTRY(IC_EVEX_L2_W_KZ_B, 3, "requires EVEX_B, EVEX_KZ, L2 and W") ENUM_ENTRY(IC_EVEX_L2_W_XS_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L2, W and XS prefix") ENUM_ENTRY(IC_EVEX_L2_W_XD_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L2, W and XD prefix") ENUM_ENTRY(IC_EVEX_L2_W_OPSIZE_KZ_B, 4, "requires EVEX_B, EVEX_KZ, L2, W and OpSize") ENUM_ENTRY(IC_EVEX_KZ, 1, "requires an EVEX_KZ prefix") ENUM_ENTRY(IC_EVEX_XS_KZ, 2, "requires EVEX_KZ and the XS prefix") ENUM_ENTRY(IC_EVEX_XD_KZ, 2, "requires EVEX_KZ and the XD prefix") ENUM_ENTRY(IC_EVEX_OPSIZE_KZ, 2, "requires EVEX_KZ and the OpSize prefix") ENUM_ENTRY(IC_EVEX_W_KZ, 3, "requires EVEX_KZ and the W prefix") ENUM_ENTRY(IC_EVEX_W_XS_KZ, 4, "requires EVEX_KZ, W, and XS prefix") ENUM_ENTRY(IC_EVEX_W_XD_KZ, 4, "requires EVEX_KZ, W, and XD prefix") ENUM_ENTRY(IC_EVEX_W_OPSIZE_KZ, 4, "requires EVEX_KZ, W, and OpSize") ENUM_ENTRY(IC_EVEX_L_KZ, 3, "requires EVEX_KZ and the L prefix") ENUM_ENTRY(IC_EVEX_L_XS_KZ, 4, "requires EVEX_KZ and the L and XS prefix") ENUM_ENTRY(IC_EVEX_L_XD_KZ, 4, "requires EVEX_KZ and the L and XD prefix") ENUM_ENTRY(IC_EVEX_L_OPSIZE_KZ, 4, "requires EVEX_KZ, L, and OpSize") ENUM_ENTRY(IC_EVEX_L_W_KZ, 3, "requires EVEX_KZ, L and W") ENUM_ENTRY(IC_EVEX_L_W_XS_KZ, 4, "requires EVEX_KZ, L, W and XS prefix") ENUM_ENTRY(IC_EVEX_L_W_XD_KZ, 4, "requires EVEX_KZ, L, W and XD prefix") ENUM_ENTRY(IC_EVEX_L_W_OPSIZE_KZ, 4, "requires EVEX_KZ, L, W and OpSize") ENUM_ENTRY(IC_EVEX_L2_KZ, 3, "requires EVEX_KZ and the L2 prefix") ENUM_ENTRY(IC_EVEX_L2_XS_KZ, 4, "requires EVEX_KZ and the L2 and XS prefix") ENUM_ENTRY(IC_EVEX_L2_XD_KZ, 4, "requires EVEX_KZ and the L2 and XD prefix") ENUM_ENTRY(IC_EVEX_L2_OPSIZE_KZ, 4, "requires EVEX_KZ, L2, and OpSize") ENUM_ENTRY(IC_EVEX_L2_W_KZ, 3, "requires EVEX_KZ, L2 and W") ENUM_ENTRY(IC_EVEX_L2_W_XS_KZ, 4, "requires EVEX_KZ, L2, W and XS prefix") ENUM_ENTRY(IC_EVEX_L2_W_XD_KZ, 4, "requires EVEX_KZ, L2, W and XD prefix") ENUM_ENTRY(IC_EVEX_L2_W_OPSIZE_KZ, 4, "requires EVEX_KZ, L2, W and OpSize")
# 280 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define ENUM_ENTRY(n,r,d) n,
typedef enum {
 IC, IC_64BIT, IC_OPSIZE, IC_ADSIZE, IC_OPSIZE_ADSIZE, IC_XD, IC_XS, IC_XD_OPSIZE, IC_XS_OPSIZE, IC_XD_ADSIZE, IC_XS_ADSIZE, IC_64BIT_REXW, IC_64BIT_REXW_ADSIZE, IC_64BIT_OPSIZE, IC_64BIT_ADSIZE, IC_64BIT_OPSIZE_ADSIZE, IC_64BIT_XD, IC_64BIT_XS, IC_64BIT_XD_OPSIZE, IC_64BIT_XS_OPSIZE, IC_64BIT_XD_ADSIZE, IC_64BIT_XS_ADSIZE, IC_64BIT_REXW_XS, IC_64BIT_REXW_XD, IC_64BIT_REXW_OPSIZE, IC_VEX, IC_VEX_XS, IC_VEX_XD, IC_VEX_OPSIZE, IC_VEX_W, IC_VEX_W_XS, IC_VEX_W_XD, IC_VEX_W_OPSIZE, IC_VEX_L, IC_VEX_L_XS, IC_VEX_L_XD, IC_VEX_L_OPSIZE, IC_VEX_L_W, IC_VEX_L_W_XS, IC_VEX_L_W_XD, IC_VEX_L_W_OPSIZE, IC_EVEX, IC_EVEX_XS, IC_EVEX_XD, IC_EVEX_OPSIZE, IC_EVEX_W, IC_EVEX_W_XS, IC_EVEX_W_XD, IC_EVEX_W_OPSIZE, IC_EVEX_L, IC_EVEX_L_XS, IC_EVEX_L_XD, IC_EVEX_L_OPSIZE, IC_EVEX_L_W, IC_EVEX_L_W_XS, IC_EVEX_L_W_XD, IC_EVEX_L_W_OPSIZE, IC_EVEX_L2, IC_EVEX_L2_XS, IC_EVEX_L2_XD, IC_EVEX_L2_OPSIZE, IC_EVEX_L2_W, IC_EVEX_L2_W_XS, IC_EVEX_L2_W_XD, IC_EVEX_L2_W_OPSIZE, IC_EVEX_K, IC_EVEX_XS_K, IC_EVEX_XD_K, IC_EVEX_OPSIZE_K, IC_EVEX_W_K, IC_EVEX_W_XS_K, IC_EVEX_W_XD_K, IC_EVEX_W_OPSIZE_K, IC_EVEX_L_K, IC_EVEX_L_XS_K, IC_EVEX_L_XD_K, IC_EVEX_L_OPSIZE_K, IC_EVEX_L_W_K, IC_EVEX_L_W_XS_K, IC_EVEX_L_W_XD_K, IC_EVEX_L_W_OPSIZE_K, IC_EVEX_L2_K, IC_EVEX_L2_XS_K, IC_EVEX_L2_XD_K, IC_EVEX_L2_OPSIZE_K, IC_EVEX_L2_W_K, IC_EVEX_L2_W_XS_K, IC_EVEX_L2_W_XD_K, IC_EVEX_L2_W_OPSIZE_K, IC_EVEX_B, IC_EVEX_XS_B, IC_EVEX_XD_B, IC_EVEX_OPSIZE_B, IC_EVEX_W_B, IC_EVEX_W_XS_B, IC_EVEX_W_XD_B, IC_EVEX_W_OPSIZE_B, IC_EVEX_L_B, IC_EVEX_L_XS_B, IC_EVEX_L_XD_B, IC_EVEX_L_OPSIZE_B, IC_EVEX_L_W_B, IC_EVEX_L_W_XS_B, IC_EVEX_L_W_XD_B, IC_EVEX_L_W_OPSIZE_B, IC_EVEX_L2_B, IC_EVEX_L2_XS_B, IC_EVEX_L2_XD_B, IC_EVEX_L2_OPSIZE_B, IC_EVEX_L2_W_B, IC_EVEX_L2_W_XS_B, IC_EVEX_L2_W_XD_B, IC_EVEX_L2_W_OPSIZE_B, IC_EVEX_K_B, IC_EVEX_XS_K_B, IC_EVEX_XD_K_B, IC_EVEX_OPSIZE_K_B, IC_EVEX_W_K_B, IC_EVEX_W_XS_K_B, IC_EVEX_W_XD_K_B, IC_EVEX_W_OPSIZE_K_B, IC_EVEX_L_K_B, IC_EVEX_L_XS_K_B, IC_EVEX_L_XD_K_B, IC_EVEX_L_OPSIZE_K_B, IC_EVEX_L_W_K_B, IC_EVEX_L_W_XS_K_B, IC_EVEX_L_W_XD_K_B, IC_EVEX_L_W_OPSIZE_K_B, IC_EVEX_L2_K_B, IC_EVEX_L2_XS_K_B, IC_EVEX_L2_XD_K_B, IC_EVEX_L2_OPSIZE_K_B, IC_EVEX_L2_W_K_B, IC_EVEX_L2_W_XS_K_B, IC_EVEX_L2_W_XD_K_B, IC_EVEX_L2_W_OPSIZE_K_B, IC_EVEX_KZ_B, IC_EVEX_XS_KZ_B, IC_EVEX_XD_KZ_B, IC_EVEX_OPSIZE_KZ_B, IC_EVEX_W_KZ_B, IC_EVEX_W_XS_KZ_B, IC_EVEX_W_XD_KZ_B, IC_EVEX_W_OPSIZE_KZ_B, IC_EVEX_L_KZ_B, IC_EVEX_L_XS_KZ_B, IC_EVEX_L_XD_KZ_B, IC_EVEX_L_OPSIZE_KZ_B, IC_EVEX_L_W_KZ_B, IC_EVEX_L_W_XS_KZ_B, IC_EVEX_L_W_XD_KZ_B, IC_EVEX_L_W_OPSIZE_KZ_B, IC_EVEX_L2_KZ_B, IC_EVEX_L2_XS_KZ_B, IC_EVEX_L2_XD_KZ_B, IC_EVEX_L2_OPSIZE_KZ_B, IC_EVEX_L2_W_KZ_B, IC_EVEX_L2_W_XS_KZ_B, IC_EVEX_L2_W_XD_KZ_B, IC_EVEX_L2_W_OPSIZE_KZ_B, IC_EVEX_KZ, IC_EVEX_XS_KZ, IC_EVEX_XD_KZ, IC_EVEX_OPSIZE_KZ, IC_EVEX_W_KZ, IC_EVEX_W_XS_KZ, IC_EVEX_W_XD_KZ, IC_EVEX_W_OPSIZE_KZ, IC_EVEX_L_KZ, IC_EVEX_L_XS_KZ, IC_EVEX_L_XD_KZ, IC_EVEX_L_OPSIZE_KZ, IC_EVEX_L_W_KZ, IC_EVEX_L_W_XS_KZ, IC_EVEX_L_W_XD_KZ, IC_EVEX_L_W_OPSIZE_KZ, IC_EVEX_L2_KZ, IC_EVEX_L2_XS_KZ, IC_EVEX_L2_XD_KZ, IC_EVEX_L2_OPSIZE_KZ, IC_EVEX_L2_W_KZ, IC_EVEX_L2_W_XS_KZ, IC_EVEX_L2_W_XD_KZ, IC_EVEX_L2_W_OPSIZE_KZ,
 IC_max
} InstructionContext;
#undef ENUM_ENTRY





typedef enum {
 ONEBYTE = 0,
 TWOBYTE = 1,
 THREEBYTE_38 = 2,
 THREEBYTE_3A = 3,
 XOP8_MAP = 4,
 XOP9_MAP = 5,
 XOPA_MAP = 6,
 THREEDNOW_MAP = 7
} OpcodeType;
# 312 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
typedef uint16_t InstrUID;
# 333 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define MODRMTYPES ENUM_ENTRY(MODRM_ONEENTRY) ENUM_ENTRY(MODRM_SPLITRM) ENUM_ENTRY(MODRM_SPLITMISC) ENUM_ENTRY(MODRM_SPLITREG) ENUM_ENTRY(MODRM_FULL)






#define ENUM_ENTRY(n) n,
typedef enum {
 MODRM_ONEENTRY, MODRM_SPLITRM, MODRM_SPLITMISC, MODRM_SPLITREG, MODRM_FULL,
 MODRM_max
} ModRMDecisionType;
#undef ENUM_ENTRY

#define CASE_ENCODING_RM case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64
# 356 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define CASE_ENCODING_VSIB case ENCODING_VSIB: case ENCODING_VSIB_CD2: case ENCODING_VSIB_CD4: case ENCODING_VSIB_CD8: case ENCODING_VSIB_CD16: case ENCODING_VSIB_CD32: case ENCODING_VSIB_CD64
# 367 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define ENCODINGS ENUM_ENTRY(ENCODING_NONE, "") ENUM_ENTRY(ENCODING_REG, "Register operand in ModR/M byte.") ENUM_ENTRY(ENCODING_RM, "R/M operand in ModR/M byte.") ENUM_ENTRY(ENCODING_RM_CD2, "R/M operand with CDisp scaling of 2") ENUM_ENTRY(ENCODING_RM_CD4, "R/M operand with CDisp scaling of 4") ENUM_ENTRY(ENCODING_RM_CD8, "R/M operand with CDisp scaling of 8") ENUM_ENTRY(ENCODING_RM_CD16,"R/M operand with CDisp scaling of 16") ENUM_ENTRY(ENCODING_RM_CD32,"R/M operand with CDisp scaling of 32") ENUM_ENTRY(ENCODING_RM_CD64,"R/M operand with CDisp scaling of 64") ENUM_ENTRY(ENCODING_VSIB, "VSIB operand in ModR/M byte.") ENUM_ENTRY(ENCODING_VSIB_CD2, "VSIB operand with CDisp scaling of 2") ENUM_ENTRY(ENCODING_VSIB_CD4, "VSIB operand with CDisp scaling of 4") ENUM_ENTRY(ENCODING_VSIB_CD8, "VSIB operand with CDisp scaling of 8") ENUM_ENTRY(ENCODING_VSIB_CD16,"VSIB operand with CDisp scaling of 16") ENUM_ENTRY(ENCODING_VSIB_CD32,"VSIB operand with CDisp scaling of 32") ENUM_ENTRY(ENCODING_VSIB_CD64,"VSIB operand with CDisp scaling of 64") ENUM_ENTRY(ENCODING_VVVV, "Register operand in VEX.vvvv byte.") ENUM_ENTRY(ENCODING_WRITEMASK, "Register operand in EVEX.aaa byte.") ENUM_ENTRY(ENCODING_IB, "1-byte immediate") ENUM_ENTRY(ENCODING_IW, "2-byte") ENUM_ENTRY(ENCODING_ID, "4-byte") ENUM_ENTRY(ENCODING_IO, "8-byte") ENUM_ENTRY(ENCODING_RB, "(AL..DIL, R8L..R15L) Register code added to " "the opcode byte") ENUM_ENTRY(ENCODING_RW, "(AX..DI, R8W..R15W)") ENUM_ENTRY(ENCODING_RD, "(EAX..EDI, R8D..R15D)") ENUM_ENTRY(ENCODING_RO, "(RAX..RDI, R8..R15)") ENUM_ENTRY(ENCODING_FP, "Position on floating-point stack in ModR/M " "byte.") ENUM_ENTRY(ENCODING_Iv, "Immediate of operand size") ENUM_ENTRY(ENCODING_Ia, "Immediate of address size") ENUM_ENTRY(ENCODING_IRC, "Immediate for static rounding control") ENUM_ENTRY(ENCODING_Rv, "Register code of operand size added to the " "opcode byte") ENUM_ENTRY(ENCODING_DUP, "Duplicate of another operand; ID is encoded " "in type") ENUM_ENTRY(ENCODING_SI, "Source index; encoded in OpSize/Adsize prefix") ENUM_ENTRY(ENCODING_DI, "Destination index; encoded in prefixes")
# 407 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define ENUM_ENTRY(n,d) n,
typedef enum {
 ENCODING_NONE, ENCODING_REG, ENCODING_RM, ENCODING_RM_CD2, ENCODING_RM_CD4, ENCODING_RM_CD8, ENCODING_RM_CD16, ENCODING_RM_CD32, ENCODING_RM_CD64, ENCODING_VSIB, ENCODING_VSIB_CD2, ENCODING_VSIB_CD4, ENCODING_VSIB_CD8, ENCODING_VSIB_CD16, ENCODING_VSIB_CD32, ENCODING_VSIB_CD64, ENCODING_VVVV, ENCODING_WRITEMASK, ENCODING_IB, ENCODING_IW, ENCODING_ID, ENCODING_IO, ENCODING_RB, ENCODING_RW, ENCODING_RD, ENCODING_RO, ENCODING_FP, ENCODING_Iv, ENCODING_Ia, ENCODING_IRC, ENCODING_Rv, ENCODING_DUP, ENCODING_SI, ENCODING_DI,
 ENCODING_max
} OperandEncoding;
#undef ENUM_ENTRY




#define TYPES ENUM_ENTRY(TYPE_NONE, "") ENUM_ENTRY(TYPE_REL, "immediate address") ENUM_ENTRY(TYPE_R8, "1-byte register operand") ENUM_ENTRY(TYPE_R16, "2-byte") ENUM_ENTRY(TYPE_R32, "4-byte") ENUM_ENTRY(TYPE_R64, "8-byte") ENUM_ENTRY(TYPE_IMM, "immediate operand") ENUM_ENTRY(TYPE_IMM3, "1-byte immediate operand between 0 and 7") ENUM_ENTRY(TYPE_IMM5, "1-byte immediate operand between 0 and 31") ENUM_ENTRY(TYPE_AVX512ICC, "1-byte immediate operand for AVX512 icmp") ENUM_ENTRY(TYPE_UIMM8, "1-byte unsigned immediate operand") ENUM_ENTRY(TYPE_M, "Memory operand") ENUM_ENTRY(TYPE_MVSIBX, "Memory operand using XMM index") ENUM_ENTRY(TYPE_MVSIBY, "Memory operand using YMM index") ENUM_ENTRY(TYPE_MVSIBZ, "Memory operand using ZMM index") ENUM_ENTRY(TYPE_SRCIDX, "memory at source index") ENUM_ENTRY(TYPE_DSTIDX, "memory at destination index") ENUM_ENTRY(TYPE_MOFFS, "memory offset (relative to segment base)") ENUM_ENTRY(TYPE_ST, "Position on the floating-point stack") ENUM_ENTRY(TYPE_MM64, "8-byte MMX register") ENUM_ENTRY(TYPE_XMM, "16-byte") ENUM_ENTRY(TYPE_YMM, "32-byte") ENUM_ENTRY(TYPE_ZMM, "64-byte") ENUM_ENTRY(TYPE_VK, "mask register") ENUM_ENTRY(TYPE_SEGMENTREG, "Segment register operand") ENUM_ENTRY(TYPE_DEBUGREG, "Debug register operand") ENUM_ENTRY(TYPE_CONTROLREG, "Control register operand") ENUM_ENTRY(TYPE_BNDR, "MPX bounds register") ENUM_ENTRY(TYPE_Rv, "Register operand of operand size") ENUM_ENTRY(TYPE_RELv, "Immediate address of operand size") ENUM_ENTRY(TYPE_DUP0, "Duplicate of operand 0") ENUM_ENTRY(TYPE_DUP1, "operand 1") ENUM_ENTRY(TYPE_DUP2, "operand 2") ENUM_ENTRY(TYPE_DUP3, "operand 3") ENUM_ENTRY(TYPE_DUP4, "operand 4")
# 455 "project/radare2/shlr/capstone/arch/X86/X86DisassemblerDecoderCommon.h"
#define ENUM_ENTRY(n,d) n,
typedef enum {
 TYPE_NONE, TYPE_REL, TYPE_R8, TYPE_R16, TYPE_R32, TYPE_R64, TYPE_IMM, TYPE_IMM3, TYPE_IMM5, TYPE_AVX512ICC, TYPE_UIMM8, TYPE_M, TYPE_MVSIBX, TYPE_MVSIBY, TYPE_MVSIBZ, TYPE_SRCIDX, TYPE_DSTIDX, TYPE_MOFFS, TYPE_ST, TYPE_MM64, TYPE_XMM, TYPE_YMM, TYPE_ZMM, TYPE_VK, TYPE_SEGMENTREG, TYPE_DEBUGREG, TYPE_CONTROLREG, TYPE_BNDR, TYPE_Rv, TYPE_RELv, TYPE_DUP0, TYPE_DUP1, TYPE_DUP2, TYPE_DUP3, TYPE_DUP4,
 TYPE_max
} OperandType;
#undef ENUM_ENTRY




typedef struct OperandSpecifier {
 uint8_t encoding;
 uint8_t type;
} OperandSpecifier;

#define X86_MAX_OPERANDS 6






typedef enum {
 MODE_16BIT,
 MODE_32BIT,
 MODE_64BIT
} DisassemblerMode;
