Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/test_BoothMultWithShiftReg_isim_beh.exe -prj /home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/test_BoothMultWithShiftReg_beh.prj work.test_BoothMultWithShiftReg work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/shiftreg8_pipo.v" into library work
Analyzing Verilog file "/home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/BoothMultiplier.v" into library work
Analyzing Verilog file "/home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/BoothMultWithShiftReg.v" into library work
Analyzing Verilog file "/home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/test_BoothMultWithShiftReg.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94924 KB
Fuse CPU Usage: 1160 ms
Compiling module shiftreg8_pipo
Compiling module BoothMultiplier
Compiling module BoothMultWithShiftReg
Compiling module test_BoothMultWithShiftReg
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/shared_xlnx/CS39001-Computer-Architecture-And-Organization-Lab/Assignment-6/Q3/test_BoothMultWithShiftReg_isim_beh.exe
Fuse Memory Usage: 98068 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 370 ms
