FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
//
// Code shared between 32 and 64 bit

#include <asm/spec-ctrl.h>

void __switch_to_xtra(struct task_struct *prev_p, struct task_struct *next_p);

/* bench 9409.3.0 177722ae4528 */
/* bench 9409.3.1 bd6456267aee */
/* bench 9409.3.2 36572a5d0d23 */
/* bench 9409.3.3 5cc2974f5d75 */
/* bench 9409.3.4 384b0faaa7d5 */
/*
 * This needs to be inline to optimize for the common case where no extra
 * work needs to be done.
 */
static inline void switch_to_extra(struct task_struct *prev,
				   struct task_struct *next)
{
	unsigned long next_tif = task_thread_info(next)->flags;
	unsigned long prev_tif = task_thread_info(prev)->flags;

	if (IS_ENABLED(CONFIG_SMP)) {
		/*
		 * Avoid __switch_to_xtra() invocation when conditional
		 * STIBP is disabled and the only different bit is
		 * TIF_SPEC_IB. For CONFIG_SMP=n TIF_SPEC_IB is not
/* bench 27939.2.0 d046846093cc */
/* bench 27939.2.1 dd003fe1793f */
/* bench 27939.2.2 ff598c6082bb */
/* bench 27939.2.3 ce0049fcfe27 */
/* bench 27939.2.4 899f3454b957 */
/* bench 27939.2.5 e2219622d54e */
/* bench 27939.2.6 4a9fc9442391 */
/* bench 27939.2.7 079538267d79 */
/* bench 27939.2.8 95f397c73af6 */
		 * in the TIF_WORK_CTXSW masks.
		 */
		if (!static_branch_likely(&switch_to_cond_stibp)) {
			prev_tif &= ~_TIF_SPEC_IB;
			next_tif &= ~_TIF_SPEC_IB;
		}
	}

	/*
	 * __switch_to_xtra() handles debug registers, i/o bitmaps,
	 * speculation mitigations etc.
	 */
	if (unlikely(next_tif & _TIF_WORK_CTXSW_NEXT ||
		     prev_tif & _TIF_WORK_CTXSW_PREV))
		__switch_to_xtra(prev, next);
}
