// Seed: 3992560763
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  supply0  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  =  id_5  |  1  ,  id_9  ,  id_10  ,  id_11  =  1  ==  -1 'b0 ,  id_12  ,  id_13  ;
  wire id_14, id_15;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wire id_0
);
endmodule
module module_3 (
    output wand id_0,
    input logic id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    output logic id_8,
    output supply0 id_9
);
  always_latch id_8 <= id_1;
  uwire id_11;
  wire  id_12;
  module_2 modCall_1 (id_11);
  assign modCall_1.id_0 = 0;
  xor primCall (id_8, id_7, id_12, id_1, id_6);
  assign id_11 = id_5;
  localparam id_13 = -1;
endmodule
