set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {d_latch.vo d_latch_v.sdo}}
	{{"Fast Model"} {d_latch_fast.vo d_latch_v_fast.sdo}}
}
