--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\FPGA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ML605_FMCint_AD9284.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.668ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: adc_dco_bufr/I
  Logical resource: adc_dco_bufr/I
  Location pin: BUFR_X0Y9.I
  Clock network: adc_dco_ibuf_s
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: leds_0_OBUF/CLK
  Logical resource: adc_input[0].i_data_ddr/CK
  Location pin: ILOGIC_X0Y173.CLK
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: leds_0_OBUF/CLKB
  Logical resource: adc_input[0].i_data_ddr/CKB
  Location pin: ILOGIC_X0Y173.CLKB
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 
1.62 ns BEFORE COMP         "adc_dco_in_p" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors)
 Minimum allowable offset is   2.845ns.
--------------------------------------------------------------------------------

Paths for end point adc_input[6].i_data_ddr (ILOGIC_X0Y177.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.945ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_p<6> (PAD)
  Destination:          adc_input[6].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_p<6> to adc_input[6].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 1.169   adc_data_in_p<6>
                                                         adc_data_in_p<6>
                                                         adc_input[6].i_data_ibuf/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<6>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        4.045   adc_input[6].i_data_idelay
                                                         adc_input[6].i_data_idelay
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<6>
    ILOGIC_X0Y177.CLK      Tidockd               0.131   leds_6_OBUF
                                                         adc_input[6].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.346ns (5.345ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[6].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y177.CLK    net (fanout=24)       0.803   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.438ns logic, 1.088ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.945ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_n<6> (PAD)
  Destination:          adc_input[6].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_n<6> to adc_input[6].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E31.PADOUT             Tiopp                 0.000   adc_data_in_n<6>
                                                         adc_data_in_n<6>
                                                         adc_input[6].i_data_ibuf/SLAVEBUF.DIFFIN
    F31.DIFFI_IN           net (fanout=1)        0.000   adc_input[6].i_data_ibuf/SLAVEBUF.DIFFIN
    F31.I                  Tiodi                 1.169   adc_data_in_p<6>
                                                         adc_input[6].i_data_ibuf/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<6>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        4.045   adc_input[6].i_data_idelay
                                                         adc_input[6].i_data_idelay
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<6>
    ILOGIC_X0Y177.CLK      Tidockd               0.131   leds_6_OBUF
                                                         adc_input[6].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.346ns (5.345ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[6].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y177.CLK    net (fanout=24)       0.803   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.438ns logic, 1.088ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[3].i_data_ddr (ILOGIC_X0Y165.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_p<3> (PAD)
  Destination:          adc_input[3].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_p<3> to adc_input[3].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 1.172   adc_data_in_p<3>
                                                         adc_data_in_p<3>
                                                         adc_input[3].i_data_ibuf/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<3>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        4.045   adc_input[3].i_data_idelay
                                                         adc_input[3].i_data_idelay
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<3>
    ILOGIC_X0Y165.CLK      Tidockd               0.131   leds_3_OBUF
                                                         adc_input[3].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.349ns (5.348ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[3].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y165.CLK    net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_n<3> (PAD)
  Destination:          adc_input[3].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.349ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_n<3> to adc_input[3].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H32.PADOUT             Tiopp                 0.000   adc_data_in_n<3>
                                                         adc_data_in_n<3>
                                                         adc_input[3].i_data_ibuf/SLAVEBUF.DIFFIN
    G32.DIFFI_IN           net (fanout=1)        0.000   adc_input[3].i_data_ibuf/SLAVEBUF.DIFFIN
    G32.I                  Tiodi                 1.172   adc_data_in_p<3>
                                                         adc_input[3].i_data_ibuf/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<3>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        4.045   adc_input[3].i_data_idelay
                                                         adc_input[3].i_data_idelay
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<3>
    ILOGIC_X0Y165.CLK      Tidockd               0.131   leds_3_OBUF
                                                         adc_input[3].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.349ns (5.348ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[3].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y165.CLK    net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[2].i_data_ddr (ILOGIC_X0Y171.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.936ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_p<2> (PAD)
  Destination:          adc_input[2].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_p<2> to adc_input[2].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 1.169   adc_data_in_p<2>
                                                         adc_data_in_p<2>
                                                         adc_input[2].i_data_ibuf/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<2>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        4.045   adc_input[2].i_data_idelay
                                                         adc_input[2].i_data_idelay
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<2>
    ILOGIC_X0Y171.CLK      Tidockd               0.131   leds_2_OBUF
                                                         adc_input[2].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.346ns (5.345ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[2].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y171.CLK    net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.936ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_n<2> (PAD)
  Destination:          adc_input[2].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_n<2> to adc_input[2].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H33.PADOUT             Tiopp                 0.000   adc_data_in_n<2>
                                                         adc_data_in_n<2>
                                                         adc_input[2].i_data_ibuf/SLAVEBUF.DIFFIN
    H34.DIFFI_IN           net (fanout=1)        0.000   adc_input[2].i_data_ibuf/SLAVEBUF.DIFFIN
    H34.I                  Tiodi                 1.169   adc_data_in_p<2>
                                                         adc_input[2].i_data_ibuf/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<2>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        4.045   adc_input[2].i_data_idelay
                                                         adc_input[2].i_data_idelay
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<2>
    ILOGIC_X0Y171.CLK      Tidockd               0.131   leds_2_OBUF
                                                         adc_input[2].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.346ns (5.345ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[2].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y171.CLK    net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 1.62 ns BEFORE COMP
        "adc_dco_in_p" "RISING";
--------------------------------------------------------------------------------

Paths for end point adc_input[1].i_data_ddr (ILOGIC_X0Y163.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.282ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_p<1> (PAD)
  Destination:          adc_input[1].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.939ns (Levels of Logic = 2)
  Clock Path Delay:     1.352ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_p<1> to adc_input[1].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L25.I                  Tiopi                 0.510   adc_data_in_p<1>
                                                         adc_data_in_p<1>
                                                         adc_input[1].i_data_ibuf/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.431   adc_input[1].i_data_idelay
                                                         adc_input[1].i_data_idelay
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<1>
    ILOGIC_X0Y163.CLK      Tiockdd     (-Th)     0.003   leds_1_OBUF
                                                         adc_input[1].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.939ns (1.938ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[1].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y163.CLK    net (fanout=24)       0.411   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.795ns logic, 0.557ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.282ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_n<1> (PAD)
  Destination:          adc_input[1].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.939ns (Levels of Logic = 3)
  Clock Path Delay:     1.352ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_n<1> to adc_input[1].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L26.PADOUT             Tiopp                 0.000   adc_data_in_n<1>
                                                         adc_data_in_n<1>
                                                         adc_input[1].i_data_ibuf/SLAVEBUF.DIFFIN
    L25.DIFFI_IN           net (fanout=1)        0.000   adc_input[1].i_data_ibuf/SLAVEBUF.DIFFIN
    L25.I                  Tiodi                 0.510   adc_data_in_p<1>
                                                         adc_input[1].i_data_ibuf/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.431   adc_input[1].i_data_idelay
                                                         adc_input[1].i_data_idelay
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<1>
    ILOGIC_X0Y163.CLK      Tiockdd     (-Th)     0.003   leds_1_OBUF
                                                         adc_input[1].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.939ns (1.938ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[1].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y163.CLK    net (fanout=24)       0.411   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.795ns logic, 0.557ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[5].i_data_ddr (ILOGIC_X0Y185.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.300ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_p<5> (PAD)
  Destination:          adc_input[5].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.946ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_p<5> to adc_input[5].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K28.I                  Tiopi                 0.517   adc_data_in_p<5>
                                                         adc_data_in_p<5>
                                                         adc_input[5].i_data_ibuf/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<5>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.431   adc_input[5].i_data_idelay
                                                         adc_input[5].i_data_idelay
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<5>
    ILOGIC_X0Y185.CLK      Tiockdd     (-Th)     0.003   leds_5_OBUF
                                                         adc_input[5].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.946ns (1.945ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[5].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y185.CLK    net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.300ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_n<5> (PAD)
  Destination:          adc_input[5].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.946ns (Levels of Logic = 3)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_n<5> to adc_input[5].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J29.PADOUT             Tiopp                 0.000   adc_data_in_n<5>
                                                         adc_data_in_n<5>
                                                         adc_input[5].i_data_ibuf/SLAVEBUF.DIFFIN
    K28.DIFFI_IN           net (fanout=1)        0.000   adc_input[5].i_data_ibuf/SLAVEBUF.DIFFIN
    K28.I                  Tiodi                 0.517   adc_data_in_p<5>
                                                         adc_input[5].i_data_ibuf/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<5>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.431   adc_input[5].i_data_idelay
                                                         adc_input[5].i_data_idelay
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<5>
    ILOGIC_X0Y185.CLK      Tiockdd     (-Th)     0.003   leds_5_OBUF
                                                         adc_input[5].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.946ns (1.945ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[5].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y185.CLK    net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[0].i_data_ddr (ILOGIC_X0Y173.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_p<0> (PAD)
  Destination:          adc_input[0].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.964ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_p<0> to adc_input[0].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J30.I                  Tiopi                 0.535   adc_data_in_p<0>
                                                         adc_data_in_p<0>
                                                         adc_input[0].i_data_ibuf/IBUFDS
    IODELAY_X0Y173.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<0>
    IODELAY_X0Y173.DATAOUT Tioddo_IDATAIN        1.431   adc_input[0].i_data_idelay
                                                         adc_input[0].i_data_idelay
    ILOGIC_X0Y173.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<0>
    ILOGIC_X0Y173.CLK      Tiockdd     (-Th)     0.003   leds_0_OBUF
                                                         adc_input[0].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.964ns (1.963ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[0].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y173.CLK    net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_n<0> (PAD)
  Destination:          adc_input[0].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk rising at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.964ns (Levels of Logic = 3)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_n<0> to adc_input[0].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K29.PADOUT             Tiopp                 0.000   adc_data_in_n<0>
                                                         adc_data_in_n<0>
                                                         adc_input[0].i_data_ibuf/SLAVEBUF.DIFFIN
    J30.DIFFI_IN           net (fanout=1)        0.000   adc_input[0].i_data_ibuf/SLAVEBUF.DIFFIN
    J30.I                  Tiodi                 0.535   adc_data_in_p<0>
                                                         adc_input[0].i_data_ibuf/IBUFDS
    IODELAY_X0Y173.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<0>
    IODELAY_X0Y173.DATAOUT Tioddo_IDATAIN        1.431   adc_input[0].i_data_idelay
                                                         adc_input[0].i_data_idelay
    ILOGIC_X0Y173.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<0>
    ILOGIC_X0Y173.CLK      Tiockdd     (-Th)     0.003   leds_0_OBUF
                                                         adc_input[0].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.964ns (1.963ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[0].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y173.CLK    net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 
1.62 ns BEFORE COMP         "adc_dco_in_p" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors)
 Minimum allowable offset is   2.848ns.
--------------------------------------------------------------------------------

Paths for end point adc_input[6].i_data_ddr (ILOGIC_X0Y177.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.948ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_p<6> (PAD)
  Destination:          adc_input[6].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_p<6> to adc_input[6].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 1.169   adc_data_in_p<6>
                                                         adc_data_in_p<6>
                                                         adc_input[6].i_data_ibuf/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<6>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        4.045   adc_input[6].i_data_idelay
                                                         adc_input[6].i_data_idelay
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<6>
    ILOGIC_X0Y177.CLKB     Tidockd               0.134   leds_6_OBUF
                                                         adc_input[6].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.349ns (5.348ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[6].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y177.CLKB   net (fanout=24)       0.803   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.438ns logic, 1.088ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.948ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_n<6> (PAD)
  Destination:          adc_input[6].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.349ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_n<6> to adc_input[6].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E31.PADOUT             Tiopp                 0.000   adc_data_in_n<6>
                                                         adc_data_in_n<6>
                                                         adc_input[6].i_data_ibuf/SLAVEBUF.DIFFIN
    F31.DIFFI_IN           net (fanout=1)        0.000   adc_input[6].i_data_ibuf/SLAVEBUF.DIFFIN
    F31.I                  Tiodi                 1.169   adc_data_in_p<6>
                                                         adc_input[6].i_data_ibuf/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<6>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        4.045   adc_input[6].i_data_idelay
                                                         adc_input[6].i_data_idelay
    ILOGIC_X0Y177.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<6>
    ILOGIC_X0Y177.CLKB     Tidockd               0.134   leds_6_OBUF
                                                         adc_input[6].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.349ns (5.348ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[6].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y177.CLKB   net (fanout=24)       0.803   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.438ns logic, 1.088ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[3].i_data_ddr (ILOGIC_X0Y165.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.942ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_p<3> (PAD)
  Destination:          adc_input[3].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.352ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_p<3> to adc_input[3].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 1.172   adc_data_in_p<3>
                                                         adc_data_in_p<3>
                                                         adc_input[3].i_data_ibuf/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<3>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        4.045   adc_input[3].i_data_idelay
                                                         adc_input[3].i_data_idelay
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<3>
    ILOGIC_X0Y165.CLKB     Tidockd               0.134   leds_3_OBUF
                                                         adc_input[3].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.352ns (5.351ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[3].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y165.CLKB   net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.942ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_n<3> (PAD)
  Destination:          adc_input[3].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_n<3> to adc_input[3].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H32.PADOUT             Tiopp                 0.000   adc_data_in_n<3>
                                                         adc_data_in_n<3>
                                                         adc_input[3].i_data_ibuf/SLAVEBUF.DIFFIN
    G32.DIFFI_IN           net (fanout=1)        0.000   adc_input[3].i_data_ibuf/SLAVEBUF.DIFFIN
    G32.I                  Tiodi                 1.172   adc_data_in_p<3>
                                                         adc_input[3].i_data_ibuf/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<3>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        4.045   adc_input[3].i_data_idelay
                                                         adc_input[3].i_data_idelay
    ILOGIC_X0Y165.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<3>
    ILOGIC_X0Y165.CLKB     Tidockd               0.134   leds_3_OBUF
                                                         adc_input[3].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.352ns (5.351ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[3].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y165.CLKB   net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[2].i_data_ddr (ILOGIC_X0Y171.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_p<2> (PAD)
  Destination:          adc_input[2].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_p<2> to adc_input[2].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 1.169   adc_data_in_p<2>
                                                         adc_data_in_p<2>
                                                         adc_input[2].i_data_ibuf/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<2>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        4.045   adc_input[2].i_data_idelay
                                                         adc_input[2].i_data_idelay
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<2>
    ILOGIC_X0Y171.CLKB     Tidockd               0.134   leds_2_OBUF
                                                         adc_input[2].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.349ns (5.348ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[2].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y171.CLKB   net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_in_n<2> (PAD)
  Destination:          adc_input[2].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          -0.100ns
  Data Path Delay:      5.349ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     2.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_in_n<2> to adc_input[2].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H33.PADOUT             Tiopp                 0.000   adc_data_in_n<2>
                                                         adc_data_in_n<2>
                                                         adc_input[2].i_data_ibuf/SLAVEBUF.DIFFIN
    H34.DIFFI_IN           net (fanout=1)        0.000   adc_input[2].i_data_ibuf/SLAVEBUF.DIFFIN
    H34.I                  Tiodi                 1.169   adc_data_in_p<2>
                                                         adc_input[2].i_data_ibuf/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<2>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        4.045   adc_input[2].i_data_idelay
                                                         adc_input[2].i_data_idelay
    ILOGIC_X0Y171.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<2>
    ILOGIC_X0Y171.CLKB     Tidockd               0.134   leds_2_OBUF
                                                         adc_input[2].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        5.349ns (5.348ns logic, 0.001ns route)
                                                         (100.0% logic, 0.0% route)

  Minimum Clock Path at Slow Process Corner: adc_dco_in_p to adc_input[2].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 1.115   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.285   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.323   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y171.CLKB   net (fanout=24)       0.812   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.438ns logic, 1.097ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 1.62 ns BEFORE COMP
        "adc_dco_in_p" "FALLING";
--------------------------------------------------------------------------------

Paths for end point adc_input[1].i_data_ddr (ILOGIC_X0Y163.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.284ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_p<1> (PAD)
  Destination:          adc_input[1].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Delay:     1.352ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_p<1> to adc_input[1].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L25.I                  Tiopi                 0.510   adc_data_in_p<1>
                                                         adc_data_in_p<1>
                                                         adc_input[1].i_data_ibuf/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.431   adc_input[1].i_data_idelay
                                                         adc_input[1].i_data_idelay
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<1>
    ILOGIC_X0Y163.CLKB     Tiockdd     (-Th)     0.001   leds_1_OBUF
                                                         adc_input[1].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.941ns (1.940ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[1].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y163.CLKB   net (fanout=24)       0.411   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.795ns logic, 0.557ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.284ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_n<1> (PAD)
  Destination:          adc_input[1].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.941ns (Levels of Logic = 3)
  Clock Path Delay:     1.352ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_n<1> to adc_input[1].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L26.PADOUT             Tiopp                 0.000   adc_data_in_n<1>
                                                         adc_data_in_n<1>
                                                         adc_input[1].i_data_ibuf/SLAVEBUF.DIFFIN
    L25.DIFFI_IN           net (fanout=1)        0.000   adc_input[1].i_data_ibuf/SLAVEBUF.DIFFIN
    L25.I                  Tiodi                 0.510   adc_data_in_p<1>
                                                         adc_input[1].i_data_ibuf/IBUFDS
    IODELAY_X0Y163.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<1>
    IODELAY_X0Y163.DATAOUT Tioddo_IDATAIN        1.431   adc_input[1].i_data_idelay
                                                         adc_input[1].i_data_idelay
    ILOGIC_X0Y163.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<1>
    ILOGIC_X0Y163.CLKB     Tiockdd     (-Th)     0.001   leds_1_OBUF
                                                         adc_input[1].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.941ns (1.940ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[1].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y163.CLKB   net (fanout=24)       0.411   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.795ns logic, 0.557ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[5].i_data_ddr (ILOGIC_X0Y185.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.302ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_p<5> (PAD)
  Destination:          adc_input[5].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_p<5> to adc_input[5].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K28.I                  Tiopi                 0.517   adc_data_in_p<5>
                                                         adc_data_in_p<5>
                                                         adc_input[5].i_data_ibuf/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<5>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.431   adc_input[5].i_data_idelay
                                                         adc_input[5].i_data_idelay
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<5>
    ILOGIC_X0Y185.CLKB     Tiockdd     (-Th)     0.001   leds_5_OBUF
                                                         adc_input[5].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.948ns (1.947ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[5].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y185.CLKB   net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.302ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_n<5> (PAD)
  Destination:          adc_input[5].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.948ns (Levels of Logic = 3)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_n<5> to adc_input[5].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J29.PADOUT             Tiopp                 0.000   adc_data_in_n<5>
                                                         adc_data_in_n<5>
                                                         adc_input[5].i_data_ibuf/SLAVEBUF.DIFFIN
    K28.DIFFI_IN           net (fanout=1)        0.000   adc_input[5].i_data_ibuf/SLAVEBUF.DIFFIN
    K28.I                  Tiodi                 0.517   adc_data_in_p<5>
                                                         adc_input[5].i_data_ibuf/IBUFDS
    IODELAY_X0Y185.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<5>
    IODELAY_X0Y185.DATAOUT Tioddo_IDATAIN        1.431   adc_input[5].i_data_idelay
                                                         adc_input[5].i_data_idelay
    ILOGIC_X0Y185.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<5>
    ILOGIC_X0Y185.CLKB     Tiockdd     (-Th)     0.001   leds_5_OBUF
                                                         adc_input[5].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.948ns (1.947ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[5].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y185.CLKB   net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_input[0].i_data_ddr (ILOGIC_X0Y173.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.320ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_p<0> (PAD)
  Destination:          adc_input[0].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.966ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_p<0> to adc_input[0].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J30.I                  Tiopi                 0.535   adc_data_in_p<0>
                                                         adc_data_in_p<0>
                                                         adc_input[0].i_data_ibuf/IBUFDS
    IODELAY_X0Y173.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<0>
    IODELAY_X0Y173.DATAOUT Tioddo_IDATAIN        1.431   adc_input[0].i_data_idelay
                                                         adc_input[0].i_data_idelay
    ILOGIC_X0Y173.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<0>
    ILOGIC_X0Y173.CLKB     Tiockdd     (-Th)     0.001   leds_0_OBUF
                                                         adc_input[0].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.966ns (1.965ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[0].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y173.CLKB   net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.320ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_in_n<0> (PAD)
  Destination:          adc_input[0].i_data_ddr (FF)
  Destination Clock:    adc_dco_clk falling at 0.000ns
  Requirement:          1.720ns
  Data Path Delay:      1.966ns (Levels of Logic = 3)
  Clock Path Delay:     1.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_in_n<0> to adc_input[0].i_data_ddr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K29.PADOUT             Tiopp                 0.000   adc_data_in_n<0>
                                                         adc_data_in_n<0>
                                                         adc_input[0].i_data_ibuf/SLAVEBUF.DIFFIN
    J30.DIFFI_IN           net (fanout=1)        0.000   adc_input[0].i_data_ibuf/SLAVEBUF.DIFFIN
    J30.I                  Tiodi                 0.535   adc_data_in_p<0>
                                                         adc_input[0].i_data_ibuf/IBUFDS
    IODELAY_X0Y173.IDATAIN net (fanout=1)        0.000   adc_data_ibuf_s<0>
    IODELAY_X0Y173.DATAOUT Tioddo_IDATAIN        1.431   adc_input[0].i_data_idelay
                                                         adc_input[0].i_data_idelay
    ILOGIC_X0Y173.DDLY     net (fanout=1)        0.001   adc_data_idelay_s<0>
    ILOGIC_X0Y173.CLKB     Tiockdd     (-Th)     0.001   leds_0_OBUF
                                                         adc_input[0].i_data_ddr
    ---------------------------------------------------  ---------------------------
    Total                                        1.966ns (1.965ns logic, 0.001ns route)
                                                         (99.9% logic, 0.1% route)

  Maximum Clock Path at Fast Process Corner: adc_dco_in_p to adc_input[0].i_data_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F33.I                Tiopi                 0.654   adc_dco_in_p
                                                       adc_dco_in_p
                                                       i_clk_ibuf/IBUFDS
    BUFR_X0Y9.I          net (fanout=1)        0.146   adc_dco_ibuf_s
    BUFR_X0Y9.O          Tbrcko_O              0.141   adc_dco_bufr
                                                       adc_dco_bufr
    ILOGIC_X0Y173.CLKB   net (fanout=24)       0.400   adc_dco_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.795ns logic, 0.546ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock adc_dco_in_p
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
adc_data_in_n<0>|    2.810(R)|      SLOW  |   -0.598(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.813(F)|      SLOW  |   -0.600(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<1>|    2.782(R)|      SLOW  |   -0.562(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.785(F)|      SLOW  |   -0.564(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<2>|    2.836(R)|      SLOW  |   -0.620(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.839(F)|      SLOW  |   -0.622(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<3>|    2.839(R)|      SLOW  |   -0.623(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.842(F)|      SLOW  |   -0.625(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<4>|    2.815(R)|      SLOW  |   -0.599(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.818(F)|      SLOW  |   -0.601(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<5>|    2.799(R)|      SLOW  |   -0.580(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.802(F)|      SLOW  |   -0.582(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<6>|    2.845(R)|      SLOW  |   -0.620(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.848(F)|      SLOW  |   -0.622(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_n<7>|    2.825(R)|      SLOW  |   -0.611(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.828(F)|      SLOW  |   -0.613(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<0>|    2.810(R)|      SLOW  |   -0.598(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.813(F)|      SLOW  |   -0.600(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<1>|    2.782(R)|      SLOW  |   -0.562(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.785(F)|      SLOW  |   -0.564(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<2>|    2.836(R)|      SLOW  |   -0.620(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.839(F)|      SLOW  |   -0.622(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<3>|    2.839(R)|      SLOW  |   -0.623(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.842(F)|      SLOW  |   -0.625(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<4>|    2.815(R)|      SLOW  |   -0.599(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.818(F)|      SLOW  |   -0.601(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<5>|    2.799(R)|      SLOW  |   -0.580(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.802(F)|      SLOW  |   -0.582(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<6>|    2.845(R)|      SLOW  |   -0.620(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.848(F)|      SLOW  |   -0.622(F)|      FAST  |adc_dco_clk       |   0.000|
adc_data_in_p<7>|    2.825(R)|      SLOW  |   -0.611(R)|      FAST  |adc_dco_clk       |   0.000|
                |    2.828(F)|      SLOW  |   -0.613(F)|      FAST  |adc_dco_clk       |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 1.62 ns BEFORE COMP         "adc_dco_in_p" "RISING";
Worst Case Data Window 2.283; Ideal Clock Offset To Actual Clock 2.614; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
adc_data_in_n<0>  |    2.810(R)|      SLOW  |   -0.598(R)|      FAST  |   -2.910|    2.318|       -2.614|
adc_data_in_n<1>  |    2.782(R)|      SLOW  |   -0.562(R)|      FAST  |   -2.882|    2.282|       -2.582|
adc_data_in_n<2>  |    2.836(R)|      SLOW  |   -0.620(R)|      FAST  |   -2.936|    2.340|       -2.638|
adc_data_in_n<3>  |    2.839(R)|      SLOW  |   -0.623(R)|      FAST  |   -2.939|    2.343|       -2.641|
adc_data_in_n<4>  |    2.815(R)|      SLOW  |   -0.599(R)|      FAST  |   -2.915|    2.319|       -2.617|
adc_data_in_n<5>  |    2.799(R)|      SLOW  |   -0.580(R)|      FAST  |   -2.899|    2.300|       -2.600|
adc_data_in_n<6>  |    2.845(R)|      SLOW  |   -0.620(R)|      FAST  |   -2.945|    2.340|       -2.643|
adc_data_in_n<7>  |    2.825(R)|      SLOW  |   -0.611(R)|      FAST  |   -2.925|    2.331|       -2.628|
adc_data_in_p<0>  |    2.810(R)|      SLOW  |   -0.598(R)|      FAST  |   -2.910|    2.318|       -2.614|
adc_data_in_p<1>  |    2.782(R)|      SLOW  |   -0.562(R)|      FAST  |   -2.882|    2.282|       -2.582|
adc_data_in_p<2>  |    2.836(R)|      SLOW  |   -0.620(R)|      FAST  |   -2.936|    2.340|       -2.638|
adc_data_in_p<3>  |    2.839(R)|      SLOW  |   -0.623(R)|      FAST  |   -2.939|    2.343|       -2.641|
adc_data_in_p<4>  |    2.815(R)|      SLOW  |   -0.599(R)|      FAST  |   -2.915|    2.319|       -2.617|
adc_data_in_p<5>  |    2.799(R)|      SLOW  |   -0.580(R)|      FAST  |   -2.899|    2.300|       -2.600|
adc_data_in_p<6>  |    2.845(R)|      SLOW  |   -0.620(R)|      FAST  |   -2.945|    2.340|       -2.643|
adc_data_in_p<7>  |    2.825(R)|      SLOW  |   -0.611(R)|      FAST  |   -2.925|    2.331|       -2.628|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.845|         -  |      -0.562|         -  |   -2.945|    2.282|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "adc_data_in_pta_pads" OFFSET = IN -0.1 ns VALID 1.62 ns BEFORE COMP         "adc_dco_in_p" "FALLING";
Worst Case Data Window 2.284; Ideal Clock Offset To Actual Clock 2.616; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
adc_data_in_n<0>  |    0.813(F)|      SLOW  |    1.400(F)|      FAST  |   -2.913|    2.320|       -2.617|
adc_data_in_n<1>  |    0.785(F)|      SLOW  |    1.436(F)|      FAST  |   -2.885|    2.284|       -2.584|
adc_data_in_n<2>  |    0.839(F)|      SLOW  |    1.378(F)|      FAST  |   -2.939|    2.342|       -2.641|
adc_data_in_n<3>  |    0.842(F)|      SLOW  |    1.375(F)|      FAST  |   -2.942|    2.345|       -2.644|
adc_data_in_n<4>  |    0.818(F)|      SLOW  |    1.399(F)|      FAST  |   -2.918|    2.321|       -2.620|
adc_data_in_n<5>  |    0.802(F)|      SLOW  |    1.418(F)|      FAST  |   -2.902|    2.302|       -2.602|
adc_data_in_n<6>  |    0.848(F)|      SLOW  |    1.378(F)|      FAST  |   -2.948|    2.342|       -2.645|
adc_data_in_n<7>  |    0.828(F)|      SLOW  |    1.387(F)|      FAST  |   -2.928|    2.333|       -2.631|
adc_data_in_p<0>  |    0.813(F)|      SLOW  |    1.400(F)|      FAST  |   -2.913|    2.320|       -2.617|
adc_data_in_p<1>  |    0.785(F)|      SLOW  |    1.436(F)|      FAST  |   -2.885|    2.284|       -2.584|
adc_data_in_p<2>  |    0.839(F)|      SLOW  |    1.378(F)|      FAST  |   -2.939|    2.342|       -2.641|
adc_data_in_p<3>  |    0.842(F)|      SLOW  |    1.375(F)|      FAST  |   -2.942|    2.345|       -2.644|
adc_data_in_p<4>  |    0.818(F)|      SLOW  |    1.399(F)|      FAST  |   -2.918|    2.321|       -2.620|
adc_data_in_p<5>  |    0.802(F)|      SLOW  |    1.418(F)|      FAST  |   -2.902|    2.302|       -2.602|
adc_data_in_p<6>  |    0.848(F)|      SLOW  |    1.378(F)|      FAST  |   -2.948|    2.342|       -2.645|
adc_data_in_p<7>  |    0.828(F)|      SLOW  |    1.387(F)|      FAST  |   -2.928|    2.333|       -2.631|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.848|         -  |       1.436|         -  |   -2.948|    2.284|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 16  Score: 46726  (Setup/Max: 46726, Hold: 0)

Constraints cover 32 paths, 0 nets, and 42 connections

Design statistics:
   Minimum period:   3.332ns{1}   (Maximum frequency: 300.120MHz)
   Minimum input required time before clock:   2.848ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 10 01:26:25 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 664 MB



