
---------- Begin Simulation Statistics ----------
final_tick                               2542162166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228379                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.38                       # Real time elapsed on the host
host_tick_rate                              661118035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197905                       # Number of instructions simulated
sim_ops                                       4197905                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012152                       # Number of seconds simulated
sim_ticks                                 12152321500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.112989                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364729                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               713574                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2622                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114574                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            965985                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          193406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           164538                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1172318                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71958                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29497                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197905                       # Number of instructions committed
system.cpu.committedOps                       4197905                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786475                       # CPI: cycles per instruction
system.cpu.discardedOps                        321981                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619518                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1480822                       # DTB hits
system.cpu.dtb.data_misses                       8484                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417319                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876324                       # DTB read hits
system.cpu.dtb.read_misses                       7558                       # DTB read misses
system.cpu.dtb.write_accesses                  202199                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604498                       # DTB write hits
system.cpu.dtb.write_misses                       926                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18293                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3703942                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167495                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688641                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17071273                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172817                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  980466                       # ITB accesses
system.cpu.itb.fetch_acv                          418                       # ITB acv
system.cpu.itb.fetch_hits                      975178                       # ITB hits
system.cpu.itb.fetch_misses                      5288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11192800500     92.07%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9064500      0.07%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19849000      0.16%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               934873000      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12156587000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8192031500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3964555500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24291071                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542551     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839779     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592859     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197905                       # Class of committed instruction
system.cpu.quiesceCycles                        13572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7219798                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22771456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22771456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22771456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22771456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116776.697436                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116776.697436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116776.697436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116776.697436                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13008490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13008490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13008490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13008490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66710.205128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66710.205128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66710.205128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66710.205128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22421959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22421959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116781.036458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116781.036458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12808993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12808993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66713.505208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66713.505208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276974                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539672161000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276974                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204811                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204811                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130764                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34893                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88764                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34519                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28958                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28958                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41305                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11395392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11395392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18125433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160032                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002706                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051946                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159599     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160032                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835964537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378067000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473867750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5714496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10210944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5714496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5714496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470239040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370007327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840246368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470239040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470239040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183763407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183763407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183763407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470239040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370007327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024009775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113958                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123439                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2086                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2035398750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4830423750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13654.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32404.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81833                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.013272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.933050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.602829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35375     42.53%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24680     29.67%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10192     12.25%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4681      5.63%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2408      2.89%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1451      1.74%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          960      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          587      0.71%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2849      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.970927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.389917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.662973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1318     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5648     75.67%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           319      4.27%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.06%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.38%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6611     88.57%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.41%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              513      6.87%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.28%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9540352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7765248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10210944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7900096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12152316500                       # Total gap between requests
system.mem_ctrls.avgGap                      42943.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5075456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7765248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417653203.134890735149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367410951.068073689938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638992969.368033885956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123439                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2573769250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256654500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298114934750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28825.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32120.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415078.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319700640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169894560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568365420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314724240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5302533300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        201200640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7835257200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.753943                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    470372500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11276349000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274325940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145784925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495980100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318628800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251933260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243811200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7689302625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.743515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    579579250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11167142250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12145121500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700456                       # number of overall hits
system.cpu.icache.overall_hits::total         1700456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89355                       # number of overall misses
system.cpu.icache.overall_misses::total         89355                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5496490000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5496490000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5496490000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5496490000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049924                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049924                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049924                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61512.953948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61512.953948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61512.953948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61512.953948                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88764                       # number of writebacks
system.cpu.icache.writebacks::total             88764                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89355                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5407136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5407136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5407136000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5407136000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049924                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049924                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049924                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049924                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60512.965139                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60512.965139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60512.965139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60512.965139                       # average overall mshr miss latency
system.cpu.icache.replacements                  88764                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89355                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5496490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5496490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61512.953948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61512.953948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5407136000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5407136000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60512.965139                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60512.965139                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841502                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.732987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841502                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3668976                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3668976                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337270                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337270                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105976                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105976                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105976                       # number of overall misses
system.cpu.dcache.overall_misses::total        105976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6790856500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6790856500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6790856500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6790856500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443246                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073429                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64079.192459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64079.192459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64079.192459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64079.192459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34717                       # number of writebacks
system.cpu.dcache.writebacks::total             34717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36586                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36586                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048079                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63667.300764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63667.300764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63667.300764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63667.300764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69233                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3310547000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3310547000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66793.378258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66793.378258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2694765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2694765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66670.761276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66670.761276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480309500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480309500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61694.488761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61694.488761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723108500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723108500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59477.011494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59477.011494                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62979000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62979000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71162.711864                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71162.711864                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70162.711864                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70162.711864                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542162166500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.406663                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.197680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.406663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001371                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548934054500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1046815                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1046795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.94                       # Real time elapsed on the host
host_tick_rate                              754259221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215074                       # Number of instructions simulated
sim_ops                                       6215074                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004478                       # Number of seconds simulated
sim_ticks                                  4478235000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.145147                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100344                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               249953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                883                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36548                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            299866                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12191                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           97197                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            85006                       # Number of indirect misses.
system.cpu.branchPred.lookups                  379455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30457                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13247                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1277944                       # Number of instructions committed
system.cpu.committedOps                       1277944                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.947919                       # CPI: cycles per instruction
system.cpu.discardedOps                        106217                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57684                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       424233                       # DTB hits
system.cpu.dtb.data_misses                       1652                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37197                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       257436                       # DTB read hits
system.cpu.dtb.read_misses                       1377                       # DTB read misses
system.cpu.dtb.write_accesses                   20487                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166797                       # DTB write hits
system.cpu.dtb.write_misses                       275                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 814                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1114683                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            331875                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           190255                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6664056                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143928                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160197                       # ITB accesses
system.cpu.itb.fetch_acv                          108                       # ITB acv
system.cpu.itb.fetch_hits                      158848                       # ITB hits
system.cpu.itb.fetch_misses                      1349                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2997     79.60%     84.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.82%     86.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.01% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.17% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3765                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5468                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.65%     40.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1905     58.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3257                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2947523500     65.78%     65.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40683500      0.91%     66.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6394000      0.14%     66.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1486354500     33.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4480955500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821001                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685524                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3949712500     88.14%     88.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            531243000     11.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8879051                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804150     62.93%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251443     19.68%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165664     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30632      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1277944                       # Class of committed instruction
system.cpu.quiesceCycles                        77419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2214995                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206242122                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206242122                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206242122                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206242122                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118202.096009                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118202.096009                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118202.096009                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118202.096009                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           278                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1271940071                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1271940071                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1271940071                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1271940071                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68145.731101                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68145.731101                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68145.731101                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68145.731101                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4722983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4722983                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115194.707317                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115194.707317                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2672983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2672983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65194.707317                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65194.707317                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2201519139                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2201519139                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118208.716656                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118208.716656                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269267088                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269267088                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68152.227663                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68152.227663                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51731                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27394                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42694                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6237                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6440                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42695                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8567                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5464896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5464896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1518976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1520463                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8177295                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77223                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001450                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038056                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77111     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     112      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77223                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1480000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440026458                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82302500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226904750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2732480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         957696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3690176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2732480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2732480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         610168962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213855682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824024644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    610168962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        610168962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      391497097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            391497097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      391497097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        610168962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213855682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1215521740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092950750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157498                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70050                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2911                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   729                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3360                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    869531000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1896056000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15882.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34632.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        69                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38724                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.034346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.971040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.822557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14827     40.90%     40.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10891     30.04%     70.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4582     12.64%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1960      5.41%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1117      3.08%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          563      1.55%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          363      1.00%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          251      0.69%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1695      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.868594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.850471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.392157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1177     27.67%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.63%     28.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            104      2.44%     30.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           430     10.11%     40.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2094     49.22%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           262      6.16%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            69      1.62%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            32      0.75%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            21      0.49%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.33%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.24%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.294076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3631     85.35%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              244      5.74%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              235      5.52%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      2.21%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.68%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.16%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3503872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  186304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4436160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3690176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4483200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       990.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4478235000                       # Total gap between requests
system.mem_ctrls.avgGap                      35065.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2549376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       954496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4436160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569281424.489782333374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213141114.747216284275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 990604557.375841259956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70050                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1360215250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    535840750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113531937500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31858.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35808.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1620727.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148090740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78685530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221361420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189715680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1950773700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         77733120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3019778190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.323297                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    185110500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4145831500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110891340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58924965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169767780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172286100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1928145840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         96753600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2890187625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.385431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    234947750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4095905250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97338122                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              787500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              513000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6731088000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       484862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           484862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       484862                       # number of overall hits
system.cpu.icache.overall_hits::total          484862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42695                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42695                       # number of overall misses
system.cpu.icache.overall_misses::total         42695                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2787608000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2787608000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2787608000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2787608000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       527557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       527557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       527557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       527557                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080930                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080930                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080930                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080930                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65291.205059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65291.205059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65291.205059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65291.205059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42694                       # number of writebacks
system.cpu.icache.writebacks::total             42694                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42695                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42695                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2744913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2744913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2744913000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2744913000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080930                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080930                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080930                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080930                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64291.205059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64291.205059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64291.205059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64291.205059                       # average overall mshr miss latency
system.cpu.icache.replacements                  42694                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       484862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          484862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42695                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2787608000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2787608000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       527557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       527557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080930                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080930                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65291.205059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65291.205059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2744913000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2744913000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080930                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080930                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64291.205059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64291.205059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997535                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              574304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.451633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997535                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1097809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1097809                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       387215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           387215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       387215                       # number of overall hits
system.cpu.dcache.overall_hits::total          387215                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21918                       # number of overall misses
system.cpu.dcache.overall_misses::total         21918                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1458135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1458135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1458135000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1458135000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       409133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       409133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       409133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       409133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053572                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053572                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66526.827265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66526.827265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66526.827265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66526.827265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8770                       # number of writebacks
system.cpu.dcache.writebacks::total              8770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14671                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14671                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14671                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14671                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    989485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    989485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    989485500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    989485500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91268500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91268500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035859                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035859                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035859                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67444.993525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67444.993525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67444.993525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67444.993525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102548.876404                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102548.876404                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14966                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    694870500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    694870500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       249349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72291.978777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72291.978777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    599812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    599812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91268500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91268500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72925.531915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72925.531915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194602.345416                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194602.345416                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    763264500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    763264500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62023.768893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62023.768893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60451.908160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60451.908160                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23586000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23586000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.056799                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.056799                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78099.337748                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78099.337748                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056799                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056799                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77099.337748                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77099.337748                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6771888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.180275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            854262                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           854262                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2946788548500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289693                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   289693                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.27                       # Real time elapsed on the host
host_tick_rate                              224741640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   512835448                       # Number of instructions simulated
sim_ops                                     512835448                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.397854                       # Number of seconds simulated
sim_ticks                                397854494000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.837243                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                46970116                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            134827304                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3301                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8913185                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         148092151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12037286                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        57742318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         45705032                       # Number of indirect misses.
system.cpu.branchPred.lookups               163275598                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7308757                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        93340                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506620374                       # Number of instructions committed
system.cpu.committedOps                     506620374                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.570182                       # CPI: cycles per instruction
system.cpu.discardedOps                      33473208                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                181233348                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    184247586                       # DTB hits
system.cpu.dtb.data_misses                       2993                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                121581724                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    123256227                       # DTB read hits
system.cpu.dtb.read_misses                       1483                       # DTB read misses
system.cpu.dtb.write_accesses                59651624                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    60991359                       # DTB write hits
system.cpu.dtb.write_misses                      1510                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1848                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          338874465                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         151279481                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76786274                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        90175672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.636869                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               195676983                       # ITB accesses
system.cpu.itb.fetch_acv                          167                       # ITB acv
system.cpu.itb.fetch_hits                   195645812                       # ITB hits
system.cpu.itb.fetch_misses                     31171                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    47      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15415      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1062      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2303      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1147      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             5621524     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5641499                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5643937                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      147                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6419     35.32%     35.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      49      0.27%     35.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     407      2.24%     37.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11299     62.17%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18174                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6418     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       49      0.37%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      407      3.06%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6418     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13292                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             388790900000     97.73%     97.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                95249500      0.02%     97.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               456042500      0.11%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8496404500      2.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         397838596500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999844                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.568015                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.731374                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2243                      
system.cpu.kern.mode_good::user                  2241                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2346                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2241                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.956095                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977129                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33474851500      8.41%      8.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         364285084000     91.57%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78661000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       47                       # number of times the context was actually changed
system.cpu.numCycles                        795486041                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       147                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23272853      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               282318905     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14719      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1398      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              134282891     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              60988527     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1260      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1222      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5738591      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506620374                       # Class of committed instruction
system.cpu.quiesceCycles                       222947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       705310369                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4788224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        586                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1515773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        74971                       # number of demand (read+write) misses
system.iocache.demand_misses::total             74971                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        74971                       # number of overall misses
system.iocache.overall_misses::total            74971                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8841275185                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8841275185                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8841275185                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8841275185                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        74971                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           74971                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        74971                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          74971                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117929.268450                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117929.268450                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117929.268450                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117929.268450                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           361                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.818182                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          74816                       # number of writebacks
system.iocache.writebacks::total                74816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        74971                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        74971                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        74971                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        74971                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5088532264                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5088532264                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5088532264                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5088532264                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67873.341212                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67873.341212                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67873.341212                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67873.341212                       # average overall mshr miss latency
system.iocache.replacements                     74971                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          155                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              155                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21960448                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21960448                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 141680.309677                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 141680.309677                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14210448                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14210448                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 91680.309677                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91680.309677                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8819314737                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8819314737                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117880.062246                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117880.062246                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5074321816                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5074321816                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67824.019140                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67824.019140                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  74987                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                74987                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               674739                       # Number of tag accesses
system.iocache.tags.data_accesses              674739                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 500                       # Transaction distribution
system.membus.trans_dist::ReadResp             560682                       # Transaction distribution
system.membus.trans_dist::WriteReq               1250                       # Transaction distribution
system.membus.trans_dist::WriteResp              1250                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357547                       # Transaction distribution
system.membus.trans_dist::WritebackClean       261369                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138809                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            122727                       # Transaction distribution
system.membus.trans_dist::ReadExResp           122727                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         261369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        298813                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         74816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       149973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       149973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       784107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       784107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1264163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1267663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2201743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4790208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4790208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     33455232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     33455232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     45063424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     45069339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83314779                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoopTraffic                       7936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            759483                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000165                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012828                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  759358     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     125      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              759483                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3578500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4079618630                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             836199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2271402750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1394877000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       16727616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26968640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43698240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     16727616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16727616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22883008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22883008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          261369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          421385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              682785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       357547                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             357547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42044557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67785184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           4987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109834728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42044557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42044557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       57516022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57516022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       57516022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42044557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67785184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          4987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167350750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    617667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    248580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    410505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        29.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000690332750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1920899                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             582849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      682785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     618916                       # Number of write requests accepted
system.mem_ctrls.readBursts                    682785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   618916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1249                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30365                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10171837502                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3295570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22530225002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15432.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34182.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       315                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   385448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  418513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                682785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               618916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  601394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       472834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.821954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.489228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.077909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       246525     52.14%     52.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134958     28.54%     80.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41041      8.68%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17652      3.73%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8068      1.71%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4610      0.97%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2881      0.61%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2052      0.43%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15047      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       472834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.752027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.379496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4269     11.50%     11.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3783     10.19%     21.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         22967     61.86%     83.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4083     11.00%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1529      4.12%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           357      0.96%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            95      0.26%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            24      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.635864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.514711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.483837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36553     98.45%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           369      0.99%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            44      0.12%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            26      0.07%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            32      0.09%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             7      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             8      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            13      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             6      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             8      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::204-207            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42183296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1514944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39531072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43698240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39610624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  397854097500                       # Total gap between requests
system.mem_ctrls.avgGap                     305641.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     15909120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26272320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39531072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39987282.385705560446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66034996.201400205493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 4665.022082168563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99360627.053769052029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       261369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       421385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       618916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8604429000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13922234500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3561502                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9406813617250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32920.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33039.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    114887.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15198853.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2060446920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1095168690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2685496800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1759474080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31406260080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119907759300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51801170400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       210715776270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.630253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133538715500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13285220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 251030558500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1315530720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            699236340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2020577160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1464778980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31406260080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      70085891850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93756427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       200748702330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.578195                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 243027430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13285220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 141541844000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  655                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 655                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76066                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76066                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1323                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5915                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4795379                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1288000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75126000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2250000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           390540185                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2255500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 294                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           147                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283809.698928                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          147    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             147                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    397736894000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    117600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    198998375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        198998375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    198998375                       # number of overall hits
system.cpu.icache.overall_hits::total       198998375                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       261368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         261368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       261368                       # number of overall misses
system.cpu.icache.overall_misses::total        261368                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17366167500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17366167500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17366167500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17366167500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    199259743                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    199259743                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    199259743                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    199259743                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66443.357641                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66443.357641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66443.357641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66443.357641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       261369                       # number of writebacks
system.cpu.icache.writebacks::total            261369                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       261368                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       261368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       261368                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       261368                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17104798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17104798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17104798500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17104798500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65443.353815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65443.353815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65443.353815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65443.353815                       # average overall mshr miss latency
system.cpu.icache.replacements                 261369                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    198998375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       198998375                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       261368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        261368                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17366167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17366167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    199259743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    199259743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66443.357641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66443.357641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       261368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       261368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17104798500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17104798500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65443.353815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65443.353815                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           199267682                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            261881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            760.909276                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         398780855                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        398780855                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    162641551                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162641551                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    162641551                       # number of overall hits
system.cpu.dcache.overall_hits::total       162641551                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       521572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         521572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       521572                       # number of overall misses
system.cpu.dcache.overall_misses::total        521572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33686255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33686255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33686255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33686255000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    163163123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    163163123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    163163123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    163163123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64586.011136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64586.011136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64586.011136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64586.011136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       282731                       # number of writebacks
system.cpu.dcache.writebacks::total            282731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       103248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       103248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       103248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       103248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       418324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       418324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       418324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       418324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26948744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26948744500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26948744500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26948744500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     78078500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     78078500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002564                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002564                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64420.746837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64420.746837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64420.746837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64420.746837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44616.285714                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44616.285714                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 421385                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    113151675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       113151675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       296130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        296130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20105597000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20105597000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    113447805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    113447805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67894.495661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67894.495661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       295598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       295598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          500                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          500                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19774040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19774040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     78078500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     78078500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66895.039885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66895.039885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       156157                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       156157                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49489876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49489876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       225442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       225442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13580658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13580658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49715318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49715318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60240.141589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60240.141589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       102716                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       102716                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       122726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       122726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1250                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1250                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7174704500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7174704500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58461.161449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58461.161449                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11263544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11263544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3076                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3076                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    235612000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    235612000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11266620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11266620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000273                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000273                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76596.879064                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76596.879064                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3069                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3069                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    231919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    231919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000272                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75568.426197                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75568.426197                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11266595                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11266595                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11266595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11266595                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 397854494000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           185660381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            439.527522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         371814061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        371814061                       # Number of data accesses

---------- End Simulation Statistics   ----------
