irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Dec 30, 2024 at 10:02:32 CST
irun
	TESTBED.v
	-debug
	-notimingchecks
	-loadpli1 debpli:novas_pli_boot
Recompiling... reason: file './TESTBED.v' is newer than expected.
	expected: Mon Dec 30 09:59:38 2024
	actual:   Mon Dec 30 10:02:30 2024
file: TESTBED.v
	module worklib.loop_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		loop_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.loop_tb:v <0x094606e8>
			streams:  11, words: 10446
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  3       3
		Registers:               23      23
		Scalar wires:           516       -
		Vectored wires:          35       -
		Always blocks:            7       7
		Initial blocks:           3       3
		Cont. assignments:      545       3
		Pseudo assignments:       4       4
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.loop_tb:v
Loading snapshot worklib.loop_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'loop0.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Simulation complete via $finish(1) at time 275 NS + 0
./TESTBED.v:80         $finish ;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Dec 30, 2024 at 10:02:33 CST  (total: 00:00:01)
