============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Dec 15 2025  02:19:55 pm
  Module:                 average
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1242 ps) Setup Check with Pin u_div/acc_reg[33]/clk->d
          Group: reg2reg
     Startpoint: (R) u_div/b1_reg[1]/clk
          Clock: (R) core_clk
       Endpoint: (R) u_div/acc_reg[33]/d
          Clock: (R) core_clk

                     Capture       Launch     
        Clock Edge:+    3200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3200            0     
                                              
             Setup:-     164                  
       Uncertainty:-     125                  
     Required Time:=    2911                  
      Launch Clock:-       0                  
         Data Path:-    1669                  
             Slack:=    1242                  

#-------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                              (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  u_div/b1_reg[1]/clk           -       -        R     (arrival)          288     0     0       0 
  u_div/b1_reg[1]/q             (u)     clk->q   F     unmapped_d_flop      2     0   347     347 
  u_div/sub_26_28/g34/z         (u)     in_0->z  R     unmapped_not         2     0    50     397 
  u_div/sub_26_28/g41/z         (u)     in_1->z  F     unmapped_nor2        1     0    60     457 
  u_div/sub_26_28/g107/z        (u)     in_0->z  R     unmapped_not         2     0    50     506 
  u_div/sub_26_28/g108/z        (u)     in_1->z  F     unmapped_nand2       1     0    60     566 
  u_div/sub_26_28/g109/z        (u)     in_1->z  R     unmapped_nand2       3     0    78     645 
  u_div/sub_26_28/g177/z        (u)     in_1->z  F     unmapped_nand2       1     0    60     705 
  u_div/sub_26_28/g178/z        (u)     in_1->z  R     unmapped_nand2       5     0    93     798 
  u_div/sub_26_28/g258/z        (u)     in_0->z  F     unmapped_nand2       1     0    60     858 
  u_div/sub_26_28/g259/z        (u)     in_1->z  R     unmapped_nand2       9     0   110     968 
  u_div/sub_26_28/g328/z        (u)     in_1->z  F     unmapped_nand2       1     0    60    1028 
  u_div/sub_26_28/g329/z        (u)     in_1->z  R     unmapped_nand2      17     0   142    1170 
  u_div/sub_26_28/g411/z        (u)     in_0->z  F     unmapped_nand2       1     0    60    1231 
  u_div/sub_26_28/g412/z        (u)     in_1->z  R     unmapped_nand2       2     0    74    1304 
  u_div/sub_26_28/g499/z        (u)     in_0->z  R     unmapped_xnor2       1     0   117    1422 
  u_div/mux_acc_next_25_17/g1/z (u)     data1->z R     unmapped_bmux2       2     0   131    1552 
  u_div/mux_acc_44_17/g1/z      (u)     data0->z R     unmapped_bmux2       1     0   117    1669 
  u_div/acc_reg[33]/d           -       -        R     unmapped_d_flop      1     -     0    1669 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

