// ============================================================================
//   Ver  :| Author					:| Mod. Date :| Changes Made:
//   V1.0 :| viCppDev			   :| 28/01/2021:| 
// ============================================================================

module Counter (input clk, output wire [7:0] dataIN);

	reg [7:0] register;
	
	always @(posedge(clk)) begin
		if(!sel)
			register = dataIN;
	end

endmodule