{"sha": "c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzhmMjhhM2M3YWU4N2UzMTE0ZTU3ODlmZDNhMjBlNDZjM2E4NzlmNg==", "commit": {"author": {"name": "Pat Haugen", "email": "pthaugen@us.ibm.com", "date": "2017-02-27T16:06:13Z"}, "committer": {"name": "Pat Haugen", "email": "pthaugen@gcc.gnu.org", "date": "2017-02-27T16:06:13Z"}, "message": "re PR target/79544 (vec_sra (unsigned long long,foo) generating vsrd instead of vsrad)\n\n\tPR target/79544\n\t* config/rs6000/rs6000-c.c (struct altivec_builtin_types): Use VSRAD\n\tfor arithmetic shift of unsigned V2DI.\n\t* gcc.target/powerpc/pr79544.c: New.\n\nFrom-SVN: r245762", "tree": {"sha": "6525f1e2b8504f02013c85ae627fa8f60c2af719", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6525f1e2b8504f02013c85ae627fa8f60c2af719"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/comments", "author": null, "committer": null, "parents": [{"sha": "470c35ae22641f52ee03d2f4604f0391d60e5e22", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/470c35ae22641f52ee03d2f4604f0391d60e5e22", "html_url": "https://github.com/Rust-GCC/gccrs/commit/470c35ae22641f52ee03d2f4604f0391d60e5e22"}], "stats": {"total": 30, "additions": 28, "deletions": 2}, "files": [{"sha": "9c1025dcf9e7e1e182f13d5765425816d07526a2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "patch": "@@ -1,3 +1,9 @@\n+2017-02-27  Pat Haugen  <pthaugen@us.ibm.com>\n+\n+\tPR target/79544\n+\t* config/rs6000/rs6000-c.c (struct altivec_builtin_types): Use VSRAD\n+\tfor arithmetic shift of unsigned V2DI.\n+\n 2017-02-27  Claudiu Zissulescu  <claziss@synopsys.com>\n \n \t* config.gcc (arc*-): Clean up, use arc/big.h, arc/elf.h, and"}, {"sha": "20c17f0e787530250a83bd844ddbe425c1a67b88", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "patch": "@@ -2444,7 +2444,7 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_SRA, P8V_BUILTIN_VSRAD,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_SRA, P8V_BUILTIN_VSRD,\n+  { ALTIVEC_BUILTIN_VEC_SRA, P8V_BUILTIN_VSRAD,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n   { ALTIVEC_BUILTIN_VEC_VSRAW, ALTIVEC_BUILTIN_VSRAW,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n@@ -5012,7 +5012,7 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n \n   { P8V_BUILTIN_VEC_VSRAD, P8V_BUILTIN_VSRAD,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_VSRAD, P8V_BUILTIN_VSRD,\n+  { P8V_BUILTIN_VEC_VSRAD, P8V_BUILTIN_VSRAD,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n \n   { P8V_BUILTIN_VEC_VSUBCUQ, P8V_BUILTIN_VSUBCUQ,"}, {"sha": "55edc8a5fea080a06772487c59d1ae4e2eab73de", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "patch": "@@ -1,3 +1,8 @@\n+2017-02-27  Pat Haugen  <pthaugen@us.ibm.com>\n+\n+\tPR target/79544\n+\t* gcc.target/powerpc/pr79544.c: New.\n+\n 2017-02-27  Paolo Carlini  <paolo.carlini@oracle.com>\n \n \tPR c++/79414"}, {"sha": "336c6d91a0ce05b04c61565f1c247f81f1c4c8f2", "filename": "gcc/testsuite/gcc.target/powerpc/pr79544.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr79544.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr79544.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr79544.c?ref=c8f28a3c7ae87e3114e5789fd3a20e46c3a879f6", "patch": "@@ -0,0 +1,15 @@\n+/* { dg-do compile { target { powerpc*-*-* } } } */\n+/* { dg-require-effective-target powerpc_p8vector_ok } */\n+/* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power8\" } } */\n+/* { dg-options \"-mcpu=power8 -O2\" } */\n+\n+#include <altivec.h>\n+\n+vector unsigned long long\n+test_sra (vector unsigned long long x, vector unsigned long long y)\n+{\n+  return vec_sra (x, y);\n+}\n+\n+/* { dg-final { scan-assembler \"vsrad\" } } */\n+"}]}