INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil - WARNING:sim:192 - Xco Parameter changed from
   (Coe_File,./loons240x160.coe) to
      (Coe_File,.\loons240x160.coe) during Recustomization.
ERROR:coreutil - ERROR:sim - Unable to find .\snow.coe
      Coregen is looking for C:\FPGA\vga_640x480_picture\ipcore_dir\snow.coe
ERROR:coreutil - ERROR:sim - Unable to find
   C:.\FPGA\vga_640x480_picture\snow.coe
      Coregen is looking for
      C:\FPGA\vga_640x480_picture\ipcore_dir\FPGA\vga_640x480_picture\snow.coe
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <loons240x160> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
WARNING:sim:192 - Xco Parameter changed from (Coe_File,./snowhalation.coe) to
   (Coe_File,.\snowhalation.coe) during Recustomization.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'loons240x160'...
Generating metadata file...
Generating ISE project...
XCO file found: loons240x160.xco
XMDF file found: loons240x160_xmdf.tcl
Adding C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/blk_mem_gen_readme.txt
-view all -origin_type imported
Adding C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.asy -view all
-origin_type imported
Adding C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.ngc -view all
-origin_type created
Checking file "C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.ngc"
for project device match ...
File "C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.ngc" device
information matches project device.
Adding C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.sym -view all
-origin_type imported
Adding C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/FPGA/vga_640x480_picture/ipcore_dir/tmp/_cg/loons240x160.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/loons240x160"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'loons240x160'.
