

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.548 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_3  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     82|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     89|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     92|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      33|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_18ns_25s_43_1_1_U513   |mul_18ns_25s_43_1_1   |        0|   1|  0|  49|    0|
    |sparsemux_9_2_18_1_1_U512  |sparsemux_9_2_18_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U511  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   1|  0|  89|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_170_p2   |         +|   0|  0|  10|           3|           1|
    |ap_condition_240      |       and|   0|  0|   2|           1|           1|
    |ap_condition_246      |       and|   0|  0|   2|           1|           1|
    |ap_condition_252      |       and|   0|  0|   2|           1|           1|
    |ap_condition_258      |       and|   0|  0|   2|           1|           1|
    |icmp_ln208_fu_164_p2  |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln211_fu_242_p2  |      icmp|   0|  0|  50|          43|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  82|          54|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |agg_result_0_o           |  14|          3|   25|         75|
    |agg_result_1_o           |  14|          3|   25|         75|
    |agg_result_2_o           |  14|          3|   25|         75|
    |agg_result_3_o           |  14|          3|   25|         75|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_1    |   9|          2|    3|          6|
    |ii_fu_72                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  92|         20|  108|        316|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ii_fu_72                 |   3|   0|    3|          0|
    |trunc_ln208_reg_273      |   2|   0|    2|          0|
    |trunc_ln_reg_280         |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3|  return value|
|agg_result_0_i           |   in|   25|     ap_ovld|                                  agg_result_0|       pointer|
|agg_result_0_o           |  out|   25|     ap_ovld|                                  agg_result_0|       pointer|
|agg_result_0_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_0|       pointer|
|agg_result_3_i           |   in|   25|     ap_ovld|                                  agg_result_3|       pointer|
|agg_result_3_o           |  out|   25|     ap_ovld|                                  agg_result_3|       pointer|
|agg_result_3_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_3|       pointer|
|agg_result_2_i           |   in|   25|     ap_ovld|                                  agg_result_2|       pointer|
|agg_result_2_o           |  out|   25|     ap_ovld|                                  agg_result_2|       pointer|
|agg_result_2_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_2|       pointer|
|agg_result_1_i           |   in|   25|     ap_ovld|                                  agg_result_1|       pointer|
|agg_result_1_o           |  out|   25|     ap_ovld|                                  agg_result_1|       pointer|
|agg_result_1_o_ap_vld    |  out|    1|     ap_ovld|                                  agg_result_1|       pointer|
|output_load_reload       |   in|   18|     ap_none|                            output_load_reload|        scalar|
|output_10_load_reload    |   in|   18|     ap_none|                         output_10_load_reload|        scalar|
|output_13_load_1_reload  |   in|   18|     ap_none|                       output_13_load_1_reload|        scalar|
|output_16_load_reload    |   in|   18|     ap_none|                         output_16_load_reload|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:208]   --->   Operation 5 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_16_load_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_16_load_reload"   --->   Operation 6 'read' 'output_16_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_13_load_1_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_13_load_1_reload"   --->   Operation 7 'read' 'output_13_load_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_10_load_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_10_load_reload"   --->   Operation 8 'read' 'output_10_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_load_reload_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %output_load_reload"   --->   Operation 9 'read' 'output_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln208 = store i3 0, i3 %ii" [../layer.h:208]   --->   Operation 10 'store' 'store_ln208' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_209_4"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ii_1 = load i3 %ii" [../layer.h:208]   --->   Operation 12 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln208 = icmp_eq  i3 %ii_1, i3 4" [../layer.h:208]   --->   Operation 13 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.74ns)   --->   "%add_ln208 = add i3 %ii_1, i3 1" [../layer.h:208]   --->   Operation 14 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %VITIS_LOOP_209_4.split, void %for.end39.exitStub" [../layer.h:208]   --->   Operation 15 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i3 %ii_1" [../layer.h:208]   --->   Operation 16 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:208]   --->   Operation 17 'specpipeline' 'specpipeline_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:208]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [../layer.h:208]   --->   Operation 19 'specloopname' 'specloopname_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_0_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_0" [../layer.h:211]   --->   Operation 20 'read' 'agg_result_0_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_1_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_1" [../layer.h:211]   --->   Operation 21 'read' 'agg_result_1_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_2_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_2" [../layer.h:211]   --->   Operation 22 'read' 'agg_result_2_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_3_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %agg_result_3" [../layer.h:211]   --->   Operation 23 'read' 'agg_result_3_read' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "%tmp_3 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %agg_result_0_read, i2 1, i25 %agg_result_1_read, i2 2, i25 %agg_result_2_read, i2 3, i25 %agg_result_3_read, i25 0, i2 %trunc_ln208" [../layer.h:211]   --->   Operation 24 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln208)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i25 %tmp_3" [../layer.h:211]   --->   Operation 25 'sext' 'sext_ln211' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "%sext_ln211_1 = sparsemux i18 @_ssdm_op_SparseMux.ap_auto.4i18.i18.i2, i2 0, i18 %output_load_reload_read, i2 1, i18 %output_10_load_reload_read, i2 2, i18 %output_13_load_1_reload_read, i2 3, i18 %output_16_load_reload_read, i18 0, i2 %trunc_ln208" [../layer.h:211]   --->   Operation 26 'sparsemux' 'sext_ln211_1' <Predicate = (!icmp_ln208)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i18 %sext_ln211_1" [../layer.h:211]   --->   Operation 27 'zext' 'zext_ln211' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.46ns)   --->   "%mul_ln211 = mul i43 %zext_ln211, i43 %sext_ln211" [../layer.h:211]   --->   Operation 28 'mul' 'mul_ln211' <Predicate = (!icmp_ln208)> <Delay = 3.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.24ns)   --->   "%icmp_ln211 = icmp_eq  i43 %mul_ln211, i43 0" [../layer.h:211]   --->   Operation 29 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln208)> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %if.end.i.i, void %if.then.i.i" [../layer.h:211]   --->   Operation 30 'br' 'br_ln211' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.03ns)   --->   "%switch_ln211 = switch i2 %trunc_ln208, void %V1.i.i217107.case.321, i2 0, void %V1.i.i217107.case.018, i2 1, void %V1.i.i217107.case.119, i2 2, void %V1.i.i217107.case.220" [../layer.h:211]   --->   Operation 31 'switch' 'switch_ln211' <Predicate = (!icmp_ln208 & icmp_ln211)> <Delay = 1.03>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 0" [../layer.h:211]   --->   Operation 32 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 33 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 0" [../layer.h:211]   --->   Operation 34 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 35 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 0" [../layer.h:211]   --->   Operation 36 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 37 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 0" [../layer.h:211]   --->   Operation 38 'write' 'write_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit17" [../layer.h:211]   --->   Operation 39 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211 & trunc_ln208 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln211 = br void %if.end.i.i" [../layer.h:211]   --->   Operation 40 'br' 'br_ln211' <Predicate = (!icmp_ln208 & icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i43.i32.i32, i43 %mul_ln211, i32 17, i32 41" [../layer.h:211]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.03ns)   --->   "%switch_ln211 = switch i2 %trunc_ln208, void %V1.i.i217107.case.3, i2 0, void %V1.i.i217107.case.0, i2 1, void %V1.i.i217107.case.1, i2 2, void %V1.i.i217107.case.2" [../layer.h:211]   --->   Operation 42 'switch' 'switch_ln211' <Predicate = (!icmp_ln208)> <Delay = 1.03>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln208 = store i3 %add_ln208, i3 %ii" [../layer.h:208]   --->   Operation 43 'store' 'store_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln208 = br void %VITIS_LOOP_209_4" [../layer.h:208]   --->   Operation 44 'br' 'br_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 %trunc_ln" [../layer.h:211]   --->   Operation 45 'write' 'write_ln211' <Predicate = (trunc_ln208 == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 46 'br' 'br_ln211' <Predicate = (trunc_ln208 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 %trunc_ln" [../layer.h:211]   --->   Operation 47 'write' 'write_ln211' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 48 'br' 'br_ln211' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 %trunc_ln" [../layer.h:211]   --->   Operation 49 'write' 'write_ln211' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 50 'br' 'br_ln211' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln211 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 %trunc_ln" [../layer.h:211]   --->   Operation 51 'write' 'write_ln211' <Predicate = (trunc_ln208 == 3)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln211 = br void %V1.i.i217107.exit" [../layer.h:211]   --->   Operation 52 'br' 'br_ln211' <Predicate = (trunc_ln208 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ agg_result_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ agg_result_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ agg_result_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_10_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_13_load_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_16_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                           (alloca           ) [ 010]
output_16_load_reload_read   (read             ) [ 000]
output_13_load_1_reload_read (read             ) [ 000]
output_10_load_reload_read   (read             ) [ 000]
output_load_reload_read      (read             ) [ 000]
store_ln208                  (store            ) [ 000]
br_ln0                       (br               ) [ 000]
ii_1                         (load             ) [ 000]
icmp_ln208                   (icmp             ) [ 010]
add_ln208                    (add              ) [ 000]
br_ln208                     (br               ) [ 000]
trunc_ln208                  (trunc            ) [ 011]
specpipeline_ln208           (specpipeline     ) [ 000]
speclooptripcount_ln208      (speclooptripcount) [ 000]
specloopname_ln208           (specloopname     ) [ 000]
agg_result_0_read            (read             ) [ 000]
agg_result_1_read            (read             ) [ 000]
agg_result_2_read            (read             ) [ 000]
agg_result_3_read            (read             ) [ 000]
tmp_3                        (sparsemux        ) [ 000]
sext_ln211                   (sext             ) [ 000]
sext_ln211_1                 (sparsemux        ) [ 000]
zext_ln211                   (zext             ) [ 000]
mul_ln211                    (mul              ) [ 000]
icmp_ln211                   (icmp             ) [ 010]
br_ln211                     (br               ) [ 000]
switch_ln211                 (switch           ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
br_ln211                     (br               ) [ 000]
trunc_ln                     (partselect       ) [ 011]
switch_ln211                 (switch           ) [ 000]
store_ln208                  (store            ) [ 000]
br_ln208                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
write_ln211                  (write            ) [ 000]
br_ln211                     (br               ) [ 000]
ret_ln0                      (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_load_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_load_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_10_load_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10_load_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_13_load_1_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13_load_1_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_16_load_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_16_load_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_90"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i18.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="ii_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_16_load_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="18" slack="0"/>
<pin id="79" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_16_load_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_13_load_1_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_13_load_1_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_10_load_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_10_load_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_load_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_load_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="agg_result_0_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="25" slack="0"/>
<pin id="102" dir="0" index="1" bw="25" slack="0"/>
<pin id="103" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_0_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="25" slack="0"/>
<pin id="108" dir="0" index="1" bw="25" slack="0"/>
<pin id="109" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="agg_result_2_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="25" slack="0"/>
<pin id="114" dir="0" index="1" bw="25" slack="0"/>
<pin id="115" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_2_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="agg_result_3_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="25" slack="0"/>
<pin id="120" dir="0" index="1" bw="25" slack="0"/>
<pin id="121" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="agg_result_3_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="25" slack="0"/>
<pin id="127" dir="0" index="2" bw="25" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/1 write_ln211/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="0"/>
<pin id="135" dir="0" index="2" bw="25" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/1 write_ln211/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="25" slack="0"/>
<pin id="143" dir="0" index="2" bw="25" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/1 write_ln211/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="25" slack="0"/>
<pin id="151" dir="0" index="2" bw="25" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/1 write_ln211/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln208_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ii_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln208_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln208_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln208_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="25" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="0" index="2" bw="25" slack="0"/>
<pin id="184" dir="0" index="3" bw="2" slack="0"/>
<pin id="185" dir="0" index="4" bw="25" slack="0"/>
<pin id="186" dir="0" index="5" bw="2" slack="0"/>
<pin id="187" dir="0" index="6" bw="25" slack="0"/>
<pin id="188" dir="0" index="7" bw="2" slack="0"/>
<pin id="189" dir="0" index="8" bw="25" slack="0"/>
<pin id="190" dir="0" index="9" bw="25" slack="0"/>
<pin id="191" dir="0" index="10" bw="2" slack="0"/>
<pin id="192" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln211_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="25" slack="0"/>
<pin id="206" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln211/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln211_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="18" slack="0"/>
<pin id="212" dir="0" index="3" bw="2" slack="0"/>
<pin id="213" dir="0" index="4" bw="18" slack="0"/>
<pin id="214" dir="0" index="5" bw="2" slack="0"/>
<pin id="215" dir="0" index="6" bw="18" slack="0"/>
<pin id="216" dir="0" index="7" bw="2" slack="0"/>
<pin id="217" dir="0" index="8" bw="18" slack="0"/>
<pin id="218" dir="0" index="9" bw="18" slack="0"/>
<pin id="219" dir="0" index="10" bw="2" slack="0"/>
<pin id="220" dir="1" index="11" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sext_ln211_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln211_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln211_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="0"/>
<pin id="238" dir="0" index="1" bw="25" slack="0"/>
<pin id="239" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln211/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln211_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="43" slack="0"/>
<pin id="244" dir="0" index="1" bw="43" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="25" slack="0"/>
<pin id="250" dir="0" index="1" bw="43" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln208_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="ii_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="273" class="1005" name="trunc_ln208_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln208 "/>
</bind>
</comp>

<comp id="280" class="1005" name="trunc_ln_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="25" slack="1"/>
<pin id="282" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="62" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="195"><net_src comp="100" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="197"><net_src comp="106" pin="2"/><net_sink comp="180" pin=4"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="199"><net_src comp="112" pin="2"/><net_sink comp="180" pin=6"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="201"><net_src comp="118" pin="2"/><net_sink comp="180" pin=8"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="203"><net_src comp="176" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="207"><net_src comp="180" pin="11"/><net_sink comp="204" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="94" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="225"><net_src comp="88" pin="2"/><net_sink comp="208" pin=4"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="227"><net_src comp="82" pin="2"/><net_sink comp="208" pin=6"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="229"><net_src comp="76" pin="2"/><net_sink comp="208" pin=8"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="231"><net_src comp="176" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="235"><net_src comp="208" pin="11"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="204" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="170" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="72" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="276"><net_src comp="176" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="248" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {1 2 }
	Port: agg_result_3 | {1 2 }
	Port: agg_result_2 | {1 2 }
	Port: agg_result_1 | {1 2 }
 - Input state : 
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : agg_result_0 | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : agg_result_3 | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : agg_result_2 | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : agg_result_1 | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : output_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : output_10_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : output_13_load_1_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_208_3 : output_16_load_reload | {1 }
  - Chain level:
	State 1
		store_ln208 : 1
		ii_1 : 1
		icmp_ln208 : 2
		add_ln208 : 2
		br_ln208 : 3
		trunc_ln208 : 2
		tmp_3 : 3
		sext_ln211 : 4
		sext_ln211_1 : 3
		zext_ln211 : 4
		mul_ln211 : 5
		icmp_ln211 : 6
		br_ln211 : 7
		switch_ln211 : 3
		trunc_ln : 6
		switch_ln211 : 3
		store_ln208 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln208_fu_164            |    0    |    0    |    10   |
|          |            icmp_ln211_fu_242            |    0    |    0    |    50   |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |             mul_ln211_fu_236            |    1    |    0    |    49   |
|----------|-----------------------------------------|---------|---------|---------|
| sparsemux|               tmp_3_fu_180              |    0    |    0    |    20   |
|          |           sext_ln211_1_fu_208           |    0    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |             add_ln208_fu_170            |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|          |  output_16_load_reload_read_read_fu_76  |    0    |    0    |    0    |
|          | output_13_load_1_reload_read_read_fu_82 |    0    |    0    |    0    |
|          |  output_10_load_reload_read_read_fu_88  |    0    |    0    |    0    |
|   read   |    output_load_reload_read_read_fu_94   |    0    |    0    |    0    |
|          |      agg_result_0_read_read_fu_100      |    0    |    0    |    0    |
|          |      agg_result_1_read_read_fu_106      |    0    |    0    |    0    |
|          |      agg_result_2_read_read_fu_112      |    0    |    0    |    0    |
|          |      agg_result_3_read_read_fu_118      |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             grp_write_fu_124            |    0    |    0    |    0    |
|   write  |             grp_write_fu_132            |    0    |    0    |    0    |
|          |             grp_write_fu_140            |    0    |    0    |    0    |
|          |             grp_write_fu_148            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln208_fu_176           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   sext   |            sext_ln211_fu_204            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |            zext_ln211_fu_232            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|             trunc_ln_fu_248             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    1    |    0    |   159   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     ii_reg_263    |    3   |
|trunc_ln208_reg_273|    2   |
|  trunc_ln_reg_280 |   25   |
+-------------------+--------+
|       Total       |   30   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_124 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
| grp_write_fu_132 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
| grp_write_fu_140 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
| grp_write_fu_148 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   200  ||  1.956  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   30   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   30   |   195  |
+-----------+--------+--------+--------+--------+
