<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/78650746606</prism:url><dc:identifier>SCOPUS_ID:78650746606</dc:identifier><eid>2-s2.0-78650746606</eid><prism:doi>10.1109/ICCD.2010.5647767</prism:doi><article-number>5647767</article-number><dc:title>A simple pipelined logarithmic multiplier</dc:title><prism:aggregationType>Conference Proceeding</prism:aggregationType><srctype>p</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>9</citedby-count><prism:publicationName>Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors</prism:publicationName><source-id>26669</source-id><prism:isbn>9781424489350</prism:isbn><prism:issn>10636404</prism:issn><prism:startingPage>235</prism:startingPage><prism:endingPage>240</prism:endingPage><prism:pageRange>235-240</prism:pageRange><prism:coverDate>2010-12-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>Digital signal processing algorithms often rely heavily on a large number of multiplications, which is both time and power consuming. However, there are many practical solutions to simplify multiplication, like truncated and logarithmic multipliers. These methods consume less time and power but introduce errors. Nevertheless, they can be used in situations where a shorter time delay is more important than accuracy. In digital signal processing, these conditions are often met, especially in video compression and tracking, where integer arithmetic gives satisfactory results. This paper presents and compare different multipliers in a logarithmic number system. For the hardware implementation assessment, the multipliers are implemented on the Spartan 3 FPGA chip and are compared against speed, resources required for implementation, power consumption and error rate. We also propose a simple and efficient logarithmic multiplier with the possibility to achieve an arbitrary accuracy through an iterative procedure. In such a way, the error correction can be done almost in parallel (actually this is achieved through pipelining) with the basic multiplication. The hardware solution involves adders and shifters, so it is not gate and power consuming. The error of proposed multiplier for operands ranging from 8 bits to 16 bits indicates a very low relative error percentage. © 2010 IEEE.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/78650746606" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=78650746606&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=78650746606&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"><affilname>University of Banja Luka</affilname><affiliation-city>Banja Luka</affiliation-city><affiliation-country>Bosnia and Herzegovina</affiliation-country></affiliation><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="3" auid="26667589000"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/26667589000</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="a" candidate="n">Arbitrary accuracy</mainterm><mainterm weight="a" candidate="n">Digital signal processing algorithms</mainterm><mainterm weight="a" candidate="n">Error rate</mainterm><mainterm weight="a" candidate="n">FPGA chips</mainterm><mainterm weight="a" candidate="n">Hardware implementations</mainterm><mainterm weight="a" candidate="n">Hardware solutions</mainterm><mainterm weight="a" candidate="n">Integer arithmetic</mainterm><mainterm weight="a" candidate="n">Iterative procedures</mainterm><mainterm weight="a" candidate="n">Logarithmic number system</mainterm><mainterm weight="a" candidate="n">NOT gate</mainterm><mainterm weight="a" candidate="n">Power consuming</mainterm><mainterm weight="a" candidate="n">Power Consumption</mainterm><mainterm weight="a" candidate="n">Practical solutions</mainterm><mainterm weight="a" candidate="n">Relative errors</mainterm><mainterm weight="a" candidate="n">Spartan-3</mainterm><mainterm weight="a" candidate="n">Video compression</mainterm></idxterms><subject-areas><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2018" month="10" day="23" timestamp="2018-10-23T03:57:04.000004-04:00"/><ait:date-sort year="2010" month="12" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2011 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1109/ICCD.2010.5647767</ce:doi><itemid idtype="PUI">361014746</itemid><itemid idtype="CPX">20110113544400</itemid><itemid idtype="SCP">78650746606</itemid><itemid idtype="SGR">78650746606</itemid></itemidlist><history><date-created year="2011" month="01" day="05"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">A simple pipelined logarithmic multiplier</titletext></citation-title><author-group><author auid="6603205527" seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="8597226400" seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name></author><author auid="26667589000" seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name></author><affiliation afid="60104200" dptid="112950726" country="bih"><organization>Faculty of Electrical Engineering</organization><organization>University of Banja Luka</organization><affiliation-id afid="60104200" dptid="112950726"/><country>Bosnia and Herzegovina</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>Digital signal processing algorithms often rely heavily on a large number of multiplications, which is both time and power consuming. However, there are many practical solutions to simplify multiplication, like truncated and logarithmic multipliers. These methods consume less time and power but introduce errors. Nevertheless, they can be used in situations where a shorter time delay is more important than accuracy. In digital signal processing, these conditions are often met, especially in video compression and tracking, where integer arithmetic gives satisfactory results. This paper presents and compare different multipliers in a logarithmic number system. For the hardware implementation assessment, the multipliers are implemented on the Spartan 3 FPGA chip and are compared against speed, resources required for implementation, power consumption and error rate. We also propose a simple and efficient logarithmic multiplier with the possibility to achieve an arbitrary accuracy through an iterative procedure. In such a way, the error correction can be done almost in parallel (actually this is achieved through pipelining) with the basic multiplication. The hardware solution involves adders and shifters, so it is not gate and power consuming. The error of proposed multiplier for operands ranging from 8 bits to 16 bits indicates a very low relative error percentage. © 2010 IEEE.</ce:para></abstract></abstracts><source srcid="26669" type="p" country="usa"><sourcetitle>Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors</sourcetitle><sourcetitle-abbrev>Proc IEEE Int Conf Comput Des VLSI Comput Process</sourcetitle-abbrev><issuetitle>2010 IEEE International Conference on Computer Design, ICCD 2010</issuetitle><issn type="print">10636404</issn><isbn length="13" level="volume">9781424489350</isbn><codencode>PIIPE</codencode><volisspag><pagerange first="235" last="240"/></volisspag><article-number>5647767</article-number><publicationyear first="2010"/><publicationdate><year>2010</year><date-text xfab-added="true">2010</date-text></publicationdate><additional-srcinfo><conferenceinfo><confevent><confname>28th IEEE International Conference on Computer Design, ICCD 2010</confname><conflocation country="nld"><city-group>Amsterdam</city-group></conflocation><confdate><startdate year="2010" month="10" day="03"/><enddate year="2010" month="10" day="06"/></confdate><confcatnumber>CFP10ICD-CDR</confcatnumber><confcode>83136</confcode><confsponsors complete="y"><confsponsor>IEEE</confsponsor><confsponsor>IEEE Circuits and Systems Society</confsponsor><confsponsor>IEEE Computer Society</confsponsor><confsponsor>HiPEAC Compilation Architecture</confsponsor></confsponsors></confevent><confpublication><procpagerange>var.pagings</procpagerange></confpublication></conferenceinfo></additional-srcinfo></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification> <classification-code>921.4</classification-code> <classification-description>Combinatorial Mathematics, Includes Graph Theory, Set Theory</classification-description> </classification><classification> <classification-code>921</classification-code> <classification-description>Applied Mathematics</classification-description> </classification><classification> <classification-code>741</classification-code> <classification-description>Light, Optics and Optical Devices</classification-description> </classification><classification> <classification-code>722</classification-code> <classification-description>Computer Hardware</classification-description> </classification><classification> <classification-code>716.1</classification-code> <classification-description>Information and Communication Theory</classification-description> </classification><classification> <classification-code>713.5</classification-code> <classification-description>Other Electronic Circuits</classification-description> </classification><classification> <classification-code>605</classification-code> <classification-description>Small Tools and Hardware</classification-description> </classification></classifications><classifications type="GEOCLASS"><classification> <classification-code>Related Topics</classification-code> </classification></classifications><classifications type="ASJC"><classification>1708</classification><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="13"><reference id="1"><ref-info><ref-title><ref-titletext>CMOS VLSI implementation of a low- power logarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0242578159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="11"/><pagerange first="1421" last="1433"/></ref-volisspag><ref-text>November</ref-text></ref-info><ref-fulltext>K.H. Abed, R.E. Sifred, CMOS VLSI Implementation of a Low- Power Logarithmic Converter, IEEE Transactions on Computers, Vol. 52, No. 11, pp. 1421-1433, November 2003.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>VLSI implementation of a low-power antilogarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141613812</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="9"/><pagerange first="1221" last="1228"/></ref-volisspag><ref-text>September</ref-text></ref-info><ref-fulltext>K.H. Abed, R.E. Sifred, VLSI Implementation of a Low-Power Antilogarithmic Converter, IEEE Transactions on Computers, Vol. 52, No. 9, pp. 1221-1228, September 2003.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Multiplierless and fully pipelined JPEG compression soft IP targeting FPGAs</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34948833135</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.V.</ce:initials><ce:indexed-name>Agostini L.V.</ce:indexed-name><ce:surname>Agostini</ce:surname></author><author seq="2"><ce:initials>I.S.</ce:initials><ce:indexed-name>Silva I.S.</ce:indexed-name><ce:surname>Silva</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Bampi S.</ce:indexed-name><ce:surname>Bampi</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="31" issue="8"/><pagerange first="487" last="497"/></ref-volisspag><ref-text>December</ref-text></ref-info><ref-fulltext>L.V. Agostini, I.S. Silva, S. Bampi, Multiplierless and fully pipelined JPEG compression soft IP targeting FPGAs, Microprocessors and Microsystems, Vol. 31, No. 8, pp. 487-497, December 2007.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Parameterized MAC unit generation for a scalable embedded DSP core</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">77955189967</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gierenz V.</ce:indexed-name><ce:surname>Gierenz</ce:surname></author><author seq="2"><ce:initials>C.</ce:initials><ce:indexed-name>Panis C.</ce:indexed-name><ce:surname>Panis</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Nurmi J.</ce:indexed-name><ce:surname>Nurmi</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="34" issue="5"/><pagerange first="138" last="150"/></ref-volisspag></ref-info><ref-fulltext>V. Gierenz, C. Panis, J. Nurmi, Parameterized MAC unit generation for a scalable embedded DSP core, Microprocessors and Microsystems, Vol. 34, No. 5, pp. 138-150, 2010.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Generation of products and quotients using approximate binary logarithms for digital filtering applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0014734928</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.L.</ce:initials><ce:indexed-name>Hall E.L.</ce:indexed-name><ce:surname>Hall</ce:surname></author><author seq="2"><ce:initials>D.D.</ce:initials><ce:indexed-name>Lynch D.D.</ce:indexed-name><ce:surname>Lynch</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Dwyer III S.J.</ce:indexed-name><ce:surname>Dwyer III</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1970"/><ref-volisspag><voliss volume="C-19" issue="2"/><pagerange first="97" last="105"/></ref-volisspag><ref-text>February</ref-text></ref-info><ref-fulltext>E.L. Hall, D.D. Lynch, S. J. Dwyer III. Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications, IEEE Transactions on Computers, Vol. C-19, No. 2, pp. 97-105. February 1970.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>Experiences with a FPGA-based Reed/Solomon-encoding coprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">50949094468</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Hampel V.</ce:indexed-name><ce:surname>Hampel</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Sobe P.</ce:indexed-name><ce:surname>Sobe</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Maehle E.</ce:indexed-name><ce:surname>Maehle</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="32" issue="5-6"/><pagerange first="313" last="320"/></ref-volisspag><ref-text>August</ref-text></ref-info><ref-fulltext>V. Hampel, P. Sobe, E. Maehle, Experiences with a FPGA-based Reed/Solomon-encoding coprocessor, Microprocessors and Microsystems, Vol. 32, No. 5-6, pp. 313-320, August 2008.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>Design and evaluation of a hardware/software FPGA-based system for fast image processing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">43449119217</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.A.</ce:initials><ce:indexed-name>Kalomiros J.A.</ce:indexed-name><ce:surname>Kalomiros</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Lygouras J.</ce:indexed-name><ce:surname>Lygouras</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="32" issue="2"/><pagerange first="95" last="106"/></ref-volisspag><ref-text>March</ref-text></ref-info><ref-fulltext>J.A. Kalomiros, J. Lygouras, Design and evaluation of a hardware/software FPGA-based system for fast image processing, Microprocessors and Microsystems, Vol. 32, No. 2, pp. 95-106, March 2008.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Improving accuracy in mitchell's logarithmic multiplication using operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947271792</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Rangantathan N.</ce:indexed-name><ce:surname>Rangantathan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="55" issue="2"/><pagerange first="1523" last="1535"/></ref-volisspag><ref-text>December</ref-text></ref-info><ref-fulltext>V. Mahalingam, N. Rangantathan, Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition, IEEE Transactions on Computers, Vol. 55, No. 2, pp. 1523-1535, December 2006.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>Improved Mitchell-based logarithmic multiplier for low-power DSP applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67649878388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.J.</ce:initials><ce:indexed-name>Mclaren D.J.</ce:indexed-name><ce:surname>Mclaren</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of IEEE International SOC Conference 2003</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><pagerange first="53" last="56"/></ref-volisspag><ref-text>17-20 September</ref-text></ref-info><ref-fulltext>D.J. Mclaren, Improved Mitchell-based logarithmic multiplier for low-power DSP applications, Proceedings of IEEE International SOC Conference 2003 pp. 53-56, 17-20 September 2003.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000980875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.N.</ce:initials><ce:indexed-name>Mitchell J.N.</ce:indexed-name><ce:surname>Mitchell</ce:surname></author></ref-authors><ref-sourcetitle>IRE Transactions on Electronic Computers</ref-sourcetitle><ref-publicationyear first="1962"/><ref-volisspag><voliss volume="EC-11"/><pagerange first="512" last="517"/></ref-volisspag><ref-text>August</ref-text></ref-info><ref-fulltext>J.N. Mitchell, Computer multiplication and division using binary logarithms, IRE Transactions on Electronic Computers, vol. EC-11, pp. 512-517, August 1962.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>Testing digital low-pass filters using oscillation-based test</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">42949125853</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Peretti G.</ce:indexed-name><ce:surname>Peretti</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Romero E.</ce:indexed-name><ce:surname>Romero</ce:surname></author><author seq="3"><ce:initials>C.</ce:initials><ce:indexed-name>Marqus C.</ce:indexed-name><ce:surname>Marqus</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="32" issue="1"/><pagerange first="1" last="9"/></ref-volisspag><ref-text>February</ref-text></ref-info><ref-fulltext>G. Peretti, E. Romero, C. Marqus, Testing digital low-pass filters using oscillation-based test, Microprocessors and Microsystems, Vol. 32, No. 1, pp. 1-9, February 2008.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>Efficient hardware realization of truncated multipliers using FPGA</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78650719404</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Rais M.H.</ce:indexed-name><ce:surname>Rais</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Applied Science</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="5" issue="2"/><pagerange first="124" last="128"/></ref-volisspag></ref-info><ref-fulltext>M.H. Rais. Efficient Hardware Realization of Truncated Multipliers using FPGA, International Journal of Applied Science, Vol. 5, No. 2, pp. 124 - 128, 2009.</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78650748799</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Saponara S.</ce:indexed-name><ce:surname>Saponara</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="34" issue="7-8"/><pagerange first="316" last="328"/></ref-volisspag></ref-info><ref-fulltext>S. Saponara et al., Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding, Microprocessors and Microsystems, Vol. 34, No. 7-8, pp. 316-328, 2010.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>