--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.663ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clknetwork/dcm_sp_inst/CLKFX
  Logical resource: clknetwork/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clknetwork/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: clknetwork/dcm_sp_inst/CLK2X
  Logical resource: clknetwork/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: clknetwork/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/dcm_sp_inst/CLKIN
  Logical resource: clknetwork/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clknetwork/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clknetwork_clk2x = PERIOD TIMEGRP "clknetwork_clk2x" 
TS_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2656 paths analyzed, 780 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.082ns.
--------------------------------------------------------------------------------

Paths for end point dds_am2/blk00000166 (RAMB16_X1Y22.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_am2/blk000000cf (FF)
  Destination:          dds_am2/blk00000166 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.517 - 0.556)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_am2/blk000000cf to dds_am2/blk00000166
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.CMUX     Tshcko                0.461   dds_am2/sig000000da
                                                       dds_am2/blk000000cf
    RAMB16_X1Y22.ADDRB5  net (fanout=15)       3.997   dds_am2/sig000000d9
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.350   dds_am2/blk00000166
                                                       dds_am2/blk00000166
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.811ns logic, 3.997ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point am1/Mmult_ssignal[15]_mod_sin[15]_MuLt_7_OUT (DSP48_X0Y10.B12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               am1/data1_12 (FF)
  Destination:          am1/Mmult_ssignal[15]_mod_sin[15]_MuLt_7_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.543ns (1.245 - 1.788)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: am1/data1_12 to am1/Mmult_ssignal[15]_mod_sin[15]_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.AQ       Tcko                  0.391   am1/data1<15>
                                                       am1/data1_12
    DSP48_X0Y10.B12      net (fanout=1)        3.442   am1/data1<12>
    DSP48_X0Y10.CLK      Tdspdck_B_B0REG       0.149   am1/Mmult_ssignal[15]_mod_sin[15]_MuLt_7_OUT
                                                       am1/Mmult_ssignal[15]_mod_sin[15]_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.540ns logic, 3.442ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point dds_am2/blk00000166 (RAMB16_X1Y22.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_am2/blk000000cd (FF)
  Destination:          dds_am2/blk00000166 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.517 - 0.556)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_am2/blk000000cd to dds_am2/blk00000166
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.DMUX     Tshcko                0.461   dds_am2/sig000000da
                                                       dds_am2/blk000000cd
    RAMB16_X1Y22.ADDRB7  net (fanout=15)       3.600   dds_am2/sig000000db
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.350   dds_am2/blk00000166
                                                       dds_am2/blk00000166
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (0.811ns logic, 3.600ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clknetwork_clk2x = PERIOD TIMEGRP "clknetwork_clk2x" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dds_am2/blk00000021 (SLICE_X8Y33.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/freq_am_1 (FF)
  Destination:          dds_am2/blk00000021 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 1)
  Clock Path Skew:      0.332ns (1.042 - 0.710)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: m1/freq_am_1 to dds_am2/blk00000021
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BQ       Tcko                  0.198   m1/freq_am<3>
                                                       m1/freq_am_1
    SLICE_X8Y33.B2       net (fanout=1)        0.389   m1/freq_am<1>
    SLICE_X8Y33.CLK      Tah         (-Th)    -0.131   dds_am2/sig00000006
                                                       m1/freq_am<1>_rt
                                                       dds_am2/blk00000021
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.329ns logic, 0.389ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point dds_am2/blk00000009 (SLICE_X8Y35.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/freq_am_25 (FF)
  Destination:          dds_am2/blk00000009 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.321ns (1.039 - 0.718)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: m1/freq_am_25 to dds_am2/blk00000009
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.200   m1/freq_am<27>
                                                       m1/freq_am_25
    SLICE_X8Y35.D4       net (fanout=1)        0.376   m1/freq_am<25>
    SLICE_X8Y35.CLK      Tah         (-Th)    -0.131   dds_am2/sig0000000e
                                                       m1/freq_am<25>_rt
                                                       dds_am2/blk00000009
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.331ns logic, 0.376ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point dds_am2/blk0000001f (SLICE_X8Y33.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/freq_am_3 (FF)
  Destination:          dds_am2/blk0000001f (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.332ns (1.042 - 0.710)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: m1/freq_am_3 to dds_am2/blk0000001f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.DQ       Tcko                  0.198   m1/freq_am<3>
                                                       m1/freq_am_3
    SLICE_X8Y33.D3       net (fanout=1)        0.397   m1/freq_am<3>
    SLICE_X8Y33.CLK      Tah         (-Th)    -0.131   dds_am2/sig00000006
                                                       m1/freq_am<3>_rt
                                                       dds_am2/blk0000001f
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.329ns logic, 0.397ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clknetwork_clk2x = PERIOD TIMEGRP "clknetwork_clk2x" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: dds_am2/blk00000160/CLKA
  Logical resource: dds_am2/blk00000160/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: dds_am2/blk00000160/CLKB
  Logical resource: dds_am2/blk00000160/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: dds_am2/blk00000161/CLKA
  Logical resource: dds_am2/blk00000161/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clknetwork_clkfx = PERIOD TIMEGRP "clknetwork_clkfx" 
TS_clk / 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52339 paths analyzed, 67 endpoints analyzed, 65 failing endpoints
 65 timing errors detected. (65 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.409ns.
--------------------------------------------------------------------------------

Paths for end point dds1/Madd_n00141 (DSP48_X0Y5.C25), 1585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.522ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT0    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN0     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_0
    DSP48_X0Y6.P25       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C25       net (fanout=1)        1.027   dds1/Accum[31]_faza_m[31]_add_2_OUT<25>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (5.885ns logic, 1.637ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.522ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT9    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN9     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_9
    DSP48_X0Y6.P25       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C25       net (fanout=1)        1.027   dds1/Accum[31]_faza_m[31]_add_2_OUT<25>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (5.885ns logic, 1.637ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.522ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT1    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN1     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_1
    DSP48_X0Y6.P25       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C25       net (fanout=1)        1.027   dds1/Accum[31]_faza_m[31]_add_2_OUT<25>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (5.885ns logic, 1.637ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point dds1/Madd_n00141 (DSP48_X0Y5.C18), 1585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.498ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT0    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN0     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_0
    DSP48_X0Y6.P18       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C18       net (fanout=1)        1.003   dds1/Accum[31]_faza_m[31]_add_2_OUT<18>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (5.885ns logic, 1.613ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.498ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT9    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN9     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_9
    DSP48_X0Y6.P18       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C18       net (fanout=1)        1.003   dds1/Accum[31]_faza_m[31]_add_2_OUT<18>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (5.885ns logic, 1.613ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.498ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT1    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN1     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_1
    DSP48_X0Y6.P18       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C18       net (fanout=1)        1.003   dds1/Accum[31]_faza_m[31]_add_2_OUT<18>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (5.885ns logic, 1.613ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point dds1/Madd_n00141 (DSP48_X0Y5.C31), 1585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.498ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT0    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN0     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_0
    DSP48_X0Y6.P31       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C31       net (fanout=2)        1.003   dds1/Accum[31]_faza_m[31]_add_2_OUT<31>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (5.885ns logic, 1.613ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.498ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT9    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN9     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_9
    DSP48_X0Y6.P31       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C31       net (fanout=2)        1.003   dds1/Accum[31]_faza_m[31]_add_2_OUT<31>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (5.885ns logic, 1.613ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m1/freq_fm_1 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      7.498ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.542ns (1.242 - 1.784)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 3.333ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: m1/freq_fm_1 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.391   m1/freq_fm<1>
                                                       m1/freq_fm_1
    DSP48_X0Y5.B1        net (fanout=1)        0.551   m1/freq_fm<1>
    DSP48_X0Y5.PCOUT1    Tdspdo_B_PCOUT        3.125   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    DSP48_X0Y6.PCIN1     net (fanout=1)        0.059   dds1/Madd_n00141_PCOUT_to_rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT_PCIN_1
    DSP48_X0Y6.P31       Tdspdo_PCIN_P         2.264   rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
                                                       rsz1/Maddsub_data_in[15]_GND_28_o_MuLt_5_OUT
    DSP48_X0Y5.C31       net (fanout=2)        1.003   dds1/Accum[31]_faza_m[31]_add_2_OUT<31>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (5.885ns logic, 1.613ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clknetwork_clkfx = PERIOD TIMEGRP "clknetwork_clkfx" TS_clk / 6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dds1/Madd_n00141 (DSP48_X0Y5.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/freq_fm_23 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.332ns (1.038 - 0.706)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: m1/freq_fm_23 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.DQ       Tcko                  0.198   m1/freq_fm<23>
                                                       m1/freq_fm_23
    DSP48_X0Y5.A5        net (fanout=1)        0.124   m1/freq_fm<23>
    DSP48_X0Y5.CLK       Tdspckd_A_CARRYOUTREG(-Th)    -0.405   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.603ns logic, 0.124ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dds1/Madd_n00141 (DSP48_X0Y5.A7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/freq_fm_25 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.332ns (1.038 - 0.706)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: m1/freq_fm_25 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.198   m1/freq_fm<23>
                                                       m1/freq_fm_25
    DSP48_X0Y5.A7        net (fanout=1)        0.124   m1/freq_fm<25>
    DSP48_X0Y5.CLK       Tdspckd_A_CARRYOUTREG(-Th)    -0.405   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.603ns logic, 0.124ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dds1/Madd_n00141 (DSP48_X0Y5.A8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m1/freq_fm_26 (FF)
  Destination:          dds1/Madd_n00141 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.332ns (1.038 - 0.706)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_300 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: m1/freq_fm_26 to dds1/Madd_n00141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.198   m1/freq_fm<23>
                                                       m1/freq_fm_26
    DSP48_X0Y5.A8        net (fanout=1)        0.124   m1/freq_fm<26>
    DSP48_X0Y5.CLK       Tdspckd_A_CARRYOUTREG(-Th)    -0.405   dds1/Madd_n00141
                                                       dds1/Madd_n00141
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.603ns logic, 0.124ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clknetwork_clkfx = PERIOD TIMEGRP "clknetwork_clkfx" TS_clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.050ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.283ns (438.020MHz) (Tdspper_CREG_CARRYOUTREG)
  Physical resource: dds1/Madd_n00141/CLK
  Logical resource: dds1/Madd_n00141/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: clk_300
--------------------------------------------------------------------------------
Slack: 1.603ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clknetwork/clkout2_buf/I0
  Logical resource: clknetwork/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clknetwork/clkfx
--------------------------------------------------------------------------------
Slack: 2.903ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dds1/Accum<31>/CLK
  Logical resource: dds1/Accum_31/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_300
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clknetwork_clkdv = PERIOD TIMEGRP "clknetwork_clkdv" 
TS_clk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54673 paths analyzed, 8035 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.236ns.
--------------------------------------------------------------------------------

Paths for end point m1/string2_78 (SLICE_X20Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst1/a_0 (FF)
  Destination:          m1/string2_78 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (1.216 - 1.751)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst1/a_0 to m1/string2_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.447   rst1/a<0>
                                                       rst1/a_0
    SLICE_X23Y41.A3      net (fanout=42)       2.158   rst1/a<0>
    SLICE_X23Y41.A       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv11
    SLICE_X16Y43.A2      net (fanout=3)        1.150   m1/_n1676_inv1
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.331   m1/string2<85>
                                                       m1/string2_78
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (1.298ns logic, 4.091ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst1/a_0 (FF)
  Destination:          m1/string2_78 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (1.216 - 1.751)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst1/a_0 to m1/string2_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.447   rst1/a<0>
                                                       rst1/a_0
    SLICE_X23Y41.C1      net (fanout=42)       2.286   rst1/a<0>
    SLICE_X23Y41.C       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv21
    SLICE_X16Y43.A5      net (fanout=3)        0.751   m1/_n1676_inv2
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.331   m1/string2<85>
                                                       m1/string2_78
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (1.298ns logic, 3.820ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_u2_tx/TxD_state_FSM_FFd1 (FF)
  Destination:          m1/string2_78 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.241 - 0.261)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fpga_u2_tx/TxD_state_FSM_FFd1 to m1/string2_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.391   fpga_u2_tx/tickgen/Acc<14>
                                                       fpga_u2_tx/TxD_state_FSM_FFd1
    SLICE_X20Y40.B2      net (fanout=16)       0.974   fpga_u2_tx/TxD_state_FSM_FFd1
    SLICE_X20Y40.B       Tilo                  0.203   uart_fpga_busy
                                                       fpga_u2_tx/TxD_busy1
    SLICE_X23Y41.A5      net (fanout=9)        0.411   uart_fpga_busy
    SLICE_X23Y41.A       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv11
    SLICE_X16Y43.A2      net (fanout=3)        1.150   m1/_n1676_inv1
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.331   m1/string2<85>
                                                       m1/string2_78
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (1.445ns logic, 3.318ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point m1/string2_81 (SLICE_X20Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst1/a_0 (FF)
  Destination:          m1/string2_81 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (1.216 - 1.751)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst1/a_0 to m1/string2_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.447   rst1/a<0>
                                                       rst1/a_0
    SLICE_X23Y41.A3      net (fanout=42)       2.158   rst1/a<0>
    SLICE_X23Y41.A       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv11
    SLICE_X16Y43.A2      net (fanout=3)        1.150   m1/_n1676_inv1
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.296   m1/string2<85>
                                                       m1/string2_81
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.263ns logic, 4.091ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst1/a_0 (FF)
  Destination:          m1/string2_81 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (1.216 - 1.751)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst1/a_0 to m1/string2_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.447   rst1/a<0>
                                                       rst1/a_0
    SLICE_X23Y41.C1      net (fanout=42)       2.286   rst1/a<0>
    SLICE_X23Y41.C       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv21
    SLICE_X16Y43.A5      net (fanout=3)        0.751   m1/_n1676_inv2
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.296   m1/string2<85>
                                                       m1/string2_81
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (1.263ns logic, 3.820ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_u2_tx/TxD_state_FSM_FFd1 (FF)
  Destination:          m1/string2_81 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.241 - 0.261)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fpga_u2_tx/TxD_state_FSM_FFd1 to m1/string2_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.391   fpga_u2_tx/tickgen/Acc<14>
                                                       fpga_u2_tx/TxD_state_FSM_FFd1
    SLICE_X20Y40.B2      net (fanout=16)       0.974   fpga_u2_tx/TxD_state_FSM_FFd1
    SLICE_X20Y40.B       Tilo                  0.203   uart_fpga_busy
                                                       fpga_u2_tx/TxD_busy1
    SLICE_X23Y41.A5      net (fanout=9)        0.411   uart_fpga_busy
    SLICE_X23Y41.A       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv11
    SLICE_X16Y43.A2      net (fanout=3)        1.150   m1/_n1676_inv1
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.296   m1/string2<85>
                                                       m1/string2_81
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (1.410ns logic, 3.318ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point m1/string2_83 (SLICE_X20Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst1/a_0 (FF)
  Destination:          m1/string2_83 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.353ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (1.216 - 1.751)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst1/a_0 to m1/string2_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.447   rst1/a<0>
                                                       rst1/a_0
    SLICE_X23Y41.A3      net (fanout=42)       2.158   rst1/a<0>
    SLICE_X23Y41.A       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv11
    SLICE_X16Y43.A2      net (fanout=3)        1.150   m1/_n1676_inv1
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.295   m1/string2<85>
                                                       m1/string2_83
    -------------------------------------------------  ---------------------------
    Total                                      5.353ns (1.262ns logic, 4.091ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst1/a_0 (FF)
  Destination:          m1/string2_83 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (1.216 - 1.751)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rst1/a_0 to m1/string2_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.447   rst1/a<0>
                                                       rst1/a_0
    SLICE_X23Y41.C1      net (fanout=42)       2.286   rst1/a<0>
    SLICE_X23Y41.C       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv21
    SLICE_X16Y43.A5      net (fanout=3)        0.751   m1/_n1676_inv2
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.295   m1/string2<85>
                                                       m1/string2_83
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (1.262ns logic, 3.820ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_u2_tx/TxD_state_FSM_FFd1 (FF)
  Destination:          m1/string2_83 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.241 - 0.261)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fpga_u2_tx/TxD_state_FSM_FFd1 to m1/string2_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.391   fpga_u2_tx/tickgen/Acc<14>
                                                       fpga_u2_tx/TxD_state_FSM_FFd1
    SLICE_X20Y40.B2      net (fanout=16)       0.974   fpga_u2_tx/TxD_state_FSM_FFd1
    SLICE_X20Y40.B       Tilo                  0.203   uart_fpga_busy
                                                       fpga_u2_tx/TxD_busy1
    SLICE_X23Y41.A5      net (fanout=9)        0.411   uart_fpga_busy
    SLICE_X23Y41.A       Tilo                  0.259   m1/_n1766_inv
                                                       m1/_n1676_inv11
    SLICE_X16Y43.A2      net (fanout=3)        1.150   m1/_n1676_inv1
    SLICE_X16Y43.AMUX    Tilo                  0.261   m1/string2<19>
                                                       m1/_n1706_inv1
    SLICE_X20Y42.CE      net (fanout=5)        0.783   m1/_n1706_inv
    SLICE_X20Y42.CLK     Tceck                 0.295   m1/string2<85>
                                                       m1/string2_83
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.409ns logic, 3.318ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clknetwork_clkdv = PERIOD TIMEGRP "clknetwork_clkdv" TS_clk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m1/flag_error_0 (SLICE_X15Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst1/a_0 (FF)
  Destination:          m1/flag_error_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (1.005 - 0.681)
  Source Clock:         clk_100 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rst1/a_0 to m1/flag_error_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.234   rst1/a<0>
                                                       rst1/a_0
    SLICE_X15Y37.SR      net (fanout=42)       0.615   rst1/a<0>
    SLICE_X15Y37.CLK     Tcksr       (-Th)     0.131   m1/flag_error<4>
                                                       m1/flag_error_0
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.103ns logic, 0.615ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point m1/flag_error_1 (SLICE_X15Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst1/a_0 (FF)
  Destination:          m1/flag_error_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (1.005 - 0.681)
  Source Clock:         clk_100 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rst1/a_0 to m1/flag_error_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.234   rst1/a<0>
                                                       rst1/a_0
    SLICE_X15Y37.SR      net (fanout=42)       0.615   rst1/a<0>
    SLICE_X15Y37.CLK     Tcksr       (-Th)     0.128   m1/flag_error<4>
                                                       m1/flag_error_1
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.106ns logic, 0.615ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point m1/flag_error_4 (SLICE_X15Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst1/a_0 (FF)
  Destination:          m1/flag_error_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.728ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (1.005 - 0.681)
  Source Clock:         clk_100 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rst1/a_0 to m1/flag_error_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.234   rst1/a<0>
                                                       rst1/a_0
    SLICE_X15Y37.SR      net (fanout=42)       0.615   rst1/a<0>
    SLICE_X15Y37.CLK     Tcksr       (-Th)     0.121   m1/flag_error<4>
                                                       m1/flag_error_4
    -------------------------------------------------  ---------------------------
    Total                                      0.728ns (0.113ns logic, 0.615ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clknetwork_clkdv = PERIOD TIMEGRP "clknetwork_clkdv" TS_clk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: sim1/dds_cos/blk00000160/CLKA
  Logical resource: sim1/dds_cos/blk00000160/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_25
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: sim1/dds_cos/blk00000160/CLKB
  Logical resource: sim1/dds_cos/blk00000160/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_25
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: sim1/dds_cos/blk00000161/CLKA
  Logical resource: sim1/dds_cos/blk00000161/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     50.454ns|            0|           65|            0|       109668|
| TS_clknetwork_clk2x           |     10.000ns|      5.082ns|          N/A|            0|            0|         2656|            0|
| TS_clknetwork_clkfx           |      3.333ns|      8.409ns|          N/A|           65|            0|        52339|            0|
| TS_clknetwork_clkdv           |     40.000ns|     25.236ns|          N/A|            0|            0|        54673|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.409|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 65  Score: 192452  (Setup/Max: 192452, Hold: 0)

Constraints cover 109668 paths, 0 nets, and 8197 connections

Design statistics:
   Minimum period:  25.236ns{1}   (Maximum frequency:  39.626MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 28 17:18:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



