# Reading C:/questasim64_10.2c/tcl/vsim/pref.tcl 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile D:/SEMICON_VERILOG_COURCES/week_3/module_adder_update/project_add_sub_module.mpf 
# Loading project project_add_sub_module
# Compile of fulladder.v was successful.
# Compile of fulladder_tb.v was successful.
# Compile of halfadder.v was successful.
# Compile of halfadder_tb.v was successful.
# Compile of Serial_4bits_adder.v was successful.
# Compile of Serial_4bits_adder_tb.v was successful.
# Compile of Serial_8bits_add_sub.v was successful.
# Compile of Serial_8bits_add_sub_tb.v was successful.
# 8 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.Serial_8bits_add_sub_tb
# vsim -voptargs=+acc work.Serial_8bits_add_sub_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.Serial_8bits_add_sub_tb(fast)
# Loading work.Serial_8bits_add_sub(fast)
# Loading work.Serial_4bits_adder(fast)
# Loading work.fulladder(fast)
# Loading work.halfadder(fast)
add wave -position insertpoint  \
sim:/Serial_8bits_add_sub_tb/in1 \
sim:/Serial_8bits_add_sub_tb/in2 \
sim:/Serial_8bits_add_sub_tb/Cin \
sim:/Serial_8bits_add_sub_tb/SU \
sim:/Serial_8bits_add_sub_tb/EO \
sim:/Serial_8bits_add_sub_tb/result \
sim:/Serial_8bits_add_sub_tb/Cout
run -all
# Result = zzzzzzzz, Cout = 1
# ** Note: $finish    : D:/SEMICON_VERILOG_COURCES/week_3/module_adder_update/Serial_8bits_add_sub_tb.v(57)
#    Time: 40 ns  Iteration: 0  Instance: /Serial_8bits_add_sub_tb
# 1
# Break in Module Serial_8bits_add_sub_tb at D:/SEMICON_VERILOG_COURCES/week_3/module_adder_update/Serial_8bits_add_sub_tb.v line 57
