
Bai3_Lcd_button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005058  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003058  080051e8  080051e8  000061e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008240  08008240  0000a080  2**0
                  CONTENTS
  4 .ARM          00000008  08008240  08008240  00009240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008248  08008248  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008248  08008248  00009248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800824c  0800824c  0000924c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008250  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a080  2**0
                  CONTENTS
 10 .bss          000002dc  20000080  20000080  0000a080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000035c  2000035c  0000a080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f083  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d39  00000000  00000000  00019133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef0  00000000  00000000  0001be70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b5b  00000000  00000000  0001cd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022d1e  00000000  00000000  0001d8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000133d9  00000000  00000000  000405d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdeb2  00000000  00000000  000539b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121864  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000415c  00000000  00000000  001218a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  00125a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080051d0 	.word	0x080051d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080051d0 	.word	0x080051d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <button_init>:
/**
  * @brief  Init matrix button
  * @param  None
  * @retval None
  */
void button_init(){
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	4802      	ldr	r0, [pc, #8]	@ (80005b0 <button_init+0x14>)
 80005a6:	f002 f9b7 	bl	8002918 <HAL_GPIO_WritePin>
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020c00 	.word	0x40020c00

080005b4 <button_Scan>:
  * @brief  Scan matrix button
  * @param  None
  * @note  	Call every 50ms
  * @retval None
  */
void button_Scan(){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2108      	movs	r1, #8
 80005be:	482f      	ldr	r0, [pc, #188]	@ (800067c <button_Scan+0xc8>)
 80005c0:	f002 f9aa 	bl	8002918 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2108      	movs	r1, #8
 80005c8:	482c      	ldr	r0, [pc, #176]	@ (800067c <button_Scan+0xc8>)
 80005ca:	f002 f9a5 	bl	8002918 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005ce:	230a      	movs	r3, #10
 80005d0:	2202      	movs	r2, #2
 80005d2:	492b      	ldr	r1, [pc, #172]	@ (8000680 <button_Scan+0xcc>)
 80005d4:	482b      	ldr	r0, [pc, #172]	@ (8000684 <button_Scan+0xd0>)
 80005d6:	f002 ffe2 	bl	800359e <HAL_SPI_Receive>
	  int button_index = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005e2:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	e03f      	b.n	800066a <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db06      	blt.n	80005fe <button_Scan+0x4a>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	dc03      	bgt.n	80005fe <button_Scan+0x4a>
			  button_index = i + 4;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	3304      	adds	r3, #4
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	e018      	b.n	8000630 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b03      	cmp	r3, #3
 8000602:	dd07      	ble.n	8000614 <button_Scan+0x60>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b07      	cmp	r3, #7
 8000608:	dc04      	bgt.n	8000614 <button_Scan+0x60>
			  button_index = 7 - i;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f1c3 0307 	rsb	r3, r3, #7
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e00d      	b.n	8000630 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b07      	cmp	r3, #7
 8000618:	dd06      	ble.n	8000628 <button_Scan+0x74>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b0b      	cmp	r3, #11
 800061e:	dc03      	bgt.n	8000628 <button_Scan+0x74>
			  button_index = i + 4;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3304      	adds	r3, #4
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	e003      	b.n	8000630 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f1c3 0317 	rsb	r3, r3, #23
 800062e:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <button_Scan+0xcc>)
 8000632:	881a      	ldrh	r2, [r3, #0]
 8000634:	897b      	ldrh	r3, [r7, #10]
 8000636:	4013      	ands	r3, r2
 8000638:	b29b      	uxth	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d005      	beq.n	800064a <button_Scan+0x96>
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <button_Scan+0xd4>)
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	2100      	movs	r1, #0
 8000644:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000648:	e009      	b.n	800065e <button_Scan+0xaa>
		  else button_count[button_index]++;
 800064a:	4a0f      	ldr	r2, [pc, #60]	@ (8000688 <button_Scan+0xd4>)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000652:	3301      	adds	r3, #1
 8000654:	b299      	uxth	r1, r3
 8000656:	4a0c      	ldr	r2, [pc, #48]	@ (8000688 <button_Scan+0xd4>)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  mask = mask >> 1;
 800065e:	897b      	ldrh	r3, [r7, #10]
 8000660:	085b      	lsrs	r3, r3, #1
 8000662:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	3301      	adds	r3, #1
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2b0f      	cmp	r3, #15
 800066e:	ddbc      	ble.n	80005ea <button_Scan+0x36>
	  }
}
 8000670:	bf00      	nop
 8000672:	bf00      	nop
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40020c00 	.word	0x40020c00
 8000680:	200000bc 	.word	0x200000bc
 8000684:	20000124 	.word	0x20000124
 8000688:	2000009c 	.word	0x2000009c

0800068c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08e      	sub	sp, #56	@ 0x38
 8000690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000692:	f107 031c 	add.w	r3, r7, #28
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]
 80006a2:	615a      	str	r2, [r3, #20]
 80006a4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80006a6:	463b      	mov	r3, r7
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]
 80006b4:	615a      	str	r2, [r3, #20]
 80006b6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80006b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006ba:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80006be:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80006c0:	4b2d      	ldr	r3, [pc, #180]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006c2:	4a2e      	ldr	r2, [pc, #184]	@ (800077c <MX_FSMC_Init+0xf0>)
 80006c4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80006c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80006cc:	4b2a      	ldr	r3, [pc, #168]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80006d2:	4b29      	ldr	r3, [pc, #164]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80006d8:	4b27      	ldr	r3, [pc, #156]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006da:	2210      	movs	r2, #16
 80006dc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80006de:	4b26      	ldr	r3, [pc, #152]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80006e4:	4b24      	ldr	r3, [pc, #144]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80006ea:	4b23      	ldr	r3, [pc, #140]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80006f0:	4b21      	ldr	r3, [pc, #132]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80006f6:	4b20      	ldr	r3, [pc, #128]	@ (8000778 <MX_FSMC_Init+0xec>)
 80006f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80006fe:	4b1e      	ldr	r3, [pc, #120]	@ (8000778 <MX_FSMC_Init+0xec>)
 8000700:	2200      	movs	r2, #0
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000704:	4b1c      	ldr	r3, [pc, #112]	@ (8000778 <MX_FSMC_Init+0xec>)
 8000706:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800070a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800070c:	4b1a      	ldr	r3, [pc, #104]	@ (8000778 <MX_FSMC_Init+0xec>)
 800070e:	2200      	movs	r2, #0
 8000710:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000712:	4b19      	ldr	r3, [pc, #100]	@ (8000778 <MX_FSMC_Init+0xec>)
 8000714:	2200      	movs	r2, #0
 8000716:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000718:	4b17      	ldr	r3, [pc, #92]	@ (8000778 <MX_FSMC_Init+0xec>)
 800071a:	2200      	movs	r2, #0
 800071c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800071e:	230f      	movs	r3, #15
 8000720:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000722:	230f      	movs	r3, #15
 8000724:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000726:	233c      	movs	r3, #60	@ 0x3c
 8000728:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 800072e:	2310      	movs	r3, #16
 8000730:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000732:	2311      	movs	r3, #17
 8000734:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000736:	2300      	movs	r3, #0
 8000738:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800073a:	2308      	movs	r3, #8
 800073c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800073e:	230f      	movs	r3, #15
 8000740:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000742:	2309      	movs	r3, #9
 8000744:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800074a:	2310      	movs	r3, #16
 800074c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800074e:	2311      	movs	r3, #17
 8000750:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000752:	2300      	movs	r3, #0
 8000754:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000756:	463a      	mov	r2, r7
 8000758:	f107 031c 	add.w	r3, r7, #28
 800075c:	4619      	mov	r1, r3
 800075e:	4806      	ldr	r0, [pc, #24]	@ (8000778 <MX_FSMC_Init+0xec>)
 8000760:	f003 fb00 	bl	8003d64 <HAL_SRAM_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800076a:	f000 ff37 	bl	80015dc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800076e:	bf00      	nop
 8000770:	3738      	adds	r7, #56	@ 0x38
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200000c0 	.word	0x200000c0
 800077c:	a0000104 	.word	0xa0000104

08000780 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000794:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <HAL_FSMC_MspInit+0x88>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d131      	bne.n	8000800 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800079c:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <HAL_FSMC_MspInit+0x88>)
 800079e:	2201      	movs	r2, #1
 80007a0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	603b      	str	r3, [r7, #0]
 80007a6:	4b19      	ldr	r3, [pc, #100]	@ (800080c <HAL_FSMC_MspInit+0x8c>)
 80007a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007aa:	4a18      	ldr	r2, [pc, #96]	@ (800080c <HAL_FSMC_MspInit+0x8c>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6393      	str	r3, [r2, #56]	@ 0x38
 80007b2:	4b16      	ldr	r3, [pc, #88]	@ (800080c <HAL_FSMC_MspInit+0x8c>)
 80007b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80007be:	f64f 7388 	movw	r3, #65416	@ 0xff88
 80007c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c4:	2302      	movs	r3, #2
 80007c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007cc:	2303      	movs	r3, #3
 80007ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80007d0:	230c      	movs	r3, #12
 80007d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	4619      	mov	r1, r3
 80007d8:	480d      	ldr	r0, [pc, #52]	@ (8000810 <HAL_FSMC_MspInit+0x90>)
 80007da:	f001 ff01 	bl	80025e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80007de:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80007e2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e4:	2302      	movs	r3, #2
 80007e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ec:	2303      	movs	r3, #3
 80007ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80007f0:	230c      	movs	r3, #12
 80007f2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	4619      	mov	r1, r3
 80007f8:	4806      	ldr	r0, [pc, #24]	@ (8000814 <HAL_FSMC_MspInit+0x94>)
 80007fa:	f001 fef1 	bl	80025e0 <HAL_GPIO_Init>
 80007fe:	e000      	b.n	8000802 <HAL_FSMC_MspInit+0x82>
    return;
 8000800:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000802:	3718      	adds	r7, #24
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000110 	.word	0x20000110
 800080c:	40023800 	.word	0x40023800
 8000810:	40021000 	.word	0x40021000
 8000814:	40020c00 	.word	0x40020c00

08000818 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000820:	f7ff ffae 	bl	8000780 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000824:	bf00      	nop
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08c      	sub	sp, #48	@ 0x30
 8000830:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 031c 	add.w	r3, r7, #28
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]
 8000840:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	61bb      	str	r3, [r7, #24]
 8000846:	4b6f      	ldr	r3, [pc, #444]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a6e      	ldr	r2, [pc, #440]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 800084c:	f043 0310 	orr.w	r3, r3, #16
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b6c      	ldr	r3, [pc, #432]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0310 	and.w	r3, r3, #16
 800085a:	61bb      	str	r3, [r7, #24]
 800085c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
 8000862:	4b68      	ldr	r3, [pc, #416]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	4a67      	ldr	r2, [pc, #412]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000868:	f043 0304 	orr.w	r3, r3, #4
 800086c:	6313      	str	r3, [r2, #48]	@ 0x30
 800086e:	4b65      	ldr	r3, [pc, #404]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	f003 0304 	and.w	r3, r3, #4
 8000876:	617b      	str	r3, [r7, #20]
 8000878:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
 800087e:	4b61      	ldr	r3, [pc, #388]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a60      	ldr	r2, [pc, #384]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 8000884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b5e      	ldr	r3, [pc, #376]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	4b5a      	ldr	r3, [pc, #360]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a59      	ldr	r2, [pc, #356]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b57      	ldr	r3, [pc, #348]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	4b53      	ldr	r3, [pc, #332]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a52      	ldr	r2, [pc, #328]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b50      	ldr	r3, [pc, #320]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	60bb      	str	r3, [r7, #8]
 80008cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	4b4c      	ldr	r3, [pc, #304]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a4b      	ldr	r2, [pc, #300]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b49      	ldr	r3, [pc, #292]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b45      	ldr	r3, [pc, #276]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a44      	ldr	r2, [pc, #272]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008f4:	f043 0302 	orr.w	r3, r3, #2
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b42      	ldr	r3, [pc, #264]	@ (8000a04 <MX_GPIO_Init+0x1d8>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	2170      	movs	r1, #112	@ 0x70
 800090a:	483f      	ldr	r0, [pc, #252]	@ (8000a08 <MX_GPIO_Init+0x1dc>)
 800090c:	f002 f804 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000916:	483d      	ldr	r0, [pc, #244]	@ (8000a0c <MX_GPIO_Init+0x1e0>)
 8000918:	f001 fffe 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	2140      	movs	r1, #64	@ 0x40
 8000920:	483b      	ldr	r0, [pc, #236]	@ (8000a10 <MX_GPIO_Init+0x1e4>)
 8000922:	f001 fff9 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800092c:	4839      	ldr	r0, [pc, #228]	@ (8000a14 <MX_GPIO_Init+0x1e8>)
 800092e:	f001 fff3 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	2108      	movs	r1, #8
 8000936:	4838      	ldr	r0, [pc, #224]	@ (8000a18 <MX_GPIO_Init+0x1ec>)
 8000938:	f001 ffee 	bl	8002918 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800093c:	2370      	movs	r3, #112	@ 0x70
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000940:	2301      	movs	r3, #1
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	4619      	mov	r1, r3
 8000952:	482d      	ldr	r0, [pc, #180]	@ (8000a08 <MX_GPIO_Init+0x1dc>)
 8000954:	f001 fe44 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000958:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4826      	ldr	r0, [pc, #152]	@ (8000a0c <MX_GPIO_Init+0x1e0>)
 8000972:	f001 fe35 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000976:	23c0      	movs	r3, #192	@ 0xc0
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	4822      	ldr	r0, [pc, #136]	@ (8000a14 <MX_GPIO_Init+0x1e8>)
 800098a:	f001 fe29 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 800098e:	2330      	movs	r3, #48	@ 0x30
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000992:	2300      	movs	r3, #0
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	4619      	mov	r1, r3
 80009a0:	481a      	ldr	r0, [pc, #104]	@ (8000a0c <MX_GPIO_Init+0x1e0>)
 80009a2:	f001 fe1d 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80009a6:	2340      	movs	r3, #64	@ 0x40
 80009a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009aa:	2301      	movs	r3, #1
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	2300      	movs	r3, #0
 80009b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	4814      	ldr	r0, [pc, #80]	@ (8000a10 <MX_GPIO_Init+0x1e4>)
 80009be:	f001 fe0f 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80009c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d0:	2300      	movs	r3, #0
 80009d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	4619      	mov	r1, r3
 80009da:	480e      	ldr	r0, [pc, #56]	@ (8000a14 <MX_GPIO_Init+0x1e8>)
 80009dc:	f001 fe00 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80009e0:	2308      	movs	r3, #8
 80009e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e4:	2301      	movs	r3, #1
 80009e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	2300      	movs	r3, #0
 80009ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80009f0:	f107 031c 	add.w	r3, r7, #28
 80009f4:	4619      	mov	r1, r3
 80009f6:	4808      	ldr	r0, [pc, #32]	@ (8000a18 <MX_GPIO_Init+0x1ec>)
 80009f8:	f001 fdf2 	bl	80025e0 <HAL_GPIO_Init>

}
 80009fc:	bf00      	nop
 80009fe:	3730      	adds	r7, #48	@ 0x30
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	40020800 	.word	0x40020800
 8000a10:	40021800 	.word	0x40021800
 8000a14:	40020000 	.word	0x40020000
 8000a18:	40020c00 	.word	0x40020c00

08000a1c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000a26:	4a04      	ldr	r2, [pc, #16]	@ (8000a38 <LCD_WR_REG+0x1c>)
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	8013      	strh	r3, [r2, #0]
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	600ffffe 	.word	0x600ffffe

08000a3c <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000a46:	4a04      	ldr	r2, [pc, #16]	@ (8000a58 <LCD_WR_DATA+0x1c>)
 8000a48:	88fb      	ldrh	r3, [r7, #6]
 8000a4a:	8053      	strh	r3, [r2, #2]
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	600ffffe 	.word	0x600ffffe

08000a5c <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <LCD_RD_DATA+0x20>)
 8000a64:	885b      	ldrh	r3, [r3, #2]
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000a6a:	88fb      	ldrh	r3, [r7, #6]
 8000a6c:	b29b      	uxth	r3, r3
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	600ffffe 	.word	0x600ffffe

08000a80 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4604      	mov	r4, r0
 8000a88:	4608      	mov	r0, r1
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4623      	mov	r3, r4
 8000a90:	80fb      	strh	r3, [r7, #6]
 8000a92:	4603      	mov	r3, r0
 8000a94:	80bb      	strh	r3, [r7, #4]
 8000a96:	460b      	mov	r3, r1
 8000a98:	807b      	strh	r3, [r7, #2]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000a9e:	202a      	movs	r0, #42	@ 0x2a
 8000aa0:	f7ff ffbc 	bl	8000a1c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000aa4:	88fb      	ldrh	r3, [r7, #6]
 8000aa6:	0a1b      	lsrs	r3, r3, #8
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ffc6 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000ab0:	88fb      	ldrh	r3, [r7, #6]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff ffc0 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000abc:	887b      	ldrh	r3, [r7, #2]
 8000abe:	0a1b      	lsrs	r3, r3, #8
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff ffba 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000ac8:	887b      	ldrh	r3, [r7, #2]
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ffb4 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000ad4:	202b      	movs	r0, #43	@ 0x2b
 8000ad6:	f7ff ffa1 	bl	8000a1c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000ada:	88bb      	ldrh	r3, [r7, #4]
 8000adc:	0a1b      	lsrs	r3, r3, #8
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ffab 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000ae6:	88bb      	ldrh	r3, [r7, #4]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ffa5 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000af2:	883b      	ldrh	r3, [r7, #0]
 8000af4:	0a1b      	lsrs	r3, r3, #8
 8000af6:	b29b      	uxth	r3, r3
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff9f 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000afe:	883b      	ldrh	r3, [r7, #0]
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff99 	bl	8000a3c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000b0a:	202c      	movs	r0, #44	@ 0x2c
 8000b0c:	f7ff ff86 	bl	8000a1c <LCD_WR_REG>
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd90      	pop	{r4, r7, pc}

08000b18 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000b22:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <lcd_Clear+0x60>)
 8000b24:	881b      	ldrh	r3, [r3, #0]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <lcd_Clear+0x60>)
 8000b2c:	885b      	ldrh	r3, [r3, #2]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	2000      	movs	r0, #0
 8000b36:	f7ff ffa3 	bl	8000a80 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	81fb      	strh	r3, [r7, #14]
 8000b3e:	e011      	b.n	8000b64 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000b40:	2300      	movs	r3, #0
 8000b42:	81bb      	strh	r3, [r7, #12]
 8000b44:	e006      	b.n	8000b54 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000b46:	88fb      	ldrh	r3, [r7, #6]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff ff77 	bl	8000a3c <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000b4e:	89bb      	ldrh	r3, [r7, #12]
 8000b50:	3301      	adds	r3, #1
 8000b52:	81bb      	strh	r3, [r7, #12]
 8000b54:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <lcd_Clear+0x60>)
 8000b56:	885b      	ldrh	r3, [r3, #2]
 8000b58:	89ba      	ldrh	r2, [r7, #12]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d3f3      	bcc.n	8000b46 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000b5e:	89fb      	ldrh	r3, [r7, #14]
 8000b60:	3301      	adds	r3, #1
 8000b62:	81fb      	strh	r3, [r7, #14]
 8000b64:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <lcd_Clear+0x60>)
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	89fa      	ldrh	r2, [r7, #14]
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d3e8      	bcc.n	8000b40 <lcd_Clear+0x28>
		}
	}
}
 8000b6e:	bf00      	nop
 8000b70:	bf00      	nop
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000114 	.word	0x20000114

08000b7c <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	80fb      	strh	r3, [r7, #6]
 8000b86:	460b      	mov	r3, r1
 8000b88:	80bb      	strh	r3, [r7, #4]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8000b8e:	88bb      	ldrh	r3, [r7, #4]
 8000b90:	88fa      	ldrh	r2, [r7, #6]
 8000b92:	88b9      	ldrh	r1, [r7, #4]
 8000b94:	88f8      	ldrh	r0, [r7, #6]
 8000b96:	f7ff ff73 	bl	8000a80 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000b9a:	887b      	ldrh	r3, [r7, #2]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff ff4d 	bl	8000a3c <LCD_WR_DATA>
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b087      	sub	sp, #28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4604      	mov	r4, r0
 8000bb4:	4608      	mov	r0, r1
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4623      	mov	r3, r4
 8000bbc:	80fb      	strh	r3, [r7, #6]
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80bb      	strh	r3, [r7, #4]
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	70fb      	strb	r3, [r7, #3]
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000bce:	88fb      	ldrh	r3, [r7, #6]
 8000bd0:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000bd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000bd6:	085b      	lsrs	r3, r3, #1
 8000bd8:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	08db      	lsrs	r3, r3, #3
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	461a      	mov	r2, r3
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	f003 0307 	and.w	r3, r3, #7
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	bf14      	ite	ne
 8000bee:	2301      	movne	r3, #1
 8000bf0:	2300      	moveq	r3, #0
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	4413      	add	r3, r2
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	fb12 f303 	smulbb	r3, r2, r3
 8000c02:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8000c04:	78fb      	ldrb	r3, [r7, #3]
 8000c06:	3b20      	subs	r3, #32
 8000c08:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	b29a      	uxth	r2, r3
 8000c0e:	88fb      	ldrh	r3, [r7, #6]
 8000c10:	4413      	add	r3, r2
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	3b01      	subs	r3, #1
 8000c16:	b29c      	uxth	r4, r3
 8000c18:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	88bb      	ldrh	r3, [r7, #4]
 8000c20:	4413      	add	r3, r2
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	3b01      	subs	r3, #1
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	88b9      	ldrh	r1, [r7, #4]
 8000c2a:	88f8      	ldrh	r0, [r7, #6]
 8000c2c:	4622      	mov	r2, r4
 8000c2e:	f7ff ff27 	bl	8000a80 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	827b      	strh	r3, [r7, #18]
 8000c36:	e07a      	b.n	8000d2e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000c38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c3c:	2b0c      	cmp	r3, #12
 8000c3e:	d028      	beq.n	8000c92 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8000c40:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c44:	2b10      	cmp	r3, #16
 8000c46:	d108      	bne.n	8000c5a <lcd_ShowChar+0xae>
 8000c48:	78fa      	ldrb	r2, [r7, #3]
 8000c4a:	8a7b      	ldrh	r3, [r7, #18]
 8000c4c:	493c      	ldr	r1, [pc, #240]	@ (8000d40 <lcd_ShowChar+0x194>)
 8000c4e:	0112      	lsls	r2, r2, #4
 8000c50:	440a      	add	r2, r1
 8000c52:	4413      	add	r3, r2
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	75fb      	strb	r3, [r7, #23]
 8000c58:	e01b      	b.n	8000c92 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8000c5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c5e:	2b18      	cmp	r3, #24
 8000c60:	d10b      	bne.n	8000c7a <lcd_ShowChar+0xce>
 8000c62:	78fa      	ldrb	r2, [r7, #3]
 8000c64:	8a79      	ldrh	r1, [r7, #18]
 8000c66:	4837      	ldr	r0, [pc, #220]	@ (8000d44 <lcd_ShowChar+0x198>)
 8000c68:	4613      	mov	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	4413      	add	r3, r2
 8000c6e:	011b      	lsls	r3, r3, #4
 8000c70:	4403      	add	r3, r0
 8000c72:	440b      	add	r3, r1
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	75fb      	strb	r3, [r7, #23]
 8000c78:	e00b      	b.n	8000c92 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8000c7a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c7e:	2b20      	cmp	r3, #32
 8000c80:	d15a      	bne.n	8000d38 <lcd_ShowChar+0x18c>
 8000c82:	78fa      	ldrb	r2, [r7, #3]
 8000c84:	8a7b      	ldrh	r3, [r7, #18]
 8000c86:	4930      	ldr	r1, [pc, #192]	@ (8000d48 <lcd_ShowChar+0x19c>)
 8000c88:	0192      	lsls	r2, r2, #6
 8000c8a:	440a      	add	r2, r1
 8000c8c:	4413      	add	r3, r2
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000c92:	2300      	movs	r3, #0
 8000c94:	75bb      	strb	r3, [r7, #22]
 8000c96:	e044      	b.n	8000d22 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000c98:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d120      	bne.n	8000ce2 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000ca0:	7dfa      	ldrb	r2, [r7, #23]
 8000ca2:	7dbb      	ldrb	r3, [r7, #22]
 8000ca4:	fa42 f303 	asr.w	r3, r2, r3
 8000ca8:	f003 0301 	and.w	r3, r3, #1
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d004      	beq.n	8000cba <lcd_ShowChar+0x10e>
 8000cb0:	883b      	ldrh	r3, [r7, #0]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fec2 	bl	8000a3c <LCD_WR_DATA>
 8000cb8:	e003      	b.n	8000cc2 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000cba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff febd 	bl	8000a3c <LCD_WR_DATA>
				m++;
 8000cc2:	7d7b      	ldrb	r3, [r7, #21]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000cc8:	7d7b      	ldrb	r3, [r7, #21]
 8000cca:	7bfa      	ldrb	r2, [r7, #15]
 8000ccc:	fbb3 f1f2 	udiv	r1, r3, r2
 8000cd0:	fb01 f202 	mul.w	r2, r1, r2
 8000cd4:	1a9b      	subs	r3, r3, r2
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d11f      	bne.n	8000d1c <lcd_ShowChar+0x170>
				{
					m=0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	757b      	strb	r3, [r7, #21]
					break;
 8000ce0:	e022      	b.n	8000d28 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000ce2:	7dfa      	ldrb	r2, [r7, #23]
 8000ce4:	7dbb      	ldrb	r3, [r7, #22]
 8000ce6:	fa42 f303 	asr.w	r3, r2, r3
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d005      	beq.n	8000cfe <lcd_ShowChar+0x152>
 8000cf2:	883a      	ldrh	r2, [r7, #0]
 8000cf4:	88b9      	ldrh	r1, [r7, #4]
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff3f 	bl	8000b7c <lcd_DrawPoint>
				x++;
 8000cfe:	88fb      	ldrh	r3, [r7, #6]
 8000d00:	3301      	adds	r3, #1
 8000d02:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000d04:	88fa      	ldrh	r2, [r7, #6]
 8000d06:	8a3b      	ldrh	r3, [r7, #16]
 8000d08:	1ad2      	subs	r2, r2, r3
 8000d0a:	7bfb      	ldrb	r3, [r7, #15]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d105      	bne.n	8000d1c <lcd_ShowChar+0x170>
				{
					x=x0;
 8000d10:	8a3b      	ldrh	r3, [r7, #16]
 8000d12:	80fb      	strh	r3, [r7, #6]
					y++;
 8000d14:	88bb      	ldrh	r3, [r7, #4]
 8000d16:	3301      	adds	r3, #1
 8000d18:	80bb      	strh	r3, [r7, #4]
					break;
 8000d1a:	e005      	b.n	8000d28 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000d1c:	7dbb      	ldrb	r3, [r7, #22]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	75bb      	strb	r3, [r7, #22]
 8000d22:	7dbb      	ldrb	r3, [r7, #22]
 8000d24:	2b07      	cmp	r3, #7
 8000d26:	d9b7      	bls.n	8000c98 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000d28:	8a7b      	ldrh	r3, [r7, #18]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	827b      	strh	r3, [r7, #18]
 8000d2e:	8a7a      	ldrh	r2, [r7, #18]
 8000d30:	89bb      	ldrh	r3, [r7, #12]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d380      	bcc.n	8000c38 <lcd_ShowChar+0x8c>
 8000d36:	e000      	b.n	8000d3a <lcd_ShowChar+0x18e>
		else return;
 8000d38:	bf00      	nop
				}
			}
		}
	}
}
 8000d3a:	371c      	adds	r7, #28
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd90      	pop	{r4, r7, pc}
 8000d40:	0800527c 	.word	0x0800527c
 8000d44:	0800586c 	.word	0x0800586c
 8000d48:	08006a3c 	.word	0x08006a3c

08000d4c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d007      	beq.n	8000d72 <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8000d62:	4b0a      	ldr	r3, [pc, #40]	@ (8000d8c <lcd_SetDir+0x40>)
 8000d64:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d68:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8000d6a:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <lcd_SetDir+0x40>)
 8000d6c:	22f0      	movs	r2, #240	@ 0xf0
 8000d6e:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8000d70:	e006      	b.n	8000d80 <lcd_SetDir+0x34>
		lcddev.width=240;
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <lcd_SetDir+0x40>)
 8000d74:	22f0      	movs	r2, #240	@ 0xf0
 8000d76:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8000d78:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <lcd_SetDir+0x40>)
 8000d7a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000d7e:	805a      	strh	r2, [r3, #2]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	20000114 	.word	0x20000114

08000d90 <lcd_init>:


void lcd_init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d9a:	48aa      	ldr	r0, [pc, #680]	@ (8001044 <lcd_init+0x2b4>)
 8000d9c:	f001 fdbc 	bl	8002918 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000da0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000da4:	f001 fae6 	bl	8002374 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dae:	48a5      	ldr	r0, [pc, #660]	@ (8001044 <lcd_init+0x2b4>)
 8000db0:	f001 fdb2 	bl	8002918 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000db4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000db8:	f001 fadc 	bl	8002374 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f7ff ffc5 	bl	8000d4c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8000dc2:	20d3      	movs	r0, #211	@ 0xd3
 8000dc4:	f7ff fe2a 	bl	8000a1c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8000dc8:	f7ff fe48 	bl	8000a5c <LCD_RD_DATA>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	461a      	mov	r2, r3
 8000dd0:	4b9d      	ldr	r3, [pc, #628]	@ (8001048 <lcd_init+0x2b8>)
 8000dd2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000dd4:	f7ff fe42 	bl	8000a5c <LCD_RD_DATA>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	461a      	mov	r2, r3
 8000ddc:	4b9a      	ldr	r3, [pc, #616]	@ (8001048 <lcd_init+0x2b8>)
 8000dde:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000de0:	f7ff fe3c 	bl	8000a5c <LCD_RD_DATA>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b97      	ldr	r3, [pc, #604]	@ (8001048 <lcd_init+0x2b8>)
 8000dea:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8000dec:	4b96      	ldr	r3, [pc, #600]	@ (8001048 <lcd_init+0x2b8>)
 8000dee:	889b      	ldrh	r3, [r3, #4]
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	4b94      	ldr	r3, [pc, #592]	@ (8001048 <lcd_init+0x2b8>)
 8000df6:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8000df8:	f7ff fe30 	bl	8000a5c <LCD_RD_DATA>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	461a      	mov	r2, r3
 8000e00:	4b91      	ldr	r3, [pc, #580]	@ (8001048 <lcd_init+0x2b8>)
 8000e02:	889b      	ldrh	r3, [r3, #4]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	4b8f      	ldr	r3, [pc, #572]	@ (8001048 <lcd_init+0x2b8>)
 8000e0a:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8000e0c:	20cf      	movs	r0, #207	@ 0xcf
 8000e0e:	f7ff fe05 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f7ff fe12 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000e18:	20c1      	movs	r0, #193	@ 0xc1
 8000e1a:	f7ff fe0f 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8000e1e:	2030      	movs	r0, #48	@ 0x30
 8000e20:	f7ff fe0c 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8000e24:	20ed      	movs	r0, #237	@ 0xed
 8000e26:	f7ff fdf9 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8000e2a:	2064      	movs	r0, #100	@ 0x64
 8000e2c:	f7ff fe06 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000e30:	2003      	movs	r0, #3
 8000e32:	f7ff fe03 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8000e36:	2012      	movs	r0, #18
 8000e38:	f7ff fe00 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8000e3c:	2081      	movs	r0, #129	@ 0x81
 8000e3e:	f7ff fdfd 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8000e42:	20e8      	movs	r0, #232	@ 0xe8
 8000e44:	f7ff fdea 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8000e48:	2085      	movs	r0, #133	@ 0x85
 8000e4a:	f7ff fdf7 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000e4e:	2010      	movs	r0, #16
 8000e50:	f7ff fdf4 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8000e54:	207a      	movs	r0, #122	@ 0x7a
 8000e56:	f7ff fdf1 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8000e5a:	20cb      	movs	r0, #203	@ 0xcb
 8000e5c:	f7ff fdde 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000e60:	2039      	movs	r0, #57	@ 0x39
 8000e62:	f7ff fdeb 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000e66:	202c      	movs	r0, #44	@ 0x2c
 8000e68:	f7ff fde8 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f7ff fde5 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8000e72:	2034      	movs	r0, #52	@ 0x34
 8000e74:	f7ff fde2 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8000e78:	2002      	movs	r0, #2
 8000e7a:	f7ff fddf 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8000e7e:	20f7      	movs	r0, #247	@ 0xf7
 8000e80:	f7ff fdcc 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8000e84:	2020      	movs	r0, #32
 8000e86:	f7ff fdd9 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8000e8a:	20ea      	movs	r0, #234	@ 0xea
 8000e8c:	f7ff fdc6 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff fdd3 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000e96:	2000      	movs	r0, #0
 8000e98:	f7ff fdd0 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8000e9c:	20c0      	movs	r0, #192	@ 0xc0
 8000e9e:	f7ff fdbd 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8000ea2:	201b      	movs	r0, #27
 8000ea4:	f7ff fdca 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8000ea8:	20c1      	movs	r0, #193	@ 0xc1
 8000eaa:	f7ff fdb7 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f7ff fdc4 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8000eb4:	20c5      	movs	r0, #197	@ 0xc5
 8000eb6:	f7ff fdb1 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8000eba:	2030      	movs	r0, #48	@ 0x30
 8000ebc:	f7ff fdbe 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8000ec0:	2030      	movs	r0, #48	@ 0x30
 8000ec2:	f7ff fdbb 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8000ec6:	20c7      	movs	r0, #199	@ 0xc7
 8000ec8:	f7ff fda8 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8000ecc:	20b7      	movs	r0, #183	@ 0xb7
 8000ece:	f7ff fdb5 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8000ed2:	2036      	movs	r0, #54	@ 0x36
 8000ed4:	f7ff fda2 	bl	8000a1c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8000ed8:	2008      	movs	r0, #8
 8000eda:	f7ff fdaf 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8000ede:	203a      	movs	r0, #58	@ 0x3a
 8000ee0:	f7ff fd9c 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8000ee4:	2055      	movs	r0, #85	@ 0x55
 8000ee6:	f7ff fda9 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8000eea:	20b1      	movs	r0, #177	@ 0xb1
 8000eec:	f7ff fd96 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f7ff fda3 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8000ef6:	201a      	movs	r0, #26
 8000ef8:	f7ff fda0 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8000efc:	20b6      	movs	r0, #182	@ 0xb6
 8000efe:	f7ff fd8d 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8000f02:	200a      	movs	r0, #10
 8000f04:	f7ff fd9a 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8000f08:	20a2      	movs	r0, #162	@ 0xa2
 8000f0a:	f7ff fd97 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8000f0e:	20f2      	movs	r0, #242	@ 0xf2
 8000f10:	f7ff fd84 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff fd91 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8000f1a:	2026      	movs	r0, #38	@ 0x26
 8000f1c:	f7ff fd7e 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8000f20:	2001      	movs	r0, #1
 8000f22:	f7ff fd8b 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8000f26:	20e0      	movs	r0, #224	@ 0xe0
 8000f28:	f7ff fd78 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8000f2c:	200f      	movs	r0, #15
 8000f2e:	f7ff fd85 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8000f32:	202a      	movs	r0, #42	@ 0x2a
 8000f34:	f7ff fd82 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8000f38:	2028      	movs	r0, #40	@ 0x28
 8000f3a:	f7ff fd7f 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000f3e:	2008      	movs	r0, #8
 8000f40:	f7ff fd7c 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8000f44:	200e      	movs	r0, #14
 8000f46:	f7ff fd79 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000f4a:	2008      	movs	r0, #8
 8000f4c:	f7ff fd76 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8000f50:	2054      	movs	r0, #84	@ 0x54
 8000f52:	f7ff fd73 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8000f56:	20a9      	movs	r0, #169	@ 0xa9
 8000f58:	f7ff fd70 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8000f5c:	2043      	movs	r0, #67	@ 0x43
 8000f5e:	f7ff fd6d 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8000f62:	200a      	movs	r0, #10
 8000f64:	f7ff fd6a 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000f68:	200f      	movs	r0, #15
 8000f6a:	f7ff fd67 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f7ff fd64 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f74:	2000      	movs	r0, #0
 8000f76:	f7ff fd61 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f7ff fd5e 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f80:	2000      	movs	r0, #0
 8000f82:	f7ff fd5b 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8000f86:	20e1      	movs	r0, #225	@ 0xe1
 8000f88:	f7ff fd48 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	f7ff fd55 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8000f92:	2015      	movs	r0, #21
 8000f94:	f7ff fd52 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8000f98:	2017      	movs	r0, #23
 8000f9a:	f7ff fd4f 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8000f9e:	2007      	movs	r0, #7
 8000fa0:	f7ff fd4c 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8000fa4:	2011      	movs	r0, #17
 8000fa6:	f7ff fd49 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8000faa:	2006      	movs	r0, #6
 8000fac:	f7ff fd46 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8000fb0:	202b      	movs	r0, #43	@ 0x2b
 8000fb2:	f7ff fd43 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8000fb6:	2056      	movs	r0, #86	@ 0x56
 8000fb8:	f7ff fd40 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8000fbc:	203c      	movs	r0, #60	@ 0x3c
 8000fbe:	f7ff fd3d 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8000fc2:	2005      	movs	r0, #5
 8000fc4:	f7ff fd3a 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000fc8:	2010      	movs	r0, #16
 8000fca:	f7ff fd37 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000fce:	200f      	movs	r0, #15
 8000fd0:	f7ff fd34 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8000fd4:	203f      	movs	r0, #63	@ 0x3f
 8000fd6:	f7ff fd31 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8000fda:	203f      	movs	r0, #63	@ 0x3f
 8000fdc:	f7ff fd2e 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000fe0:	200f      	movs	r0, #15
 8000fe2:	f7ff fd2b 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8000fe6:	202b      	movs	r0, #43	@ 0x2b
 8000fe8:	f7ff fd18 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000fec:	2000      	movs	r0, #0
 8000fee:	f7ff fd25 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f7ff fd22 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	f7ff fd1f 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8000ffe:	203f      	movs	r0, #63	@ 0x3f
 8001000:	f7ff fd1c 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001004:	202a      	movs	r0, #42	@ 0x2a
 8001006:	f7ff fd09 	bl	8000a1c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800100a:	2000      	movs	r0, #0
 800100c:	f7ff fd16 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff fd13 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001016:	2000      	movs	r0, #0
 8001018:	f7ff fd10 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 800101c:	20ef      	movs	r0, #239	@ 0xef
 800101e:	f7ff fd0d 	bl	8000a3c <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001022:	2011      	movs	r0, #17
 8001024:	f7ff fcfa 	bl	8000a1c <LCD_WR_REG>
	HAL_Delay(120);
 8001028:	2078      	movs	r0, #120	@ 0x78
 800102a:	f001 f9a3 	bl	8002374 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 800102e:	2029      	movs	r0, #41	@ 0x29
 8001030:	f7ff fcf4 	bl	8000a1c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001034:	2201      	movs	r2, #1
 8001036:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800103a:	4804      	ldr	r0, [pc, #16]	@ (800104c <lcd_init+0x2bc>)
 800103c:	f001 fc6c 	bl	8002918 <HAL_GPIO_WritePin>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40020800 	.word	0x40020800
 8001048:	20000114 	.word	0x20000114
 800104c:	40020000 	.word	0x40020000

08001050 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	b29a      	uxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	b29b      	uxth	r3, r3
 8001066:	4413      	add	r3, r2
 8001068:	b298      	uxth	r0, r3
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	b29a      	uxth	r2, r3
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	b29b      	uxth	r3, r3
 8001072:	4413      	add	r3, r2
 8001074:	b29b      	uxth	r3, r3
 8001076:	8b3a      	ldrh	r2, [r7, #24]
 8001078:	4619      	mov	r1, r3
 800107a:	f7ff fd7f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	b29a      	uxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	b29b      	uxth	r3, r3
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	b298      	uxth	r0, r3
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	b29a      	uxth	r2, r3
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	b29b      	uxth	r3, r3
 8001092:	4413      	add	r3, r2
 8001094:	b29b      	uxth	r3, r3
 8001096:	8b3a      	ldrh	r2, [r7, #24]
 8001098:	4619      	mov	r1, r3
 800109a:	f7ff fd6f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	4413      	add	r3, r2
 80010a8:	b298      	uxth	r0, r3
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	8b3a      	ldrh	r2, [r7, #24]
 80010b8:	4619      	mov	r1, r3
 80010ba:	f7ff fd5f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	b298      	uxth	r0, r3
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	b29a      	uxth	r2, r3
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	8b3a      	ldrh	r2, [r7, #24]
 80010d8:	4619      	mov	r1, r3
 80010da:	f7ff fd4f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	b29a      	uxth	r2, r3
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	4413      	add	r3, r2
 80010e8:	b298      	uxth	r0, r3
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	4413      	add	r3, r2
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	8b3a      	ldrh	r2, [r7, #24]
 80010f8:	4619      	mov	r1, r3
 80010fa:	f7ff fd3f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	b29a      	uxth	r2, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b29b      	uxth	r3, r3
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	b298      	uxth	r0, r3
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	b29a      	uxth	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	b29b      	uxth	r3, r3
 8001112:	4413      	add	r3, r2
 8001114:	b29b      	uxth	r3, r3
 8001116:	8b3a      	ldrh	r2, [r7, #24]
 8001118:	4619      	mov	r1, r3
 800111a:	f7ff fd2f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	b29a      	uxth	r2, r3
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	b29b      	uxth	r3, r3
 8001126:	4413      	add	r3, r2
 8001128:	b298      	uxth	r0, r3
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	b29a      	uxth	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	b29b      	uxth	r3, r3
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	b29b      	uxth	r3, r3
 8001136:	8b3a      	ldrh	r2, [r7, #24]
 8001138:	4619      	mov	r1, r3
 800113a:	f7ff fd1f 	bl	8000b7c <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	b29a      	uxth	r2, r3
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	b29b      	uxth	r3, r3
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	b298      	uxth	r0, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	b29a      	uxth	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	b29b      	uxth	r3, r3
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	b29b      	uxth	r3, r3
 8001156:	8b3a      	ldrh	r2, [r7, #24]
 8001158:	4619      	mov	r1, r3
 800115a:	f7ff fd0f 	bl	8000b7c <lcd_DrawPoint>
}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b08a      	sub	sp, #40	@ 0x28
 800116a:	af02      	add	r7, sp, #8
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	603b      	str	r3, [r7, #0]
 8001172:	4613      	mov	r3, r2
 8001174:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	f1c3 0303 	rsb	r3, r3, #3
 8001186:	613b      	str	r3, [r7, #16]


	if (fill)
 8001188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800118a:	2b00      	cmp	r3, #0
 800118c:	d04f      	beq.n	800122e <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 800118e:	e029      	b.n	80011e4 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e00a      	b.n	80011ac <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	69fa      	ldr	r2, [r7, #28]
 800119e:	68b9      	ldr	r1, [r7, #8]
 80011a0:	68f8      	ldr	r0, [r7, #12]
 80011a2:	f7ff ff55 	bl	8001050 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3301      	adds	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	ddf0      	ble.n	8001196 <lcd_DrawCircle+0x30>

			if (d < 0) {
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	da06      	bge.n	80011c8 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	009a      	lsls	r2, r3, #2
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	4413      	add	r3, r2
 80011c2:	3306      	adds	r3, #6
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	e00a      	b.n	80011de <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 80011c8:	69fa      	ldr	r2, [r7, #28]
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	009a      	lsls	r2, r3, #2
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	4413      	add	r3, r2
 80011d4:	330a      	adds	r3, #10
 80011d6:	613b      	str	r3, [r7, #16]
				y--;
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	3b01      	subs	r3, #1
 80011dc:	61bb      	str	r3, [r7, #24]
			}
			x++;
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3301      	adds	r3, #1
 80011e2:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80011e4:	69fa      	ldr	r2, [r7, #28]
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	ddd1      	ble.n	8001190 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80011ec:	e023      	b.n	8001236 <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	69fa      	ldr	r2, [r7, #28]
 80011f6:	68b9      	ldr	r1, [r7, #8]
 80011f8:	68f8      	ldr	r0, [r7, #12]
 80011fa:	f7ff ff29 	bl	8001050 <_draw_circle_8>
			if (d < 0) {
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	2b00      	cmp	r3, #0
 8001202:	da06      	bge.n	8001212 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	009a      	lsls	r2, r3, #2
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4413      	add	r3, r2
 800120c:	3306      	adds	r3, #6
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	e00a      	b.n	8001228 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001212:	69fa      	ldr	r2, [r7, #28]
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	009a      	lsls	r2, r3, #2
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	4413      	add	r3, r2
 800121e:	330a      	adds	r3, #10
 8001220:	613b      	str	r3, [r7, #16]
				y--;
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	3b01      	subs	r3, #1
 8001226:	61bb      	str	r3, [r7, #24]
			x++;
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	3301      	adds	r3, #1
 800122c:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	429a      	cmp	r2, r3
 8001234:	dddb      	ble.n	80011ee <lcd_DrawCircle+0x88>
}
 8001236:	bf00      	nop
 8001238:	3720      	adds	r7, #32
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b08b      	sub	sp, #44	@ 0x2c
 8001244:	af04      	add	r7, sp, #16
 8001246:	60ba      	str	r2, [r7, #8]
 8001248:	461a      	mov	r2, r3
 800124a:	4603      	mov	r3, r0
 800124c:	81fb      	strh	r3, [r7, #14]
 800124e:	460b      	mov	r3, r1
 8001250:	81bb      	strh	r3, [r7, #12]
 8001252:	4613      	mov	r3, r2
 8001254:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8001256:	89fb      	ldrh	r3, [r7, #14]
 8001258:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 800125a:	2300      	movs	r3, #0
 800125c:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 800125e:	e048      	b.n	80012f2 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d145      	bne.n	80012f2 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001266:	89fa      	ldrh	r2, [r7, #14]
 8001268:	4b26      	ldr	r3, [pc, #152]	@ (8001304 <lcd_ShowStr+0xc4>)
 800126a:	881b      	ldrh	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001272:	085b      	lsrs	r3, r3, #1
 8001274:	b2db      	uxtb	r3, r3
 8001276:	1acb      	subs	r3, r1, r3
 8001278:	429a      	cmp	r2, r3
 800127a:	dc3f      	bgt.n	80012fc <lcd_ShowStr+0xbc>
 800127c:	89ba      	ldrh	r2, [r7, #12]
 800127e:	4b21      	ldr	r3, [pc, #132]	@ (8001304 <lcd_ShowStr+0xc4>)
 8001280:	885b      	ldrh	r3, [r3, #2]
 8001282:	4619      	mov	r1, r3
 8001284:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001288:	1acb      	subs	r3, r1, r3
 800128a:	429a      	cmp	r2, r3
 800128c:	dc36      	bgt.n	80012fc <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b80      	cmp	r3, #128	@ 0x80
 8001294:	d902      	bls.n	800129c <lcd_ShowStr+0x5c>
 8001296:	2301      	movs	r3, #1
 8001298:	75fb      	strb	r3, [r7, #23]
 800129a:	e02a      	b.n	80012f2 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b0d      	cmp	r3, #13
 80012a2:	d10b      	bne.n	80012bc <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 80012a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	89bb      	ldrh	r3, [r7, #12]
 80012ac:	4413      	add	r3, r2
 80012ae:	81bb      	strh	r3, [r7, #12]
					x=x0;
 80012b0:	8abb      	ldrh	r3, [r7, #20]
 80012b2:	81fb      	strh	r3, [r7, #14]
					str++;
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	3301      	adds	r3, #1
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	e017      	b.n	80012ec <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	781a      	ldrb	r2, [r3, #0]
 80012c0:	88fc      	ldrh	r4, [r7, #6]
 80012c2:	89b9      	ldrh	r1, [r7, #12]
 80012c4:	89f8      	ldrh	r0, [r7, #14]
 80012c6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012d0:	9301      	str	r3, [sp, #4]
 80012d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	4623      	mov	r3, r4
 80012d8:	f7ff fc68 	bl	8000bac <lcd_ShowChar>
					x+=sizey/2;
 80012dc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	89fb      	ldrh	r3, [r7, #14]
 80012e8:	4413      	add	r3, r2
 80012ea:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	3301      	adds	r3, #1
 80012f0:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1b2      	bne.n	8001260 <lcd_ShowStr+0x20>
 80012fa:	e000      	b.n	80012fe <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80012fc:	bf00      	nop
			}
		}
	}
}
 80012fe:	371c      	adds	r7, #28
 8001300:	46bd      	mov	sp, r7
 8001302:	bd90      	pop	{r4, r7, pc}
 8001304:	20000114 	.word	0x20000114

08001308 <led7_init>:
/**
  * @brief  Init led 7 segment
  * @param  None
  * @retval None
  */
void led7_init(){
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800130c:	2201      	movs	r2, #1
 800130e:	2140      	movs	r1, #64	@ 0x40
 8001310:	4802      	ldr	r0, [pc, #8]	@ (800131c <led7_init+0x14>)
 8001312:	f001 fb01 	bl	8002918 <HAL_GPIO_WritePin>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40021800 	.word	0x40021800

08001320 <led7_Scan>:
  * @brief  Scan led 7 segment
  * @param  None
  * @note  	Call in 1ms interrupt
  * @retval None
  */
void led7_Scan(){
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001324:	4b40      	ldr	r3, [pc, #256]	@ (8001428 <led7_Scan+0x108>)
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	b29a      	uxth	r2, r3
 800132c:	4b3e      	ldr	r3, [pc, #248]	@ (8001428 <led7_Scan+0x108>)
 800132e:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001330:	4b3e      	ldr	r3, [pc, #248]	@ (800142c <led7_Scan+0x10c>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b3e      	ldr	r3, [pc, #248]	@ (8001430 <led7_Scan+0x110>)
 8001338:	5c9b      	ldrb	r3, [r3, r2]
 800133a:	b21b      	sxth	r3, r3
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	b21a      	sxth	r2, r3
 8001340:	4b39      	ldr	r3, [pc, #228]	@ (8001428 <led7_Scan+0x108>)
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	b21b      	sxth	r3, r3
 8001346:	4313      	orrs	r3, r2
 8001348:	b21b      	sxth	r3, r3
 800134a:	b29a      	uxth	r2, r3
 800134c:	4b36      	ldr	r3, [pc, #216]	@ (8001428 <led7_Scan+0x108>)
 800134e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8001350:	4b36      	ldr	r3, [pc, #216]	@ (800142c <led7_Scan+0x10c>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	2b03      	cmp	r3, #3
 8001356:	d847      	bhi.n	80013e8 <led7_Scan+0xc8>
 8001358:	a201      	add	r2, pc, #4	@ (adr r2, 8001360 <led7_Scan+0x40>)
 800135a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135e:	bf00      	nop
 8001360:	08001371 	.word	0x08001371
 8001364:	0800138f 	.word	0x0800138f
 8001368:	080013ad 	.word	0x080013ad
 800136c:	080013cb 	.word	0x080013cb
	case 0:
		spi_buffer |= 0x00b0;
 8001370:	4b2d      	ldr	r3, [pc, #180]	@ (8001428 <led7_Scan+0x108>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001378:	b29a      	uxth	r2, r3
 800137a:	4b2b      	ldr	r3, [pc, #172]	@ (8001428 <led7_Scan+0x108>)
 800137c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 800137e:	4b2a      	ldr	r3, [pc, #168]	@ (8001428 <led7_Scan+0x108>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001386:	b29a      	uxth	r2, r3
 8001388:	4b27      	ldr	r3, [pc, #156]	@ (8001428 <led7_Scan+0x108>)
 800138a:	801a      	strh	r2, [r3, #0]
		break;
 800138c:	e02d      	b.n	80013ea <led7_Scan+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 800138e:	4b26      	ldr	r3, [pc, #152]	@ (8001428 <led7_Scan+0x108>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8001396:	b29a      	uxth	r2, r3
 8001398:	4b23      	ldr	r3, [pc, #140]	@ (8001428 <led7_Scan+0x108>)
 800139a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 800139c:	4b22      	ldr	r3, [pc, #136]	@ (8001428 <led7_Scan+0x108>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	f023 0320 	bic.w	r3, r3, #32
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	4b20      	ldr	r3, [pc, #128]	@ (8001428 <led7_Scan+0x108>)
 80013a8:	801a      	strh	r2, [r3, #0]
		break;
 80013aa:	e01e      	b.n	80013ea <led7_Scan+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001428 <led7_Scan+0x108>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <led7_Scan+0x108>)
 80013b8:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 80013ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001428 <led7_Scan+0x108>)
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	f023 0310 	bic.w	r3, r3, #16
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	4b18      	ldr	r3, [pc, #96]	@ (8001428 <led7_Scan+0x108>)
 80013c6:	801a      	strh	r2, [r3, #0]
		break;
 80013c8:	e00f      	b.n	80013ea <led7_Scan+0xca>
	case 3:
		spi_buffer |= 0x0070;
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <led7_Scan+0x108>)
 80013cc:	881b      	ldrh	r3, [r3, #0]
 80013ce:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <led7_Scan+0x108>)
 80013d6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 80013d8:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <led7_Scan+0x108>)
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <led7_Scan+0x108>)
 80013e4:	801a      	strh	r2, [r3, #0]
		break;
 80013e6:	e000      	b.n	80013ea <led7_Scan+0xca>
	default:
		break;
 80013e8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <led7_Scan+0x10c>)
 80013ec:	881b      	ldrh	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	425a      	negs	r2, r3
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	f002 0203 	and.w	r2, r2, #3
 80013fa:	bf58      	it	pl
 80013fc:	4253      	negpl	r3, r2
 80013fe:	b29a      	uxth	r2, r3
 8001400:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <led7_Scan+0x10c>)
 8001402:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001404:	2200      	movs	r2, #0
 8001406:	2140      	movs	r1, #64	@ 0x40
 8001408:	480a      	ldr	r0, [pc, #40]	@ (8001434 <led7_Scan+0x114>)
 800140a:	f001 fa85 	bl	8002918 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800140e:	2301      	movs	r3, #1
 8001410:	2202      	movs	r2, #2
 8001412:	4905      	ldr	r1, [pc, #20]	@ (8001428 <led7_Scan+0x108>)
 8001414:	4808      	ldr	r0, [pc, #32]	@ (8001438 <led7_Scan+0x118>)
 8001416:	f001 ff86 	bl	8003326 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800141a:	2201      	movs	r2, #1
 800141c:	2140      	movs	r1, #64	@ 0x40
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <led7_Scan+0x114>)
 8001420:	f001 fa7a 	bl	8002918 <HAL_GPIO_WritePin>
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	2000000e 	.word	0x2000000e
 800142c:	2000011a 	.word	0x2000011a
 8001430:	20000000 	.word	0x20000000
 8001434:	40021800 	.word	0x40021800
 8001438:	20000124 	.word	0x20000124

0800143c <led7_SetDigit>:
  * @param  num	Number displayed
  * @param  pos	The position displayed (index from 0)
  * @param  show_dot Show dot in the led or not
  * @retval None
  */
void led7_SetDigit(int num, int position, uint8_t show_dot){
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	4613      	mov	r3, r2
 8001448:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	db0e      	blt.n	800146e <led7_SetDigit+0x32>
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b09      	cmp	r3, #9
 8001454:	dc0b      	bgt.n	800146e <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 8001456:	4a09      	ldr	r2, [pc, #36]	@ (800147c <led7_SetDigit+0x40>)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4413      	add	r3, r2
 800145c:	781a      	ldrb	r2, [r3, #0]
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	b2d9      	uxtb	r1, r3
 8001464:	4a06      	ldr	r2, [pc, #24]	@ (8001480 <led7_SetDigit+0x44>)
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	4413      	add	r3, r2
 800146a:	460a      	mov	r2, r1
 800146c:	701a      	strb	r2, [r3, #0]
	}
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	20000004 	.word	0x20000004
 8001480:	20000000 	.word	0x20000000

08001484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001488:	f000 ff02 	bl	8002290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148c:	f000 f81c 	bl	80014c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001490:	f7ff f9cc 	bl	800082c <MX_GPIO_Init>
  MX_TIM2_Init();
 8001494:	f000 fa20 	bl	80018d8 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001498:	f000 f8f6 	bl	8001688 <MX_SPI1_Init>
  MX_FSMC_Init();
 800149c:	f7ff f8f6 	bl	800068c <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80014a0:	f000 f87c 	bl	800159c <system_init>
  fsm_traffic_init(); // <<< KHI TO MY TRNG THI
 80014a4:	f000 fa8a 	bl	80019bc <fsm_traffic_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Ch cho n khi c timer 50ms c bt ln
	  while(!flag_timer2);
 80014a8:	bf00      	nop
 80014aa:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <main+0x40>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0fb      	beq.n	80014aa <main+0x26>
	  flag_timer2 = 0; // Xa c
 80014b2:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <main+0x40>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	801a      	strh	r2, [r3, #0]

	  button_Scan(); // Qut trng thi cc nt nhn
 80014b8:	f7ff f87c 	bl	80005b4 <button_Scan>

	  fsm_traffic_run(); // <<< CHY MY TRNG THI ( bao gm x l v hin th)
 80014bc:	f000 facc 	bl	8001a58 <fsm_traffic_run>
	  while(!flag_timer2);
 80014c0:	e7f2      	b.n	80014a8 <main+0x24>
 80014c2:	bf00      	nop
 80014c4:	2000011c 	.word	0x2000011c

080014c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b094      	sub	sp, #80	@ 0x50
 80014cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	2230      	movs	r2, #48	@ 0x30
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 f9fc 	bl	80048d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <SystemClock_Config+0xcc>)
 80014f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f4:	4a27      	ldr	r2, [pc, #156]	@ (8001594 <SystemClock_Config+0xcc>)
 80014f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fc:	4b25      	ldr	r3, [pc, #148]	@ (8001594 <SystemClock_Config+0xcc>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001504:	60bb      	str	r3, [r7, #8]
 8001506:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001508:	2300      	movs	r3, #0
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	4b22      	ldr	r3, [pc, #136]	@ (8001598 <SystemClock_Config+0xd0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a21      	ldr	r2, [pc, #132]	@ (8001598 <SystemClock_Config+0xd0>)
 8001512:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	4b1f      	ldr	r3, [pc, #124]	@ (8001598 <SystemClock_Config+0xd0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001520:	607b      	str	r3, [r7, #4]
 8001522:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001524:	2302      	movs	r3, #2
 8001526:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001528:	2301      	movs	r3, #1
 800152a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800152c:	2310      	movs	r3, #16
 800152e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001530:	2302      	movs	r3, #2
 8001532:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001534:	2300      	movs	r3, #0
 8001536:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001538:	2308      	movs	r3, #8
 800153a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800153c:	23a8      	movs	r3, #168	@ 0xa8
 800153e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001540:	2302      	movs	r3, #2
 8001542:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001544:	2304      	movs	r3, #4
 8001546:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001548:	f107 0320 	add.w	r3, r7, #32
 800154c:	4618      	mov	r0, r3
 800154e:	f001 f9fd 	bl	800294c <HAL_RCC_OscConfig>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001558:	f000 f840 	bl	80015dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155c:	230f      	movs	r3, #15
 800155e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001560:	2302      	movs	r3, #2
 8001562:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001568:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800156c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800156e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001572:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	2105      	movs	r1, #5
 800157a:	4618      	mov	r0, r3
 800157c:	f001 fc5e 	bl	8002e3c <HAL_RCC_ClockConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001586:	f000 f829 	bl	80015dc <Error_Handler>
  }
}
 800158a:	bf00      	nop
 800158c:	3750      	adds	r7, #80	@ 0x50
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40023800 	.word	0x40023800
 8001598:	40007000 	.word	0x40007000

0800159c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2120      	movs	r1, #32
 80015a4:	480c      	ldr	r0, [pc, #48]	@ (80015d8 <system_init+0x3c>)
 80015a6:	f001 f9b7 	bl	8002918 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2140      	movs	r1, #64	@ 0x40
 80015ae:	480a      	ldr	r0, [pc, #40]	@ (80015d8 <system_init+0x3c>)
 80015b0:	f001 f9b2 	bl	8002918 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2110      	movs	r1, #16
 80015b8:	4807      	ldr	r0, [pc, #28]	@ (80015d8 <system_init+0x3c>)
 80015ba:	f001 f9ad 	bl	8002918 <HAL_GPIO_WritePin>
	  timer_init();
 80015be:	f000 f813 	bl	80015e8 <timer_init>
	  led7_init();
 80015c2:	f7ff fea1 	bl	8001308 <led7_init>
	  button_init();
 80015c6:	f7fe ffe9 	bl	800059c <button_init>
	  lcd_init();
 80015ca:	f7ff fbe1 	bl	8000d90 <lcd_init>
	  setTimer2(50); // Thit lp timer 2  to c 'flag_timer2' mi 50ms
 80015ce:	2032      	movs	r0, #50	@ 0x32
 80015d0:	f000 f814 	bl	80015fc <setTimer2>
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40021000 	.word	0x40021000

080015dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e0:	b672      	cpsid	i
}
 80015e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <Error_Handler+0x8>

080015e8 <timer_init>:
/**
  * @brief  Init timer interrupt
  * @param  None
  * @retval None
  */
void timer_init(){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80015ec:	4802      	ldr	r0, [pc, #8]	@ (80015f8 <timer_init+0x10>)
 80015ee:	f002 fc4d 	bl	8003e8c <HAL_TIM_Base_Start_IT>
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000180 	.word	0x20000180

080015fc <setTimer2>:
/**
  * @brief  Set duration of software timer interrupt
  * @param  duration Duration of software timer interrupt
  * @retval None
  */
void setTimer2(uint16_t duration){
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8001606:	4a08      	ldr	r2, [pc, #32]	@ (8001628 <setTimer2+0x2c>)
 8001608:	88fb      	ldrh	r3, [r7, #6]
 800160a:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 800160c:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <setTimer2+0x2c>)
 800160e:	881a      	ldrh	r2, [r3, #0]
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <setTimer2+0x30>)
 8001612:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <setTimer2+0x34>)
 8001616:	2200      	movs	r2, #0
 8001618:	801a      	strh	r2, [r3, #0]
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	20000120 	.word	0x20000120
 800162c:	2000011e 	.word	0x2000011e
 8001630:	2000011c 	.word	0x2000011c

08001634 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Timer interrupt routine
  * @param  htim TIM Base handle
  * @note	This callback function is called by system
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001644:	d116      	bne.n	8001674 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8001646:	4b0d      	ldr	r3, [pc, #52]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d010      	beq.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800164e:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	3b01      	subs	r3, #1
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b09      	ldr	r3, [pc, #36]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001658:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d106      	bne.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8001662:	4b07      	ldr	r3, [pc, #28]	@ (8001680 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001664:	2201      	movs	r2, #1
 8001666:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8001668:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800166a:	881a      	ldrh	r2, [r3, #0]
 800166c:	4b03      	ldr	r3, [pc, #12]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800166e:	801a      	strh	r2, [r3, #0]
			}
		}
		// 1ms interrupt here
		led7_Scan();
 8001670:	f7ff fe56 	bl	8001320 <led7_Scan>
	}
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	2000011e 	.word	0x2000011e
 8001680:	2000011c 	.word	0x2000011c
 8001684:	20000120 	.word	0x20000120

08001688 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800168c:	4b17      	ldr	r3, [pc, #92]	@ (80016ec <MX_SPI1_Init+0x64>)
 800168e:	4a18      	ldr	r2, [pc, #96]	@ (80016f0 <MX_SPI1_Init+0x68>)
 8001690:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001692:	4b16      	ldr	r3, [pc, #88]	@ (80016ec <MX_SPI1_Init+0x64>)
 8001694:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001698:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <MX_SPI1_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016ba:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016bc:	2200      	movs	r2, #0
 80016be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c0:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016d4:	220a      	movs	r2, #10
 80016d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016d8:	4804      	ldr	r0, [pc, #16]	@ (80016ec <MX_SPI1_Init+0x64>)
 80016da:	f001 fd9b 	bl	8003214 <HAL_SPI_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016e4:	f7ff ff7a 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000124 	.word	0x20000124
 80016f0:	40013000 	.word	0x40013000

080016f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	@ 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a19      	ldr	r2, [pc, #100]	@ (8001778 <HAL_SPI_MspInit+0x84>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d12b      	bne.n	800176e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	4b18      	ldr	r3, [pc, #96]	@ (800177c <HAL_SPI_MspInit+0x88>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171e:	4a17      	ldr	r2, [pc, #92]	@ (800177c <HAL_SPI_MspInit+0x88>)
 8001720:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001724:	6453      	str	r3, [r2, #68]	@ 0x44
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <HAL_SPI_MspInit+0x88>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <HAL_SPI_MspInit+0x88>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a10      	ldr	r2, [pc, #64]	@ (800177c <HAL_SPI_MspInit+0x88>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <HAL_SPI_MspInit+0x88>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800174e:	2338      	movs	r3, #56	@ 0x38
 8001750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175a:	2303      	movs	r3, #3
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800175e:	2305      	movs	r3, #5
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	4619      	mov	r1, r3
 8001768:	4805      	ldr	r0, [pc, #20]	@ (8001780 <HAL_SPI_MspInit+0x8c>)
 800176a:	f000 ff39 	bl	80025e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800176e:	bf00      	nop
 8001770:	3728      	adds	r7, #40	@ 0x28
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40013000 	.word	0x40013000
 800177c:	40023800 	.word	0x40023800
 8001780:	40020400 	.word	0x40020400

08001784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	4b10      	ldr	r3, [pc, #64]	@ (80017d0 <HAL_MspInit+0x4c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	4a0f      	ldr	r2, [pc, #60]	@ (80017d0 <HAL_MspInit+0x4c>)
 8001794:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001798:	6453      	str	r3, [r2, #68]	@ 0x44
 800179a:	4b0d      	ldr	r3, [pc, #52]	@ (80017d0 <HAL_MspInit+0x4c>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	603b      	str	r3, [r7, #0]
 80017aa:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <HAL_MspInit+0x4c>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ae:	4a08      	ldr	r2, [pc, #32]	@ (80017d0 <HAL_MspInit+0x4c>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b6:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <HAL_MspInit+0x4c>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <NMI_Handler+0x4>

080017dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e0:	bf00      	nop
 80017e2:	e7fd      	b.n	80017e0 <HardFault_Handler+0x4>

080017e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <MemManage_Handler+0x4>

080017ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <BusFault_Handler+0x4>

080017f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <UsageFault_Handler+0x4>

080017fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800180a:	b480      	push	{r7}
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800182a:	f000 fd83 	bl	8002334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001838:	4802      	ldr	r0, [pc, #8]	@ (8001844 <TIM2_IRQHandler+0x10>)
 800183a:	f002 fb97 	bl	8003f6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000180 	.word	0x20000180

08001848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001850:	4a14      	ldr	r2, [pc, #80]	@ (80018a4 <_sbrk+0x5c>)
 8001852:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <_sbrk+0x60>)
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800185c:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <_sbrk+0x64>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d102      	bne.n	800186a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <_sbrk+0x64>)
 8001866:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <_sbrk+0x68>)
 8001868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186a:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <_sbrk+0x64>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	429a      	cmp	r2, r3
 8001876:	d207      	bcs.n	8001888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001878:	f003 f834 	bl	80048e4 <__errno>
 800187c:	4603      	mov	r3, r0
 800187e:	220c      	movs	r2, #12
 8001880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001882:	f04f 33ff 	mov.w	r3, #4294967295
 8001886:	e009      	b.n	800189c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001888:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <_sbrk+0x64>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800188e:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	4a05      	ldr	r2, [pc, #20]	@ (80018ac <_sbrk+0x64>)
 8001898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189a:	68fb      	ldr	r3, [r7, #12]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3718      	adds	r7, #24
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20020000 	.word	0x20020000
 80018a8:	00000400 	.word	0x00000400
 80018ac:	2000017c 	.word	0x2000017c
 80018b0:	20000360 	.word	0x20000360

080018b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <SystemInit+0x20>)
 80018ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018be:	4a05      	ldr	r2, [pc, #20]	@ (80018d4 <SystemInit+0x20>)
 80018c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018de:	f107 0308 	add.w	r3, r7, #8
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ec:	463b      	mov	r3, r7
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018f4:	4b1d      	ldr	r3, [pc, #116]	@ (800196c <MX_TIM2_Init+0x94>)
 80018f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80018fc:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <MX_TIM2_Init+0x94>)
 80018fe:	f240 3247 	movw	r2, #839	@ 0x347
 8001902:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <MX_TIM2_Init+0x94>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800190a:	4b18      	ldr	r3, [pc, #96]	@ (800196c <MX_TIM2_Init+0x94>)
 800190c:	2263      	movs	r2, #99	@ 0x63
 800190e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001910:	4b16      	ldr	r3, [pc, #88]	@ (800196c <MX_TIM2_Init+0x94>)
 8001912:	2200      	movs	r2, #0
 8001914:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <MX_TIM2_Init+0x94>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800191c:	4813      	ldr	r0, [pc, #76]	@ (800196c <MX_TIM2_Init+0x94>)
 800191e:	f002 fa65 	bl	8003dec <HAL_TIM_Base_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001928:	f7ff fe58 	bl	80015dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800192c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	4619      	mov	r1, r3
 8001938:	480c      	ldr	r0, [pc, #48]	@ (800196c <MX_TIM2_Init+0x94>)
 800193a:	f002 fc1f 	bl	800417c <HAL_TIM_ConfigClockSource>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001944:	f7ff fe4a 	bl	80015dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001948:	2300      	movs	r3, #0
 800194a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001950:	463b      	mov	r3, r7
 8001952:	4619      	mov	r1, r3
 8001954:	4805      	ldr	r0, [pc, #20]	@ (800196c <MX_TIM2_Init+0x94>)
 8001956:	f002 fe3b 	bl	80045d0 <HAL_TIMEx_MasterConfigSynchronization>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001960:	f7ff fe3c 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001964:	bf00      	nop
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000180 	.word	0x20000180

08001970 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001980:	d115      	bne.n	80019ae <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <HAL_TIM_Base_MspInit+0x48>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a0b      	ldr	r2, [pc, #44]	@ (80019b8 <HAL_TIM_Base_MspInit+0x48>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <HAL_TIM_Base_MspInit+0x48>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	201c      	movs	r0, #28
 80019a4:	f000 fde5 	bl	8002572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019a8:	201c      	movs	r0, #28
 80019aa:	f000 fdfe 	bl	80025aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80019ae:	bf00      	nop
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800

080019bc <fsm_traffic_init>:

/**
 * @brief Initializes the Traffic Light State Machine.
 * Sets the default mode to NORMAL, resets timers to default values, and clears the LCD.
 */
void fsm_traffic_init() {
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
    current_mode = MODE_NORMAL;
 80019c0:	4b10      	ldr	r3, [pc, #64]	@ (8001a04 <fsm_traffic_init+0x48>)
 80019c2:	2201      	movs	r2, #1
 80019c4:	701a      	strb	r2, [r3, #0]
    traffic_state = STATE_R1_GREEN_R2_RED;
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <fsm_traffic_init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]

    // Initialize timers for the 6-state cycle
    r1_timer = period_green;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <fsm_traffic_init+0x50>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001a10 <fsm_traffic_init+0x54>)
 80019d2:	6013      	str	r3, [r2, #0]
    r2_timer = period_green + period_yellow + period_red; // Total red time for R2
 80019d4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <fsm_traffic_init+0x50>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <fsm_traffic_init+0x58>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	441a      	add	r2, r3
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <fsm_traffic_init+0x5c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4413      	add	r3, r2
 80019e4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a1c <fsm_traffic_init+0x60>)
 80019e6:	6013      	str	r3, [r2, #0]

    second_counter = 0;
 80019e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a20 <fsm_traffic_init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
    blink_counter = 0;
 80019ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001a24 <fsm_traffic_init+0x68>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
    blink_state = 0;
 80019f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <fsm_traffic_init+0x6c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
    lcd_Clear(BLACK); // Clear the screen
 80019fa:	2000      	movs	r0, #0
 80019fc:	f7ff f88c 	bl	8000b18 <lcd_Clear>
}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	200001c8 	.word	0x200001c8
 8001a08:	200001c9 	.word	0x200001c9
 8001a0c:	20000014 	.word	0x20000014
 8001a10:	20000020 	.word	0x20000020
 8001a14:	20000018 	.word	0x20000018
 8001a18:	2000001c 	.word	0x2000001c
 8001a1c:	20000024 	.word	0x20000024
 8001a20:	200001d0 	.word	0x200001d0
 8001a24:	200001d4 	.word	0x200001d4
 8001a28:	200001d8 	.word	0x200001d8

08001a2c <is_button_pressed>:
/**
 * @brief Checks if a specific button was just pressed (rising edge detection).
 * @param button_index The index (0-15) of the button to check.
 * @retval 1 if pressed (count == 1), 0 otherwise.
 */
static int is_button_pressed(int button_index) {
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
    // Relies on button_count[] from button.c
    if (button_count[button_index] == 1) {
 8001a34:	4a07      	ldr	r2, [pc, #28]	@ (8001a54 <is_button_pressed+0x28>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <is_button_pressed+0x18>
        return 1;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <is_button_pressed+0x1a>
    }
    return 0;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	2000009c 	.word	0x2000009c

08001a58 <fsm_traffic_run>:

/**
 * @brief Main run function for the state machine, called every 50ms cycle.
 * Handles timers, button inputs for mode switching, and calls the appropriate sub-FSM.
 */
void fsm_traffic_run() {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
    // --- Update internal timers (called every 50ms) ---
    blink_counter += 50;
 8001a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b48 <fsm_traffic_run+0xf0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	3332      	adds	r3, #50	@ 0x32
 8001a62:	4a39      	ldr	r2, [pc, #228]	@ (8001b48 <fsm_traffic_run+0xf0>)
 8001a64:	6013      	str	r3, [r2, #0]
    second_counter += 50;
 8001a66:	4b39      	ldr	r3, [pc, #228]	@ (8001b4c <fsm_traffic_run+0xf4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	3332      	adds	r3, #50	@ 0x32
 8001a6c:	4a37      	ldr	r2, [pc, #220]	@ (8001b4c <fsm_traffic_run+0xf4>)
 8001a6e:	6013      	str	r3, [r2, #0]

    // 2Hz = 500ms period (250ms ON, 250ms OFF)
    if (blink_counter >= 250) {
 8001a70:	4b35      	ldr	r3, [pc, #212]	@ (8001b48 <fsm_traffic_run+0xf0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2bf9      	cmp	r3, #249	@ 0xf9
 8001a76:	dd0c      	ble.n	8001a92 <fsm_traffic_run+0x3a>
        blink_counter = 0;
 8001a78:	4b33      	ldr	r3, [pc, #204]	@ (8001b48 <fsm_traffic_run+0xf0>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
        blink_state = !blink_state; // Toggle blink state
 8001a7e:	4b34      	ldr	r3, [pc, #208]	@ (8001b50 <fsm_traffic_run+0xf8>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	bf0c      	ite	eq
 8001a86:	2301      	moveq	r3, #1
 8001a88:	2300      	movne	r3, #0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4b30      	ldr	r3, [pc, #192]	@ (8001b50 <fsm_traffic_run+0xf8>)
 8001a90:	601a      	str	r2, [r3, #0]
    }

    // --- Handle Mode Switching (Button 1) ---
    if (is_button_pressed(BUTTON_MODE)) {
 8001a92:	2000      	movs	r0, #0
 8001a94:	f7ff ffca 	bl	8001a2c <is_button_pressed>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d046      	beq.n	8001b2c <fsm_traffic_run+0xd4>
        current_mode++;
 8001a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b54 <fsm_traffic_run+0xfc>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b54 <fsm_traffic_run+0xfc>)
 8001aa8:	701a      	strb	r2, [r3, #0]
        if (current_mode > MODE_MODIFY_YELLOW) {
 8001aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8001b54 <fsm_traffic_run+0xfc>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d902      	bls.n	8001ab8 <fsm_traffic_run+0x60>
            current_mode = MODE_NORMAL;
 8001ab2:	4b28      	ldr	r3, [pc, #160]	@ (8001b54 <fsm_traffic_run+0xfc>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
        }

        blink_counter = 0; // Reset blink timer
 8001ab8:	4b23      	ldr	r3, [pc, #140]	@ (8001b48 <fsm_traffic_run+0xf0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
        blink_state = 1;   // Always start in ON state when switching mode
 8001abe:	4b24      	ldr	r3, [pc, #144]	@ (8001b50 <fsm_traffic_run+0xf8>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]

        // Load current period value into temp variable for editing
        switch(current_mode) {
 8001ac4:	4b23      	ldr	r3, [pc, #140]	@ (8001b54 <fsm_traffic_run+0xfc>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	2b03      	cmp	r3, #3
 8001acc:	d82e      	bhi.n	8001b2c <fsm_traffic_run+0xd4>
 8001ace:	a201      	add	r2, pc, #4	@ (adr r2, 8001ad4 <fsm_traffic_run+0x7c>)
 8001ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad4:	08001ae5 	.word	0x08001ae5
 8001ad8:	08001b0f 	.word	0x08001b0f
 8001adc:	08001b19 	.word	0x08001b19
 8001ae0:	08001b23 	.word	0x08001b23
            case MODE_NORMAL:
                // Reset to default traffic state and timers
                traffic_state = STATE_R1_GREEN_R2_RED;
 8001ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b58 <fsm_traffic_run+0x100>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
                r1_timer = period_green;
 8001aea:	4b1c      	ldr	r3, [pc, #112]	@ (8001b5c <fsm_traffic_run+0x104>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a1c      	ldr	r2, [pc, #112]	@ (8001b60 <fsm_traffic_run+0x108>)
 8001af0:	6013      	str	r3, [r2, #0]
                r2_timer = period_green + period_yellow + period_red;
 8001af2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b5c <fsm_traffic_run+0x104>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b64 <fsm_traffic_run+0x10c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	441a      	add	r2, r3
 8001afc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <fsm_traffic_run+0x110>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a1a      	ldr	r2, [pc, #104]	@ (8001b6c <fsm_traffic_run+0x114>)
 8001b04:	6013      	str	r3, [r2, #0]
                second_counter = 0; // Reset 1-second tick
 8001b06:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <fsm_traffic_run+0xf4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
                break;
 8001b0c:	e00e      	b.n	8001b2c <fsm_traffic_run+0xd4>
            case MODE_MODIFY_RED:
                temp_period_value = period_red;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <fsm_traffic_run+0x110>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a17      	ldr	r2, [pc, #92]	@ (8001b70 <fsm_traffic_run+0x118>)
 8001b14:	6013      	str	r3, [r2, #0]
                break;
 8001b16:	e009      	b.n	8001b2c <fsm_traffic_run+0xd4>
            case MODE_MODIFY_GREEN:
                temp_period_value = period_green;
 8001b18:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <fsm_traffic_run+0x104>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a14      	ldr	r2, [pc, #80]	@ (8001b70 <fsm_traffic_run+0x118>)
 8001b1e:	6013      	str	r3, [r2, #0]
                break;
 8001b20:	e004      	b.n	8001b2c <fsm_traffic_run+0xd4>
            case MODE_MODIFY_YELLOW:
                temp_period_value = period_yellow;
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <fsm_traffic_run+0x10c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a12      	ldr	r2, [pc, #72]	@ (8001b70 <fsm_traffic_run+0x118>)
 8001b28:	6013      	str	r3, [r2, #0]
                break;
 8001b2a:	bf00      	nop
        }
    }

    // --- Run the FSM logic based on the current mode ---
    if (current_mode == MODE_NORMAL) {
 8001b2c:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <fsm_traffic_run+0xfc>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d102      	bne.n	8001b3a <fsm_traffic_run+0xe2>
        fsm_normal_mode_run();
 8001b34:	f000 f81e 	bl	8001b74 <fsm_normal_mode_run>
 8001b38:	e001      	b.n	8001b3e <fsm_traffic_run+0xe6>
    } else {
        fsm_modify_mode_run();
 8001b3a:	f000 f8bf 	bl	8001cbc <fsm_modify_mode_run>
    }

    // --- Update all displays ---
    // (Called every cycle to ensure smooth blinking in modify modes)
    update_lcd_display();
 8001b3e:	f000 f8ff 	bl	8001d40 <update_lcd_display>
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	200001d4 	.word	0x200001d4
 8001b4c:	200001d0 	.word	0x200001d0
 8001b50:	200001d8 	.word	0x200001d8
 8001b54:	200001c8 	.word	0x200001c8
 8001b58:	200001c9 	.word	0x200001c9
 8001b5c:	20000014 	.word	0x20000014
 8001b60:	20000020 	.word	0x20000020
 8001b64:	20000018 	.word	0x20000018
 8001b68:	2000001c 	.word	0x2000001c
 8001b6c:	20000024 	.word	0x20000024
 8001b70:	200001cc 	.word	0x200001cc

08001b74 <fsm_normal_mode_run>:

/**
 * @brief Handles the logic for MODE_NORMAL.
 * Runs a 1-second countdown timer and transitions the 6 traffic light states.
 */
static void fsm_normal_mode_run() {
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
    // --- Create 1-second tick ---
    if (second_counter < 1000) {
 8001b78:	4b49      	ldr	r3, [pc, #292]	@ (8001ca0 <fsm_normal_mode_run+0x12c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b80:	db7c      	blt.n	8001c7c <fsm_normal_mode_run+0x108>
        return; // Not 1 second yet, exit
    }
    second_counter = 0; // Reset ms counter
 8001b82:	4b47      	ldr	r3, [pc, #284]	@ (8001ca0 <fsm_normal_mode_run+0x12c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

    // --- Decrement countdown timers (in seconds) ---
    r1_timer--;
 8001b88:	4b46      	ldr	r3, [pc, #280]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	4a45      	ldr	r2, [pc, #276]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001b90:	6013      	str	r3, [r2, #0]
    r2_timer--;
 8001b92:	4b45      	ldr	r3, [pc, #276]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	4a43      	ldr	r2, [pc, #268]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001b9a:	6013      	str	r3, [r2, #0]

    // --- Handle state transitions based on which timer reached 0 ---
    switch (traffic_state) {
 8001b9c:	4b43      	ldr	r3, [pc, #268]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b05      	cmp	r3, #5
 8001ba2:	d878      	bhi.n	8001c96 <fsm_normal_mode_run+0x122>
 8001ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8001bac <fsm_normal_mode_run+0x38>)
 8001ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001baa:	bf00      	nop
 8001bac:	08001bc5 	.word	0x08001bc5
 8001bb0:	08001bdd 	.word	0x08001bdd
 8001bb4:	08001bf5 	.word	0x08001bf5
 8001bb8:	08001c21 	.word	0x08001c21
 8001bbc:	08001c39 	.word	0x08001c39
 8001bc0:	08001c51 	.word	0x08001c51
        case STATE_R1_GREEN_R2_RED:
            if (r1_timer == 0) { // R1 Green time finished
 8001bc4:	4b37      	ldr	r3, [pc, #220]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d159      	bne.n	8001c80 <fsm_normal_mode_run+0x10c>
                traffic_state = STATE_R1_YELLOW_R2_RED;
 8001bcc:	4b37      	ldr	r3, [pc, #220]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	701a      	strb	r2, [r3, #0]
                r1_timer = period_yellow; // Load R1 Yellow time
 8001bd2:	4b37      	ldr	r3, [pc, #220]	@ (8001cb0 <fsm_normal_mode_run+0x13c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a33      	ldr	r2, [pc, #204]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001bd8:	6013      	str	r3, [r2, #0]
            }
            break;
 8001bda:	e051      	b.n	8001c80 <fsm_normal_mode_run+0x10c>

        case STATE_R1_YELLOW_R2_RED:
            if (r1_timer == 0) { // R1 Yellow time finished
 8001bdc:	4b31      	ldr	r3, [pc, #196]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d14f      	bne.n	8001c84 <fsm_normal_mode_run+0x110>
                traffic_state = STATE_ALL_RED_1;
 8001be4:	4b31      	ldr	r3, [pc, #196]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001be6:	2202      	movs	r2, #2
 8001be8:	701a      	strb	r2, [r3, #0]
                r1_timer = period_red; // Load "All Red" time
 8001bea:	4b32      	ldr	r3, [pc, #200]	@ (8001cb4 <fsm_normal_mode_run+0x140>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a2d      	ldr	r2, [pc, #180]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001bf0:	6013      	str	r3, [r2, #0]
            }
            break;
 8001bf2:	e047      	b.n	8001c84 <fsm_normal_mode_run+0x110>

        case STATE_ALL_RED_1:
             if (r1_timer == 0) { // "All Red 1" time finished (R2 timer also 0)
 8001bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d145      	bne.n	8001c88 <fsm_normal_mode_run+0x114>
                traffic_state = STATE_R1_RED_R2_GREEN;
 8001bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001bfe:	2203      	movs	r2, #3
 8001c00:	701a      	strb	r2, [r3, #0]
                r1_timer = period_green + period_yellow + period_red; // Load R1 total Red time
 8001c02:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb8 <fsm_normal_mode_run+0x144>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <fsm_normal_mode_run+0x13c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	441a      	add	r2, r3
 8001c0c:	4b29      	ldr	r3, [pc, #164]	@ (8001cb4 <fsm_normal_mode_run+0x140>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4413      	add	r3, r2
 8001c12:	4a24      	ldr	r2, [pc, #144]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001c14:	6013      	str	r3, [r2, #0]
                r2_timer = period_green;                 // Load R2 Green time
 8001c16:	4b28      	ldr	r3, [pc, #160]	@ (8001cb8 <fsm_normal_mode_run+0x144>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a23      	ldr	r2, [pc, #140]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c1c:	6013      	str	r3, [r2, #0]
            }
            break;
 8001c1e:	e033      	b.n	8001c88 <fsm_normal_mode_run+0x114>

        case STATE_R1_RED_R2_GREEN:
             if (r2_timer == 0) { // R2 Green time finished
 8001c20:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d131      	bne.n	8001c8c <fsm_normal_mode_run+0x118>
                traffic_state = STATE_R1_RED_R2_YELLOW;
 8001c28:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001c2a:	2204      	movs	r2, #4
 8001c2c:	701a      	strb	r2, [r3, #0]
                r2_timer = period_yellow; // Load R2 Yellow time
 8001c2e:	4b20      	ldr	r3, [pc, #128]	@ (8001cb0 <fsm_normal_mode_run+0x13c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c34:	6013      	str	r3, [r2, #0]
            }
            break;
 8001c36:	e029      	b.n	8001c8c <fsm_normal_mode_run+0x118>

        case STATE_R1_RED_R2_YELLOW:
            if (r2_timer == 0) { // R2 Yellow time finished
 8001c38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d127      	bne.n	8001c90 <fsm_normal_mode_run+0x11c>
                traffic_state = STATE_ALL_RED_2;
 8001c40:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001c42:	2205      	movs	r2, #5
 8001c44:	701a      	strb	r2, [r3, #0]
                r2_timer = period_red; // Load "All Red" time
 8001c46:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <fsm_normal_mode_run+0x140>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a17      	ldr	r2, [pc, #92]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c4c:	6013      	str	r3, [r2, #0]
            }
            break;
 8001c4e:	e01f      	b.n	8001c90 <fsm_normal_mode_run+0x11c>

        case STATE_ALL_RED_2:
            if (r2_timer == 0) { // "All Red 2" time finished (R1 timer also 0)
 8001c50:	4b15      	ldr	r3, [pc, #84]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d11d      	bne.n	8001c94 <fsm_normal_mode_run+0x120>
                traffic_state = STATE_R1_GREEN_R2_RED;
 8001c58:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <fsm_normal_mode_run+0x138>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
                r1_timer = period_green;                 // Load R1 Green time
 8001c5e:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <fsm_normal_mode_run+0x144>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a10      	ldr	r2, [pc, #64]	@ (8001ca4 <fsm_normal_mode_run+0x130>)
 8001c64:	6013      	str	r3, [r2, #0]
                r2_timer = period_green + period_yellow + period_red; // Load R2 total Red time
 8001c66:	4b14      	ldr	r3, [pc, #80]	@ (8001cb8 <fsm_normal_mode_run+0x144>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <fsm_normal_mode_run+0x13c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	441a      	add	r2, r3
 8001c70:	4b10      	ldr	r3, [pc, #64]	@ (8001cb4 <fsm_normal_mode_run+0x140>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca8 <fsm_normal_mode_run+0x134>)
 8001c78:	6013      	str	r3, [r2, #0]
            }
            break;
 8001c7a:	e00b      	b.n	8001c94 <fsm_normal_mode_run+0x120>
        return; // Not 1 second yet, exit
 8001c7c:	bf00      	nop
 8001c7e:	e00a      	b.n	8001c96 <fsm_normal_mode_run+0x122>
            break;
 8001c80:	bf00      	nop
 8001c82:	e008      	b.n	8001c96 <fsm_normal_mode_run+0x122>
            break;
 8001c84:	bf00      	nop
 8001c86:	e006      	b.n	8001c96 <fsm_normal_mode_run+0x122>
            break;
 8001c88:	bf00      	nop
 8001c8a:	e004      	b.n	8001c96 <fsm_normal_mode_run+0x122>
            break;
 8001c8c:	bf00      	nop
 8001c8e:	e002      	b.n	8001c96 <fsm_normal_mode_run+0x122>
            break;
 8001c90:	bf00      	nop
 8001c92:	e000      	b.n	8001c96 <fsm_normal_mode_run+0x122>
            break;
 8001c94:	bf00      	nop
    }
}
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	200001d0 	.word	0x200001d0
 8001ca4:	20000020 	.word	0x20000020
 8001ca8:	20000024 	.word	0x20000024
 8001cac:	200001c9 	.word	0x200001c9
 8001cb0:	20000018 	.word	0x20000018
 8001cb4:	2000001c 	.word	0x2000001c
 8001cb8:	20000014 	.word	0x20000014

08001cbc <fsm_modify_mode_run>:

/**
 * @brief Handles the logic for all MODIFY modes (MOD_RED, MOD_GREEN, MOD_YELLOW).
 * Listens for BUTTON_ADJUST to increment temp value and BUTTON_CONFIRM to save it.
 */
static void fsm_modify_mode_run() {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
    // --- Handle Button 2 (ADJUST) ---
    if (is_button_pressed(BUTTON_ADJUST)) {
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	f7ff feb3 	bl	8001a2c <is_button_pressed>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d00b      	beq.n	8001ce4 <fsm_modify_mode_run+0x28>
        temp_period_value++;
 8001ccc:	4b17      	ldr	r3, [pc, #92]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	4a16      	ldr	r2, [pc, #88]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001cd4:	6013      	str	r3, [r2, #0]
        if (temp_period_value > 99) {
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b63      	cmp	r3, #99	@ 0x63
 8001cdc:	dd02      	ble.n	8001ce4 <fsm_modify_mode_run+0x28>
            temp_period_value = 1; // Wrap from 99 back to 1
 8001cde:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]
        }
    }

    // --- Handle Button 3 (CONFIRM) ---
    if (is_button_pressed(BUTTON_CONFIRM)) {
 8001ce4:	2002      	movs	r0, #2
 8001ce6:	f7ff fea1 	bl	8001a2c <is_button_pressed>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d01a      	beq.n	8001d26 <fsm_modify_mode_run+0x6a>
        // Save the temporary value to the corresponding permanent period
        switch(current_mode) {
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d30 <fsm_modify_mode_run+0x74>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d010      	beq.n	8001d1a <fsm_modify_mode_run+0x5e>
 8001cf8:	2b04      	cmp	r3, #4
 8001cfa:	dc13      	bgt.n	8001d24 <fsm_modify_mode_run+0x68>
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d002      	beq.n	8001d06 <fsm_modify_mode_run+0x4a>
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	d005      	beq.n	8001d10 <fsm_modify_mode_run+0x54>
            case MODE_MODIFY_YELLOW:
                period_yellow = temp_period_value;
                break;
            case MODE_NORMAL: // Should not happen
            default:
                break;
 8001d04:	e00e      	b.n	8001d24 <fsm_modify_mode_run+0x68>
                period_red = temp_period_value;
 8001d06:	4b09      	ldr	r3, [pc, #36]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <fsm_modify_mode_run+0x78>)
 8001d0c:	6013      	str	r3, [r2, #0]
                break;
 8001d0e:	e00a      	b.n	8001d26 <fsm_modify_mode_run+0x6a>
                period_green = temp_period_value;
 8001d10:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a08      	ldr	r2, [pc, #32]	@ (8001d38 <fsm_modify_mode_run+0x7c>)
 8001d16:	6013      	str	r3, [r2, #0]
                break;
 8001d18:	e005      	b.n	8001d26 <fsm_modify_mode_run+0x6a>
                period_yellow = temp_period_value;
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <fsm_modify_mode_run+0x70>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a07      	ldr	r2, [pc, #28]	@ (8001d3c <fsm_modify_mode_run+0x80>)
 8001d20:	6013      	str	r3, [r2, #0]
                break;
 8001d22:	e000      	b.n	8001d26 <fsm_modify_mode_run+0x6a>
                break;
 8001d24:	bf00      	nop
        }
    }
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200001cc 	.word	0x200001cc
 8001d30:	200001c8 	.word	0x200001c8
 8001d34:	2000001c 	.word	0x2000001c
 8001d38:	20000014 	.word	0x20000014
 8001d3c:	20000018 	.word	0x20000018

08001d40 <update_lcd_display>:

/**
 * @brief Updates all display outputs (LCD text, 7-Segment LEDs, and traffic light circles).
 */
static void update_lcd_display() {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	@ 0x28
 8001d44:	af04      	add	r7, sp, #16
    int r1_light = -1; // -1=Off, 0=Red, 1=Yellow, 2=Green (Route 1 - Right)
 8001d46:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4a:	617b      	str	r3, [r7, #20]
    int r2_light = -1; // (Route 2 - Left)
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d50:	613b      	str	r3, [r7, #16]
    int blink_r = 0, blink_g = 0, blink_y = 0; // Flags to indicate which color should blink
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	2300      	movs	r3, #0
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]

    // 1. Determine light states and LCD text based on mode
    switch (current_mode) {
 8001d5e:	4ba4      	ldr	r3, [pc, #656]	@ (8001ff0 <update_lcd_display+0x2b0>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	f200 81af 	bhi.w	80020c8 <update_lcd_display+0x388>
 8001d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d70 <update_lcd_display+0x30>)
 8001d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001ea1 	.word	0x08001ea1
 8001d78:	08001f49 	.word	0x08001f49
 8001d7c:	08002021 	.word	0x08002021
        case MODE_NORMAL:
            // Add spaces to overwrite longer strings (e.g., "MODIFY YELLOW")
            sprintf(lcd_buffer, "MODE: NORMAL (1)     ");
 8001d80:	499c      	ldr	r1, [pc, #624]	@ (8001ff4 <update_lcd_display+0x2b4>)
 8001d82:	489d      	ldr	r0, [pc, #628]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001d84:	f002 fd84 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 10, lcd_buffer, WHITE, BLACK, 16, 0);
 8001d88:	2300      	movs	r3, #0
 8001d8a:	9302      	str	r3, [sp, #8]
 8001d8c:	2310      	movs	r3, #16
 8001d8e:	9301      	str	r3, [sp, #4]
 8001d90:	2300      	movs	r3, #0
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d98:	4a97      	ldr	r2, [pc, #604]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001d9a:	210a      	movs	r1, #10
 8001d9c:	200a      	movs	r0, #10
 8001d9e:	f7ff fa4f 	bl	8001240 <lcd_ShowStr>

            // Display T2 (Left) and T1 (Right) countdowns
            sprintf(lcd_buffer, "T2: %02d s  T1: %02d s  ", r2_timer, r1_timer);
 8001da2:	4b96      	ldr	r3, [pc, #600]	@ (8001ffc <update_lcd_display+0x2bc>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	4b96      	ldr	r3, [pc, #600]	@ (8002000 <update_lcd_display+0x2c0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4996      	ldr	r1, [pc, #600]	@ (8002004 <update_lcd_display+0x2c4>)
 8001dac:	4892      	ldr	r0, [pc, #584]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001dae:	f002 fd6f 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 30, lcd_buffer, WHITE, BLACK, 24, 0);
 8001db2:	2300      	movs	r3, #0
 8001db4:	9302      	str	r3, [sp, #8]
 8001db6:	2318      	movs	r3, #24
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	2300      	movs	r3, #0
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dc2:	4a8d      	ldr	r2, [pc, #564]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001dc4:	211e      	movs	r1, #30
 8001dc6:	200a      	movs	r0, #10
 8001dc8:	f7ff fa3a 	bl	8001240 <lcd_ShowStr>

            // Set light states based on the current traffic FSM state
            switch (traffic_state) {
 8001dcc:	4b8e      	ldr	r3, [pc, #568]	@ (8002008 <update_lcd_display+0x2c8>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b05      	cmp	r3, #5
 8001dd2:	d828      	bhi.n	8001e26 <update_lcd_display+0xe6>
 8001dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8001ddc <update_lcd_display+0x9c>)
 8001dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dda:	bf00      	nop
 8001ddc:	08001df5 	.word	0x08001df5
 8001de0:	08001dff 	.word	0x08001dff
 8001de4:	08001e1d 	.word	0x08001e1d
 8001de8:	08001e09 	.word	0x08001e09
 8001dec:	08001e13 	.word	0x08001e13
 8001df0:	08001e1d 	.word	0x08001e1d
                case STATE_R1_GREEN_R2_RED:  r1_light = 2; r2_light = 0; break;
 8001df4:	2302      	movs	r3, #2
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	e013      	b.n	8001e26 <update_lcd_display+0xe6>
                case STATE_R1_YELLOW_R2_RED: r1_light = 1; r2_light = 0; break;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	e00e      	b.n	8001e26 <update_lcd_display+0xe6>
                case STATE_R1_RED_R2_GREEN:  r1_light = 0; r2_light = 2; break;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	e009      	b.n	8001e26 <update_lcd_display+0xe6>
                case STATE_R1_RED_R2_YELLOW: r1_light = 0; r2_light = 1; break;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	2301      	movs	r3, #1
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	e004      	b.n	8001e26 <update_lcd_display+0xe6>
                case STATE_ALL_RED_1:
                case STATE_ALL_RED_2:        r1_light = 0; r2_light = 0; break;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
 8001e24:	bf00      	nop
            }

            // Update 7-Segment LEDs (R2 on left, R1 on right)
            led7_SetDigit(r2_timer / 10, 0, 0); // Route 2 (LEDs 0&1)
 8001e26:	4b75      	ldr	r3, [pc, #468]	@ (8001ffc <update_lcd_display+0x2bc>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a78      	ldr	r2, [pc, #480]	@ (800200c <update_lcd_display+0x2cc>)
 8001e2c:	fb82 1203 	smull	r1, r2, r2, r3
 8001e30:	1092      	asrs	r2, r2, #2
 8001e32:	17db      	asrs	r3, r3, #31
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2200      	movs	r2, #0
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fafe 	bl	800143c <led7_SetDigit>
            led7_SetDigit(r2_timer % 10, 1, 0);
 8001e40:	4b6e      	ldr	r3, [pc, #440]	@ (8001ffc <update_lcd_display+0x2bc>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b71      	ldr	r3, [pc, #452]	@ (800200c <update_lcd_display+0x2cc>)
 8001e46:	fb83 1302 	smull	r1, r3, r3, r2
 8001e4a:	1099      	asrs	r1, r3, #2
 8001e4c:	17d3      	asrs	r3, r2, #31
 8001e4e:	1ac8      	subs	r0, r1, r3
 8001e50:	4603      	mov	r3, r0
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4403      	add	r3, r0
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	1ad0      	subs	r0, r2, r3
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	f7ff faed 	bl	800143c <led7_SetDigit>
            led7_SetDigit(r1_timer / 10, 2, 0); // Route 1 (LEDs 2&3)
 8001e62:	4b67      	ldr	r3, [pc, #412]	@ (8002000 <update_lcd_display+0x2c0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a69      	ldr	r2, [pc, #420]	@ (800200c <update_lcd_display+0x2cc>)
 8001e68:	fb82 1203 	smull	r1, r2, r2, r3
 8001e6c:	1092      	asrs	r2, r2, #2
 8001e6e:	17db      	asrs	r3, r3, #31
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2200      	movs	r2, #0
 8001e74:	2102      	movs	r1, #2
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fae0 	bl	800143c <led7_SetDigit>
            led7_SetDigit(r1_timer % 10, 3, 0);
 8001e7c:	4b60      	ldr	r3, [pc, #384]	@ (8002000 <update_lcd_display+0x2c0>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b62      	ldr	r3, [pc, #392]	@ (800200c <update_lcd_display+0x2cc>)
 8001e82:	fb83 1302 	smull	r1, r3, r3, r2
 8001e86:	1099      	asrs	r1, r3, #2
 8001e88:	17d3      	asrs	r3, r2, #31
 8001e8a:	1ac8      	subs	r0, r1, r3
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4403      	add	r3, r0
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	1ad0      	subs	r0, r2, r3
 8001e96:	2200      	movs	r2, #0
 8001e98:	2103      	movs	r1, #3
 8001e9a:	f7ff facf 	bl	800143c <led7_SetDigit>
            break;
 8001e9e:	e113      	b.n	80020c8 <update_lcd_display+0x388>

        case MODE_MODIFY_RED:
            sprintf(lcd_buffer, "MODE: MODIFY RED (2) ");
 8001ea0:	495b      	ldr	r1, [pc, #364]	@ (8002010 <update_lcd_display+0x2d0>)
 8001ea2:	4855      	ldr	r0, [pc, #340]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001ea4:	f002 fcf4 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 10, lcd_buffer, WHITE, BLACK, 16, 0);
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	9302      	str	r3, [sp, #8]
 8001eac:	2310      	movs	r3, #16
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001eb8:	4a4f      	ldr	r2, [pc, #316]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001eba:	210a      	movs	r1, #10
 8001ebc:	200a      	movs	r0, #10
 8001ebe:	f7ff f9bf 	bl	8001240 <lcd_ShowStr>
            sprintf(lcd_buffer, "Value: %02d         ", temp_period_value);
 8001ec2:	4b54      	ldr	r3, [pc, #336]	@ (8002014 <update_lcd_display+0x2d4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	4953      	ldr	r1, [pc, #332]	@ (8002018 <update_lcd_display+0x2d8>)
 8001eca:	484b      	ldr	r0, [pc, #300]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001ecc:	f002 fce0 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 30, lcd_buffer, YELLOW, BLACK, 24, 0);
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9302      	str	r3, [sp, #8]
 8001ed4:	2318      	movs	r3, #24
 8001ed6:	9301      	str	r3, [sp, #4]
 8001ed8:	2300      	movs	r3, #0
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001ee0:	4a45      	ldr	r2, [pc, #276]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001ee2:	211e      	movs	r1, #30
 8001ee4:	200a      	movs	r0, #10
 8001ee6:	f7ff f9ab 	bl	8001240 <lcd_ShowStr>

            r1_light = 0; // Both Red
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
            r2_light = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
            blink_r = 1;  // Enable blinking for RED
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	60fb      	str	r3, [r7, #12]

            // Update 7-Segment LEDs (Show value on the right side)
            led7_SetDigit(0, 0, 0); // Clear left side
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2100      	movs	r1, #0
 8001efa:	2000      	movs	r0, #0
 8001efc:	f7ff fa9e 	bl	800143c <led7_SetDigit>
            led7_SetDigit(0, 1, 0);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2101      	movs	r1, #1
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7ff fa99 	bl	800143c <led7_SetDigit>
            led7_SetDigit(temp_period_value / 10, 2, 0);
 8001f0a:	4b42      	ldr	r3, [pc, #264]	@ (8002014 <update_lcd_display+0x2d4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a3f      	ldr	r2, [pc, #252]	@ (800200c <update_lcd_display+0x2cc>)
 8001f10:	fb82 1203 	smull	r1, r2, r2, r3
 8001f14:	1092      	asrs	r2, r2, #2
 8001f16:	17db      	asrs	r3, r3, #31
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2102      	movs	r1, #2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff fa8c 	bl	800143c <led7_SetDigit>
            led7_SetDigit(temp_period_value % 10, 3, 0);
 8001f24:	4b3b      	ldr	r3, [pc, #236]	@ (8002014 <update_lcd_display+0x2d4>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b38      	ldr	r3, [pc, #224]	@ (800200c <update_lcd_display+0x2cc>)
 8001f2a:	fb83 1302 	smull	r1, r3, r3, r2
 8001f2e:	1099      	asrs	r1, r3, #2
 8001f30:	17d3      	asrs	r3, r2, #31
 8001f32:	1ac8      	subs	r0, r1, r3
 8001f34:	4603      	mov	r3, r0
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4403      	add	r3, r0
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	1ad0      	subs	r0, r2, r3
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2103      	movs	r1, #3
 8001f42:	f7ff fa7b 	bl	800143c <led7_SetDigit>
            break;
 8001f46:	e0bf      	b.n	80020c8 <update_lcd_display+0x388>

        case MODE_MODIFY_GREEN:
            sprintf(lcd_buffer, "MODE: MODIFY GREEN (3)");
 8001f48:	4934      	ldr	r1, [pc, #208]	@ (800201c <update_lcd_display+0x2dc>)
 8001f4a:	482b      	ldr	r0, [pc, #172]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001f4c:	f002 fca0 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 10, lcd_buffer, WHITE, BLACK, 16, 0);
 8001f50:	2300      	movs	r3, #0
 8001f52:	9302      	str	r3, [sp, #8]
 8001f54:	2310      	movs	r3, #16
 8001f56:	9301      	str	r3, [sp, #4]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f60:	4a25      	ldr	r2, [pc, #148]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001f62:	210a      	movs	r1, #10
 8001f64:	200a      	movs	r0, #10
 8001f66:	f7ff f96b 	bl	8001240 <lcd_ShowStr>
            sprintf(lcd_buffer, "Value: %02d         ", temp_period_value);
 8001f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002014 <update_lcd_display+0x2d4>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4929      	ldr	r1, [pc, #164]	@ (8002018 <update_lcd_display+0x2d8>)
 8001f72:	4821      	ldr	r0, [pc, #132]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001f74:	f002 fc8c 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 30, lcd_buffer, YELLOW, BLACK, 24, 0);
 8001f78:	2300      	movs	r3, #0
 8001f7a:	9302      	str	r3, [sp, #8]
 8001f7c:	2318      	movs	r3, #24
 8001f7e:	9301      	str	r3, [sp, #4]
 8001f80:	2300      	movs	r3, #0
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001f88:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff8 <update_lcd_display+0x2b8>)
 8001f8a:	211e      	movs	r1, #30
 8001f8c:	200a      	movs	r0, #10
 8001f8e:	f7ff f957 	bl	8001240 <lcd_ShowStr>

            r1_light = 2; // Both Green
 8001f92:	2302      	movs	r3, #2
 8001f94:	617b      	str	r3, [r7, #20]
            r2_light = 2;
 8001f96:	2302      	movs	r3, #2
 8001f98:	613b      	str	r3, [r7, #16]
            blink_g = 1;  // Enable blinking for GREEN
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	60bb      	str	r3, [r7, #8]

            // Update 7-Segment LEDs
            led7_SetDigit(0, 0, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f7ff fa4a 	bl	800143c <led7_SetDigit>
            led7_SetDigit(0, 1, 0);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2101      	movs	r1, #1
 8001fac:	2000      	movs	r0, #0
 8001fae:	f7ff fa45 	bl	800143c <led7_SetDigit>
            led7_SetDigit(temp_period_value / 10, 2, 0);
 8001fb2:	4b18      	ldr	r3, [pc, #96]	@ (8002014 <update_lcd_display+0x2d4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a15      	ldr	r2, [pc, #84]	@ (800200c <update_lcd_display+0x2cc>)
 8001fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fbc:	1092      	asrs	r2, r2, #2
 8001fbe:	17db      	asrs	r3, r3, #31
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2102      	movs	r1, #2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fa38 	bl	800143c <led7_SetDigit>
            led7_SetDigit(temp_period_value % 10, 3, 0);
 8001fcc:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <update_lcd_display+0x2d4>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <update_lcd_display+0x2cc>)
 8001fd2:	fb83 1302 	smull	r1, r3, r3, r2
 8001fd6:	1099      	asrs	r1, r3, #2
 8001fd8:	17d3      	asrs	r3, r2, #31
 8001fda:	1ac8      	subs	r0, r1, r3
 8001fdc:	4603      	mov	r3, r0
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4403      	add	r3, r0
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	1ad0      	subs	r0, r2, r3
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2103      	movs	r1, #3
 8001fea:	f7ff fa27 	bl	800143c <led7_SetDigit>
            break;
 8001fee:	e06b      	b.n	80020c8 <update_lcd_display+0x388>
 8001ff0:	200001c8 	.word	0x200001c8
 8001ff4:	080051e8 	.word	0x080051e8
 8001ff8:	200001dc 	.word	0x200001dc
 8001ffc:	20000024 	.word	0x20000024
 8002000:	20000020 	.word	0x20000020
 8002004:	08005200 	.word	0x08005200
 8002008:	200001c9 	.word	0x200001c9
 800200c:	66666667 	.word	0x66666667
 8002010:	0800521c 	.word	0x0800521c
 8002014:	200001cc 	.word	0x200001cc
 8002018:	08005234 	.word	0x08005234
 800201c:	0800524c 	.word	0x0800524c

        case MODE_MODIFY_YELLOW:
            sprintf(lcd_buffer, "MODE: MODIFY YELLOW (4)");
 8002020:	492f      	ldr	r1, [pc, #188]	@ (80020e0 <update_lcd_display+0x3a0>)
 8002022:	4830      	ldr	r0, [pc, #192]	@ (80020e4 <update_lcd_display+0x3a4>)
 8002024:	f002 fc34 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 10, lcd_buffer, WHITE, BLACK, 16, 0);
 8002028:	2300      	movs	r3, #0
 800202a:	9302      	str	r3, [sp, #8]
 800202c:	2310      	movs	r3, #16
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2300      	movs	r3, #0
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002038:	4a2a      	ldr	r2, [pc, #168]	@ (80020e4 <update_lcd_display+0x3a4>)
 800203a:	210a      	movs	r1, #10
 800203c:	200a      	movs	r0, #10
 800203e:	f7ff f8ff 	bl	8001240 <lcd_ShowStr>
            sprintf(lcd_buffer, "Value: %02d         ", temp_period_value);
 8002042:	4b29      	ldr	r3, [pc, #164]	@ (80020e8 <update_lcd_display+0x3a8>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	4928      	ldr	r1, [pc, #160]	@ (80020ec <update_lcd_display+0x3ac>)
 800204a:	4826      	ldr	r0, [pc, #152]	@ (80020e4 <update_lcd_display+0x3a4>)
 800204c:	f002 fc20 	bl	8004890 <siprintf>
            lcd_ShowStr(10, 30, lcd_buffer, YELLOW, BLACK, 24, 0);
 8002050:	2300      	movs	r3, #0
 8002052:	9302      	str	r3, [sp, #8]
 8002054:	2318      	movs	r3, #24
 8002056:	9301      	str	r3, [sp, #4]
 8002058:	2300      	movs	r3, #0
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002060:	4a20      	ldr	r2, [pc, #128]	@ (80020e4 <update_lcd_display+0x3a4>)
 8002062:	211e      	movs	r1, #30
 8002064:	200a      	movs	r0, #10
 8002066:	f7ff f8eb 	bl	8001240 <lcd_ShowStr>

            r1_light = 1; // Both Yellow
 800206a:	2301      	movs	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
            r2_light = 1;
 800206e:	2301      	movs	r3, #1
 8002070:	613b      	str	r3, [r7, #16]
            blink_y = 1;  // Enable blinking for YELLOW
 8002072:	2301      	movs	r3, #1
 8002074:	607b      	str	r3, [r7, #4]

            // Update 7-Segment LEDs
            led7_SetDigit(0, 0, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2100      	movs	r1, #0
 800207a:	2000      	movs	r0, #0
 800207c:	f7ff f9de 	bl	800143c <led7_SetDigit>
            led7_SetDigit(0, 1, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2101      	movs	r1, #1
 8002084:	2000      	movs	r0, #0
 8002086:	f7ff f9d9 	bl	800143c <led7_SetDigit>
            led7_SetDigit(temp_period_value / 10, 2, 0);
 800208a:	4b17      	ldr	r3, [pc, #92]	@ (80020e8 <update_lcd_display+0x3a8>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a18      	ldr	r2, [pc, #96]	@ (80020f0 <update_lcd_display+0x3b0>)
 8002090:	fb82 1203 	smull	r1, r2, r2, r3
 8002094:	1092      	asrs	r2, r2, #2
 8002096:	17db      	asrs	r3, r3, #31
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2200      	movs	r2, #0
 800209c:	2102      	movs	r1, #2
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f9cc 	bl	800143c <led7_SetDigit>
            led7_SetDigit(temp_period_value % 10, 3, 0);
 80020a4:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <update_lcd_display+0x3a8>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <update_lcd_display+0x3b0>)
 80020aa:	fb83 1302 	smull	r1, r3, r3, r2
 80020ae:	1099      	asrs	r1, r3, #2
 80020b0:	17d3      	asrs	r3, r2, #31
 80020b2:	1ac8      	subs	r0, r1, r3
 80020b4:	4603      	mov	r3, r0
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4403      	add	r3, r0
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	1ad0      	subs	r0, r2, r3
 80020be:	2200      	movs	r2, #0
 80020c0:	2103      	movs	r1, #3
 80020c2:	f7ff f9bb 	bl	800143c <led7_SetDigit>
            break;
 80020c6:	bf00      	nop
    }

    // 2. Call the drawing function with the determined states
    draw_traffic_lights(r1_light, r2_light, blink_r, blink_g, blink_y);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	9300      	str	r3, [sp, #0]
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	6939      	ldr	r1, [r7, #16]
 80020d2:	6978      	ldr	r0, [r7, #20]
 80020d4:	f000 f80e 	bl	80020f4 <draw_traffic_lights>
}
 80020d8:	bf00      	nop
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	08005264 	.word	0x08005264
 80020e4:	200001dc 	.word	0x200001dc
 80020e8:	200001cc 	.word	0x200001cc
 80020ec:	08005234 	.word	0x08005234
 80020f0:	66666667 	.word	0x66666667

080020f4 <draw_traffic_lights>:
 * @param r2_state State for Route 2 (Left): 0=Red, 1=Yellow, 2=Green, -1=Off
 * @param blink_r Flag (1/0) if RED lights should blink
 * @param blink_g Flag (1/0) if GREEN lights should blink
 * @param blink_y Flag (1/0) if YELLOW lights should blink
 */
static void draw_traffic_lights(int r1_state, int r2_state, int blink_r, int blink_g, int blink_y) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08c      	sub	sp, #48	@ 0x30
 80020f8:	af02      	add	r7, sp, #8
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
    // Determine logical ON/OFF state
    int r1_r_on = (r1_state == 0); // Route 1 (Right)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2b00      	cmp	r3, #0
 8002106:	bf0c      	ite	eq
 8002108:	2301      	moveq	r3, #1
 800210a:	2300      	movne	r3, #0
 800210c:	b2db      	uxtb	r3, r3
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
    int r1_y_on = (r1_state == 1);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2b01      	cmp	r3, #1
 8002114:	bf0c      	ite	eq
 8002116:	2301      	moveq	r3, #1
 8002118:	2300      	movne	r3, #0
 800211a:	b2db      	uxtb	r3, r3
 800211c:	623b      	str	r3, [r7, #32]
    int r1_g_on = (r1_state == 2);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2b02      	cmp	r3, #2
 8002122:	bf0c      	ite	eq
 8002124:	2301      	moveq	r3, #1
 8002126:	2300      	movne	r3, #0
 8002128:	b2db      	uxtb	r3, r3
 800212a:	61fb      	str	r3, [r7, #28]

    int r2_r_on = (r2_state == 0); // Route 2 (Left)
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	bf0c      	ite	eq
 8002132:	2301      	moveq	r3, #1
 8002134:	2300      	movne	r3, #0
 8002136:	b2db      	uxtb	r3, r3
 8002138:	61bb      	str	r3, [r7, #24]
    int r2_y_on = (r2_state == 1);
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2b01      	cmp	r3, #1
 800213e:	bf0c      	ite	eq
 8002140:	2301      	moveq	r3, #1
 8002142:	2300      	movne	r3, #0
 8002144:	b2db      	uxtb	r3, r3
 8002146:	617b      	str	r3, [r7, #20]
    int r2_g_on = (r2_state == 2);
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	2b02      	cmp	r3, #2
 800214c:	bf0c      	ite	eq
 800214e:	2301      	moveq	r3, #1
 8002150:	2300      	movne	r3, #0
 8002152:	b2db      	uxtb	r3, r3
 8002154:	613b      	str	r3, [r7, #16]

    // Apply blinking logic (if blink_state is 0 [OFF phase], turn off the blinking lights)
    if (blink_state == 0) {
 8002156:	4b38      	ldr	r3, [pc, #224]	@ (8002238 <draw_traffic_lights+0x144>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d114      	bne.n	8002188 <draw_traffic_lights+0x94>
        if (blink_r) { r1_r_on = 0; r2_r_on = 0; }
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <draw_traffic_lights+0x78>
 8002164:	2300      	movs	r3, #0
 8002166:	627b      	str	r3, [r7, #36]	@ 0x24
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]
        if (blink_g) { r1_g_on = 0; r2_g_on = 0; }
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <draw_traffic_lights+0x86>
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
        if (blink_y) { r1_y_on = 0; r2_y_on = 0; }
 800217a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <draw_traffic_lights+0x94>
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
    }

    // --- Draw Route 2 (Left column, x=80) ---
    // (x, y, color, radius, fill)
    lcd_DrawCircle(80, 80,  (r2_r_on) ? RED : BLACK,    20, 1); // R2 Red
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <draw_traffic_lights+0xa0>
 800218e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002192:	e000      	b.n	8002196 <draw_traffic_lights+0xa2>
 8002194:	2200      	movs	r2, #0
 8002196:	2301      	movs	r3, #1
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2314      	movs	r3, #20
 800219c:	2150      	movs	r1, #80	@ 0x50
 800219e:	2050      	movs	r0, #80	@ 0x50
 80021a0:	f7fe ffe1 	bl	8001166 <lcd_DrawCircle>
    lcd_DrawCircle(80, 130, (r2_y_on) ? YELLOW : BLACK, 20, 1); // R2 Yellow
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <draw_traffic_lights+0xbc>
 80021aa:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80021ae:	e000      	b.n	80021b2 <draw_traffic_lights+0xbe>
 80021b0:	2200      	movs	r2, #0
 80021b2:	2301      	movs	r3, #1
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2314      	movs	r3, #20
 80021b8:	2182      	movs	r1, #130	@ 0x82
 80021ba:	2050      	movs	r0, #80	@ 0x50
 80021bc:	f7fe ffd3 	bl	8001166 <lcd_DrawCircle>
    lcd_DrawCircle(80, 180, (r2_g_on) ? GREEN : BLACK,  20, 1); // R2 Green
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <draw_traffic_lights+0xd8>
 80021c6:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80021ca:	e000      	b.n	80021ce <draw_traffic_lights+0xda>
 80021cc:	2200      	movs	r2, #0
 80021ce:	2301      	movs	r3, #1
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	2314      	movs	r3, #20
 80021d4:	21b4      	movs	r1, #180	@ 0xb4
 80021d6:	2050      	movs	r0, #80	@ 0x50
 80021d8:	f7fe ffc5 	bl	8001166 <lcd_DrawCircle>

    // --- Draw Route 1 (Right column, x=160) ---
    lcd_DrawCircle(160, 80,  (r1_r_on) ? RED : BLACK,    20, 1); // R1 Red
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d002      	beq.n	80021e8 <draw_traffic_lights+0xf4>
 80021e2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80021e6:	e000      	b.n	80021ea <draw_traffic_lights+0xf6>
 80021e8:	2200      	movs	r2, #0
 80021ea:	2301      	movs	r3, #1
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2314      	movs	r3, #20
 80021f0:	2150      	movs	r1, #80	@ 0x50
 80021f2:	20a0      	movs	r0, #160	@ 0xa0
 80021f4:	f7fe ffb7 	bl	8001166 <lcd_DrawCircle>
    lcd_DrawCircle(160, 130, (r1_y_on) ? YELLOW : BLACK, 20, 1); // R1 Yellow
 80021f8:	6a3b      	ldr	r3, [r7, #32]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <draw_traffic_lights+0x110>
 80021fe:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002202:	e000      	b.n	8002206 <draw_traffic_lights+0x112>
 8002204:	2200      	movs	r2, #0
 8002206:	2301      	movs	r3, #1
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	2314      	movs	r3, #20
 800220c:	2182      	movs	r1, #130	@ 0x82
 800220e:	20a0      	movs	r0, #160	@ 0xa0
 8002210:	f7fe ffa9 	bl	8001166 <lcd_DrawCircle>
    lcd_DrawCircle(160, 180, (r1_g_on) ? GREEN : BLACK,  20, 1); // R1 Green
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d002      	beq.n	8002220 <draw_traffic_lights+0x12c>
 800221a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800221e:	e000      	b.n	8002222 <draw_traffic_lights+0x12e>
 8002220:	2200      	movs	r2, #0
 8002222:	2301      	movs	r3, #1
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	2314      	movs	r3, #20
 8002228:	21b4      	movs	r1, #180	@ 0xb4
 800222a:	20a0      	movs	r0, #160	@ 0xa0
 800222c:	f7fe ff9b 	bl	8001166 <lcd_DrawCircle>
}
 8002230:	bf00      	nop
 8002232:	3728      	adds	r7, #40	@ 0x28
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	200001d8 	.word	0x200001d8

0800223c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800223c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002274 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002240:	480d      	ldr	r0, [pc, #52]	@ (8002278 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002242:	490e      	ldr	r1, [pc, #56]	@ (800227c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002244:	4a0e      	ldr	r2, [pc, #56]	@ (8002280 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002248:	e002      	b.n	8002250 <LoopCopyDataInit>

0800224a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800224a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800224c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800224e:	3304      	adds	r3, #4

08002250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002254:	d3f9      	bcc.n	800224a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002256:	4a0b      	ldr	r2, [pc, #44]	@ (8002284 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002258:	4c0b      	ldr	r4, [pc, #44]	@ (8002288 <LoopFillZerobss+0x26>)
  movs r3, #0
 800225a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800225c:	e001      	b.n	8002262 <LoopFillZerobss>

0800225e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800225e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002260:	3204      	adds	r2, #4

08002262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002264:	d3fb      	bcc.n	800225e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002266:	f7ff fb25 	bl	80018b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800226a:	f002 fb41 	bl	80048f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800226e:	f7ff f909 	bl	8001484 <main>
  bx  lr    
 8002272:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002274:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800227c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002280:	08008250 	.word	0x08008250
  ldr r2, =_sbss
 8002284:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002288:	2000035c 	.word	0x2000035c

0800228c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800228c:	e7fe      	b.n	800228c <ADC_IRQHandler>
	...

08002290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002294:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <HAL_Init+0x40>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a0d      	ldr	r2, [pc, #52]	@ (80022d0 <HAL_Init+0x40>)
 800229a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800229e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022a0:	4b0b      	ldr	r3, [pc, #44]	@ (80022d0 <HAL_Init+0x40>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0a      	ldr	r2, [pc, #40]	@ (80022d0 <HAL_Init+0x40>)
 80022a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022ac:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <HAL_Init+0x40>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a07      	ldr	r2, [pc, #28]	@ (80022d0 <HAL_Init+0x40>)
 80022b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b8:	2003      	movs	r0, #3
 80022ba:	f000 f94f 	bl	800255c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022be:	200f      	movs	r0, #15
 80022c0:	f000 f808 	bl	80022d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022c4:	f7ff fa5e 	bl	8001784 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40023c00 	.word	0x40023c00

080022d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022dc:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <HAL_InitTick+0x54>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	4b12      	ldr	r3, [pc, #72]	@ (800232c <HAL_InitTick+0x58>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	4619      	mov	r1, r3
 80022e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80022ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f967 	bl	80025c6 <HAL_SYSTICK_Config>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e00e      	b.n	8002320 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b0f      	cmp	r3, #15
 8002306:	d80a      	bhi.n	800231e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002308:	2200      	movs	r2, #0
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	f04f 30ff 	mov.w	r0, #4294967295
 8002310:	f000 f92f 	bl	8002572 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002314:	4a06      	ldr	r2, [pc, #24]	@ (8002330 <HAL_InitTick+0x5c>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800231a:	2300      	movs	r3, #0
 800231c:	e000      	b.n	8002320 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000010 	.word	0x20000010
 800232c:	2000002c 	.word	0x2000002c
 8002330:	20000028 	.word	0x20000028

08002334 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002338:	4b06      	ldr	r3, [pc, #24]	@ (8002354 <HAL_IncTick+0x20>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <HAL_IncTick+0x24>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4413      	add	r3, r2
 8002344:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <HAL_IncTick+0x24>)
 8002346:	6013      	str	r3, [r2, #0]
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	2000002c 	.word	0x2000002c
 8002358:	20000210 	.word	0x20000210

0800235c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  return uwTick;
 8002360:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <HAL_GetTick+0x14>)
 8002362:	681b      	ldr	r3, [r3, #0]
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	20000210 	.word	0x20000210

08002374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800237c:	f7ff ffee 	bl	800235c <HAL_GetTick>
 8002380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800238c:	d005      	beq.n	800239a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800238e:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <HAL_Delay+0x44>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	4413      	add	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800239a:	bf00      	nop
 800239c:	f7ff ffde 	bl	800235c <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d8f7      	bhi.n	800239c <HAL_Delay+0x28>
  {
  }
}
 80023ac:	bf00      	nop
 80023ae:	bf00      	nop
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	2000002c 	.word	0x2000002c

080023bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f003 0307 	and.w	r3, r3, #7
 80023ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <__NVIC_SetPriorityGrouping+0x44>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023d8:	4013      	ands	r3, r2
 80023da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ee:	4a04      	ldr	r2, [pc, #16]	@ (8002400 <__NVIC_SetPriorityGrouping+0x44>)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	60d3      	str	r3, [r2, #12]
}
 80023f4:	bf00      	nop
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002408:	4b04      	ldr	r3, [pc, #16]	@ (800241c <__NVIC_GetPriorityGrouping+0x18>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	0a1b      	lsrs	r3, r3, #8
 800240e:	f003 0307 	and.w	r3, r3, #7
}
 8002412:	4618      	mov	r0, r3
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242e:	2b00      	cmp	r3, #0
 8002430:	db0b      	blt.n	800244a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	f003 021f 	and.w	r2, r3, #31
 8002438:	4907      	ldr	r1, [pc, #28]	@ (8002458 <__NVIC_EnableIRQ+0x38>)
 800243a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243e:	095b      	lsrs	r3, r3, #5
 8002440:	2001      	movs	r0, #1
 8002442:	fa00 f202 	lsl.w	r2, r0, r2
 8002446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000e100 	.word	0xe000e100

0800245c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	6039      	str	r1, [r7, #0]
 8002466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246c:	2b00      	cmp	r3, #0
 800246e:	db0a      	blt.n	8002486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	b2da      	uxtb	r2, r3
 8002474:	490c      	ldr	r1, [pc, #48]	@ (80024a8 <__NVIC_SetPriority+0x4c>)
 8002476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247a:	0112      	lsls	r2, r2, #4
 800247c:	b2d2      	uxtb	r2, r2
 800247e:	440b      	add	r3, r1
 8002480:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002484:	e00a      	b.n	800249c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	b2da      	uxtb	r2, r3
 800248a:	4908      	ldr	r1, [pc, #32]	@ (80024ac <__NVIC_SetPriority+0x50>)
 800248c:	79fb      	ldrb	r3, [r7, #7]
 800248e:	f003 030f 	and.w	r3, r3, #15
 8002492:	3b04      	subs	r3, #4
 8002494:	0112      	lsls	r2, r2, #4
 8002496:	b2d2      	uxtb	r2, r2
 8002498:	440b      	add	r3, r1
 800249a:	761a      	strb	r2, [r3, #24]
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000e100 	.word	0xe000e100
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b089      	sub	sp, #36	@ 0x24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	f1c3 0307 	rsb	r3, r3, #7
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	bf28      	it	cs
 80024ce:	2304      	movcs	r3, #4
 80024d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	3304      	adds	r3, #4
 80024d6:	2b06      	cmp	r3, #6
 80024d8:	d902      	bls.n	80024e0 <NVIC_EncodePriority+0x30>
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	3b03      	subs	r3, #3
 80024de:	e000      	b.n	80024e2 <NVIC_EncodePriority+0x32>
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e4:	f04f 32ff 	mov.w	r2, #4294967295
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43da      	mvns	r2, r3
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	401a      	ands	r2, r3
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024f8:	f04f 31ff 	mov.w	r1, #4294967295
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002502:	43d9      	mvns	r1, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002508:	4313      	orrs	r3, r2
         );
}
 800250a:	4618      	mov	r0, r3
 800250c:	3724      	adds	r7, #36	@ 0x24
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3b01      	subs	r3, #1
 8002524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002528:	d301      	bcc.n	800252e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252a:	2301      	movs	r3, #1
 800252c:	e00f      	b.n	800254e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800252e:	4a0a      	ldr	r2, [pc, #40]	@ (8002558 <SysTick_Config+0x40>)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3b01      	subs	r3, #1
 8002534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002536:	210f      	movs	r1, #15
 8002538:	f04f 30ff 	mov.w	r0, #4294967295
 800253c:	f7ff ff8e 	bl	800245c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002540:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <SysTick_Config+0x40>)
 8002542:	2200      	movs	r2, #0
 8002544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002546:	4b04      	ldr	r3, [pc, #16]	@ (8002558 <SysTick_Config+0x40>)
 8002548:	2207      	movs	r2, #7
 800254a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	e000e010 	.word	0xe000e010

0800255c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f7ff ff29 	bl	80023bc <__NVIC_SetPriorityGrouping>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002572:	b580      	push	{r7, lr}
 8002574:	b086      	sub	sp, #24
 8002576:	af00      	add	r7, sp, #0
 8002578:	4603      	mov	r3, r0
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002584:	f7ff ff3e 	bl	8002404 <__NVIC_GetPriorityGrouping>
 8002588:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	68b9      	ldr	r1, [r7, #8]
 800258e:	6978      	ldr	r0, [r7, #20]
 8002590:	f7ff ff8e 	bl	80024b0 <NVIC_EncodePriority>
 8002594:	4602      	mov	r2, r0
 8002596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259a:	4611      	mov	r1, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff ff5d 	bl	800245c <__NVIC_SetPriority>
}
 80025a2:	bf00      	nop
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	4603      	mov	r3, r0
 80025b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff ff31 	bl	8002420 <__NVIC_EnableIRQ>
}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b082      	sub	sp, #8
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff ffa2 	bl	8002518 <SysTick_Config>
 80025d4:	4603      	mov	r3, r0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b089      	sub	sp, #36	@ 0x24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	e16b      	b.n	80028d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025fc:	2201      	movs	r2, #1
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	4013      	ands	r3, r2
 800260e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	429a      	cmp	r2, r3
 8002616:	f040 815a 	bne.w	80028ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	2b01      	cmp	r3, #1
 8002624:	d005      	beq.n	8002632 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800262e:	2b02      	cmp	r3, #2
 8002630:	d130      	bne.n	8002694 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	2203      	movs	r2, #3
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4313      	orrs	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002668:	2201      	movs	r2, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	f003 0201 	and.w	r2, r3, #1
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b03      	cmp	r3, #3
 800269e:	d017      	beq.n	80026d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	2203      	movs	r2, #3
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d123      	bne.n	8002724 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	08da      	lsrs	r2, r3, #3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	3208      	adds	r2, #8
 80026e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	f003 0307 	and.w	r3, r3, #7
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	220f      	movs	r2, #15
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	08da      	lsrs	r2, r3, #3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3208      	adds	r2, #8
 800271e:	69b9      	ldr	r1, [r7, #24]
 8002720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	2203      	movs	r2, #3
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4013      	ands	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 0203 	and.w	r2, r3, #3
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002760:	2b00      	cmp	r3, #0
 8002762:	f000 80b4 	beq.w	80028ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	60fb      	str	r3, [r7, #12]
 800276a:	4b60      	ldr	r3, [pc, #384]	@ (80028ec <HAL_GPIO_Init+0x30c>)
 800276c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800276e:	4a5f      	ldr	r2, [pc, #380]	@ (80028ec <HAL_GPIO_Init+0x30c>)
 8002770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002774:	6453      	str	r3, [r2, #68]	@ 0x44
 8002776:	4b5d      	ldr	r3, [pc, #372]	@ (80028ec <HAL_GPIO_Init+0x30c>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002782:	4a5b      	ldr	r2, [pc, #364]	@ (80028f0 <HAL_GPIO_Init+0x310>)
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	3302      	adds	r3, #2
 800278a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	220f      	movs	r2, #15
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43db      	mvns	r3, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4013      	ands	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a52      	ldr	r2, [pc, #328]	@ (80028f4 <HAL_GPIO_Init+0x314>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d02b      	beq.n	8002806 <HAL_GPIO_Init+0x226>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a51      	ldr	r2, [pc, #324]	@ (80028f8 <HAL_GPIO_Init+0x318>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d025      	beq.n	8002802 <HAL_GPIO_Init+0x222>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a50      	ldr	r2, [pc, #320]	@ (80028fc <HAL_GPIO_Init+0x31c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d01f      	beq.n	80027fe <HAL_GPIO_Init+0x21e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4f      	ldr	r2, [pc, #316]	@ (8002900 <HAL_GPIO_Init+0x320>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d019      	beq.n	80027fa <HAL_GPIO_Init+0x21a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4e      	ldr	r2, [pc, #312]	@ (8002904 <HAL_GPIO_Init+0x324>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d013      	beq.n	80027f6 <HAL_GPIO_Init+0x216>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a4d      	ldr	r2, [pc, #308]	@ (8002908 <HAL_GPIO_Init+0x328>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00d      	beq.n	80027f2 <HAL_GPIO_Init+0x212>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a4c      	ldr	r2, [pc, #304]	@ (800290c <HAL_GPIO_Init+0x32c>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <HAL_GPIO_Init+0x20e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4b      	ldr	r2, [pc, #300]	@ (8002910 <HAL_GPIO_Init+0x330>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d101      	bne.n	80027ea <HAL_GPIO_Init+0x20a>
 80027e6:	2307      	movs	r3, #7
 80027e8:	e00e      	b.n	8002808 <HAL_GPIO_Init+0x228>
 80027ea:	2308      	movs	r3, #8
 80027ec:	e00c      	b.n	8002808 <HAL_GPIO_Init+0x228>
 80027ee:	2306      	movs	r3, #6
 80027f0:	e00a      	b.n	8002808 <HAL_GPIO_Init+0x228>
 80027f2:	2305      	movs	r3, #5
 80027f4:	e008      	b.n	8002808 <HAL_GPIO_Init+0x228>
 80027f6:	2304      	movs	r3, #4
 80027f8:	e006      	b.n	8002808 <HAL_GPIO_Init+0x228>
 80027fa:	2303      	movs	r3, #3
 80027fc:	e004      	b.n	8002808 <HAL_GPIO_Init+0x228>
 80027fe:	2302      	movs	r3, #2
 8002800:	e002      	b.n	8002808 <HAL_GPIO_Init+0x228>
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <HAL_GPIO_Init+0x228>
 8002806:	2300      	movs	r3, #0
 8002808:	69fa      	ldr	r2, [r7, #28]
 800280a:	f002 0203 	and.w	r2, r2, #3
 800280e:	0092      	lsls	r2, r2, #2
 8002810:	4093      	lsls	r3, r2
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4313      	orrs	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002818:	4935      	ldr	r1, [pc, #212]	@ (80028f0 <HAL_GPIO_Init+0x310>)
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	089b      	lsrs	r3, r3, #2
 800281e:	3302      	adds	r3, #2
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002826:	4b3b      	ldr	r3, [pc, #236]	@ (8002914 <HAL_GPIO_Init+0x334>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800284a:	4a32      	ldr	r2, [pc, #200]	@ (8002914 <HAL_GPIO_Init+0x334>)
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002850:	4b30      	ldr	r3, [pc, #192]	@ (8002914 <HAL_GPIO_Init+0x334>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	43db      	mvns	r3, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4013      	ands	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	4313      	orrs	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002874:	4a27      	ldr	r2, [pc, #156]	@ (8002914 <HAL_GPIO_Init+0x334>)
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287a:	4b26      	ldr	r3, [pc, #152]	@ (8002914 <HAL_GPIO_Init+0x334>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	43db      	mvns	r3, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4013      	ands	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800289e:	4a1d      	ldr	r2, [pc, #116]	@ (8002914 <HAL_GPIO_Init+0x334>)
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <HAL_GPIO_Init+0x334>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028c8:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <HAL_GPIO_Init+0x334>)
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	3301      	adds	r3, #1
 80028d2:	61fb      	str	r3, [r7, #28]
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	2b0f      	cmp	r3, #15
 80028d8:	f67f ae90 	bls.w	80025fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	3724      	adds	r7, #36	@ 0x24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40013800 	.word	0x40013800
 80028f4:	40020000 	.word	0x40020000
 80028f8:	40020400 	.word	0x40020400
 80028fc:	40020800 	.word	0x40020800
 8002900:	40020c00 	.word	0x40020c00
 8002904:	40021000 	.word	0x40021000
 8002908:	40021400 	.word	0x40021400
 800290c:	40021800 	.word	0x40021800
 8002910:	40021c00 	.word	0x40021c00
 8002914:	40013c00 	.word	0x40013c00

08002918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	460b      	mov	r3, r1
 8002922:	807b      	strh	r3, [r7, #2]
 8002924:	4613      	mov	r3, r2
 8002926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002928:	787b      	ldrb	r3, [r7, #1]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800292e:	887a      	ldrh	r2, [r7, #2]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002934:	e003      	b.n	800293e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002936:	887b      	ldrh	r3, [r7, #2]
 8002938:	041a      	lsls	r2, r3, #16
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	619a      	str	r2, [r3, #24]
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e267      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b00      	cmp	r3, #0
 8002968:	d075      	beq.n	8002a56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800296a:	4b88      	ldr	r3, [pc, #544]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b04      	cmp	r3, #4
 8002974:	d00c      	beq.n	8002990 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002976:	4b85      	ldr	r3, [pc, #532]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800297e:	2b08      	cmp	r3, #8
 8002980:	d112      	bne.n	80029a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002982:	4b82      	ldr	r3, [pc, #520]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800298a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800298e:	d10b      	bne.n	80029a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002990:	4b7e      	ldr	r3, [pc, #504]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d05b      	beq.n	8002a54 <HAL_RCC_OscConfig+0x108>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d157      	bne.n	8002a54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e242      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029b0:	d106      	bne.n	80029c0 <HAL_RCC_OscConfig+0x74>
 80029b2:	4b76      	ldr	r3, [pc, #472]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a75      	ldr	r2, [pc, #468]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	e01d      	b.n	80029fc <HAL_RCC_OscConfig+0xb0>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029c8:	d10c      	bne.n	80029e4 <HAL_RCC_OscConfig+0x98>
 80029ca:	4b70      	ldr	r3, [pc, #448]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a6f      	ldr	r2, [pc, #444]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	4b6d      	ldr	r3, [pc, #436]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a6c      	ldr	r2, [pc, #432]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e0:	6013      	str	r3, [r2, #0]
 80029e2:	e00b      	b.n	80029fc <HAL_RCC_OscConfig+0xb0>
 80029e4:	4b69      	ldr	r3, [pc, #420]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a68      	ldr	r2, [pc, #416]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ee:	6013      	str	r3, [r2, #0]
 80029f0:	4b66      	ldr	r3, [pc, #408]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a65      	ldr	r2, [pc, #404]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 80029f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d013      	beq.n	8002a2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a04:	f7ff fcaa 	bl	800235c <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a0c:	f7ff fca6 	bl	800235c <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b64      	cmp	r3, #100	@ 0x64
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e207      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a1e:	4b5b      	ldr	r3, [pc, #364]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0f0      	beq.n	8002a0c <HAL_RCC_OscConfig+0xc0>
 8002a2a:	e014      	b.n	8002a56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2c:	f7ff fc96 	bl	800235c <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a34:	f7ff fc92 	bl	800235c <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b64      	cmp	r3, #100	@ 0x64
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e1f3      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a46:	4b51      	ldr	r3, [pc, #324]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1f0      	bne.n	8002a34 <HAL_RCC_OscConfig+0xe8>
 8002a52:	e000      	b.n	8002a56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d063      	beq.n	8002b2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a62:	4b4a      	ldr	r3, [pc, #296]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 030c 	and.w	r3, r3, #12
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00b      	beq.n	8002a86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a6e:	4b47      	ldr	r3, [pc, #284]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a76:	2b08      	cmp	r3, #8
 8002a78:	d11c      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a7a:	4b44      	ldr	r3, [pc, #272]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d116      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a86:	4b41      	ldr	r3, [pc, #260]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d005      	beq.n	8002a9e <HAL_RCC_OscConfig+0x152>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d001      	beq.n	8002a9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e1c7      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	4937      	ldr	r1, [pc, #220]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab2:	e03a      	b.n	8002b2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d020      	beq.n	8002afe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002abc:	4b34      	ldr	r3, [pc, #208]	@ (8002b90 <HAL_RCC_OscConfig+0x244>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac2:	f7ff fc4b 	bl	800235c <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac8:	e008      	b.n	8002adc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aca:	f7ff fc47 	bl	800235c <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e1a8      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002adc:	4b2b      	ldr	r3, [pc, #172]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f0      	beq.n	8002aca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae8:	4b28      	ldr	r3, [pc, #160]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	4925      	ldr	r1, [pc, #148]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	600b      	str	r3, [r1, #0]
 8002afc:	e015      	b.n	8002b2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002afe:	4b24      	ldr	r3, [pc, #144]	@ (8002b90 <HAL_RCC_OscConfig+0x244>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7ff fc2a 	bl	800235c <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b0c:	f7ff fc26 	bl	800235c <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e187      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d036      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d016      	beq.n	8002b6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b3e:	4b15      	ldr	r3, [pc, #84]	@ (8002b94 <HAL_RCC_OscConfig+0x248>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b44:	f7ff fc0a 	bl	800235c <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b4c:	f7ff fc06 	bl	800235c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e167      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b8c <HAL_RCC_OscConfig+0x240>)
 8002b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0x200>
 8002b6a:	e01b      	b.n	8002ba4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b6c:	4b09      	ldr	r3, [pc, #36]	@ (8002b94 <HAL_RCC_OscConfig+0x248>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b72:	f7ff fbf3 	bl	800235c <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b78:	e00e      	b.n	8002b98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b7a:	f7ff fbef 	bl	800235c <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d907      	bls.n	8002b98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e150      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	42470000 	.word	0x42470000
 8002b94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b98:	4b88      	ldr	r3, [pc, #544]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1ea      	bne.n	8002b7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0304 	and.w	r3, r3, #4
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 8097 	beq.w	8002ce0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bb6:	4b81      	ldr	r3, [pc, #516]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10f      	bne.n	8002be2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	4b7d      	ldr	r3, [pc, #500]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	4a7c      	ldr	r2, [pc, #496]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bd2:	4b7a      	ldr	r3, [pc, #488]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bde:	2301      	movs	r3, #1
 8002be0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be2:	4b77      	ldr	r3, [pc, #476]	@ (8002dc0 <HAL_RCC_OscConfig+0x474>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d118      	bne.n	8002c20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bee:	4b74      	ldr	r3, [pc, #464]	@ (8002dc0 <HAL_RCC_OscConfig+0x474>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a73      	ldr	r2, [pc, #460]	@ (8002dc0 <HAL_RCC_OscConfig+0x474>)
 8002bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bfa:	f7ff fbaf 	bl	800235c <HAL_GetTick>
 8002bfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c02:	f7ff fbab 	bl	800235c <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e10c      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c14:	4b6a      	ldr	r3, [pc, #424]	@ (8002dc0 <HAL_RCC_OscConfig+0x474>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0f0      	beq.n	8002c02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d106      	bne.n	8002c36 <HAL_RCC_OscConfig+0x2ea>
 8002c28:	4b64      	ldr	r3, [pc, #400]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c2c:	4a63      	ldr	r2, [pc, #396]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c34:	e01c      	b.n	8002c70 <HAL_RCC_OscConfig+0x324>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	2b05      	cmp	r3, #5
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCC_OscConfig+0x30c>
 8002c3e:	4b5f      	ldr	r3, [pc, #380]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c42:	4a5e      	ldr	r2, [pc, #376]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c4a:	4b5c      	ldr	r3, [pc, #368]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4e:	4a5b      	ldr	r2, [pc, #364]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c56:	e00b      	b.n	8002c70 <HAL_RCC_OscConfig+0x324>
 8002c58:	4b58      	ldr	r3, [pc, #352]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5c:	4a57      	ldr	r2, [pc, #348]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c5e:	f023 0301 	bic.w	r3, r3, #1
 8002c62:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c64:	4b55      	ldr	r3, [pc, #340]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c68:	4a54      	ldr	r2, [pc, #336]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c6a:	f023 0304 	bic.w	r3, r3, #4
 8002c6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d015      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c78:	f7ff fb70 	bl	800235c <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c7e:	e00a      	b.n	8002c96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c80:	f7ff fb6c 	bl	800235c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e0cb      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c96:	4b49      	ldr	r3, [pc, #292]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0ee      	beq.n	8002c80 <HAL_RCC_OscConfig+0x334>
 8002ca2:	e014      	b.n	8002cce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca4:	f7ff fb5a 	bl	800235c <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002caa:	e00a      	b.n	8002cc2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cac:	f7ff fb56 	bl	800235c <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e0b5      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1ee      	bne.n	8002cac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cce:	7dfb      	ldrb	r3, [r7, #23]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d105      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd4:	4b39      	ldr	r3, [pc, #228]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	4a38      	ldr	r2, [pc, #224]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002cda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 80a1 	beq.w	8002e2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cea:	4b34      	ldr	r3, [pc, #208]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 030c 	and.w	r3, r3, #12
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d05c      	beq.n	8002db0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d141      	bne.n	8002d82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfe:	4b31      	ldr	r3, [pc, #196]	@ (8002dc4 <HAL_RCC_OscConfig+0x478>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7ff fb2a 	bl	800235c <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d0c:	f7ff fb26 	bl	800235c <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e087      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d1e:	4b27      	ldr	r3, [pc, #156]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69da      	ldr	r2, [r3, #28]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d38:	019b      	lsls	r3, r3, #6
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d40:	085b      	lsrs	r3, r3, #1
 8002d42:	3b01      	subs	r3, #1
 8002d44:	041b      	lsls	r3, r3, #16
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	061b      	lsls	r3, r3, #24
 8002d4e:	491b      	ldr	r1, [pc, #108]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d54:	4b1b      	ldr	r3, [pc, #108]	@ (8002dc4 <HAL_RCC_OscConfig+0x478>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5a:	f7ff faff 	bl	800235c <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d62:	f7ff fafb 	bl	800235c <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e05c      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d74:	4b11      	ldr	r3, [pc, #68]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f0      	beq.n	8002d62 <HAL_RCC_OscConfig+0x416>
 8002d80:	e054      	b.n	8002e2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d82:	4b10      	ldr	r3, [pc, #64]	@ (8002dc4 <HAL_RCC_OscConfig+0x478>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d88:	f7ff fae8 	bl	800235c <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d90:	f7ff fae4 	bl	800235c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e045      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da2:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <HAL_RCC_OscConfig+0x470>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x444>
 8002dae:	e03d      	b.n	8002e2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d107      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e038      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	40007000 	.word	0x40007000
 8002dc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e38 <HAL_RCC_OscConfig+0x4ec>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d028      	beq.n	8002e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d121      	bne.n	8002e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d11a      	bne.n	8002e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002df8:	4013      	ands	r3, r2
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d111      	bne.n	8002e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0e:	085b      	lsrs	r3, r3, #1
 8002e10:	3b01      	subs	r3, #1
 8002e12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d107      	bne.n	8002e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d001      	beq.n	8002e2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e000      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3718      	adds	r7, #24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40023800 	.word	0x40023800

08002e3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d101      	bne.n	8002e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e0cc      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e50:	4b68      	ldr	r3, [pc, #416]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d90c      	bls.n	8002e78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e5e:	4b65      	ldr	r3, [pc, #404]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e66:	4b63      	ldr	r3, [pc, #396]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d001      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e0b8      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d020      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d005      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e90:	4b59      	ldr	r3, [pc, #356]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4a58      	ldr	r2, [pc, #352]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0308 	and.w	r3, r3, #8
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ea8:	4b53      	ldr	r3, [pc, #332]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4a52      	ldr	r2, [pc, #328]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002eb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eb4:	4b50      	ldr	r3, [pc, #320]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	494d      	ldr	r1, [pc, #308]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d044      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d107      	bne.n	8002eea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eda:	4b47      	ldr	r3, [pc, #284]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d119      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e07f      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d003      	beq.n	8002efa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d107      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002efa:	4b3f      	ldr	r3, [pc, #252]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d109      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e06f      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f0a:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e067      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f1a:	4b37      	ldr	r3, [pc, #220]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f023 0203 	bic.w	r2, r3, #3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	4934      	ldr	r1, [pc, #208]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f2c:	f7ff fa16 	bl	800235c <HAL_GetTick>
 8002f30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f32:	e00a      	b.n	8002f4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f34:	f7ff fa12 	bl	800235c <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e04f      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 020c 	and.w	r2, r3, #12
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d1eb      	bne.n	8002f34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b25      	ldr	r3, [pc, #148]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d20c      	bcs.n	8002f84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b22      	ldr	r3, [pc, #136]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f6c:	683a      	ldr	r2, [r7, #0]
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f72:	4b20      	ldr	r3, [pc, #128]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d001      	beq.n	8002f84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e032      	b.n	8002fea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d008      	beq.n	8002fa2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f90:	4b19      	ldr	r3, [pc, #100]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	4916      	ldr	r1, [pc, #88]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d009      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fae:	4b12      	ldr	r3, [pc, #72]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	490e      	ldr	r1, [pc, #56]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fc2:	f000 f821 	bl	8003008 <HAL_RCC_GetSysClockFreq>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	091b      	lsrs	r3, r3, #4
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	490a      	ldr	r1, [pc, #40]	@ (8002ffc <HAL_RCC_ClockConfig+0x1c0>)
 8002fd4:	5ccb      	ldrb	r3, [r1, r3]
 8002fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fda:	4a09      	ldr	r2, [pc, #36]	@ (8003000 <HAL_RCC_ClockConfig+0x1c4>)
 8002fdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fde:	4b09      	ldr	r3, [pc, #36]	@ (8003004 <HAL_RCC_ClockConfig+0x1c8>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff f976 	bl	80022d4 <HAL_InitTick>

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40023c00 	.word	0x40023c00
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	080081fc 	.word	0x080081fc
 8003000:	20000010 	.word	0x20000010
 8003004:	20000028 	.word	0x20000028

08003008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800300c:	b094      	sub	sp, #80	@ 0x50
 800300e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	647b      	str	r3, [r7, #68]	@ 0x44
 8003014:	2300      	movs	r3, #0
 8003016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003018:	2300      	movs	r3, #0
 800301a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003020:	4b79      	ldr	r3, [pc, #484]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x200>)
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 030c 	and.w	r3, r3, #12
 8003028:	2b08      	cmp	r3, #8
 800302a:	d00d      	beq.n	8003048 <HAL_RCC_GetSysClockFreq+0x40>
 800302c:	2b08      	cmp	r3, #8
 800302e:	f200 80e1 	bhi.w	80031f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003032:	2b00      	cmp	r3, #0
 8003034:	d002      	beq.n	800303c <HAL_RCC_GetSysClockFreq+0x34>
 8003036:	2b04      	cmp	r3, #4
 8003038:	d003      	beq.n	8003042 <HAL_RCC_GetSysClockFreq+0x3a>
 800303a:	e0db      	b.n	80031f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800303c:	4b73      	ldr	r3, [pc, #460]	@ (800320c <HAL_RCC_GetSysClockFreq+0x204>)
 800303e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003040:	e0db      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003042:	4b73      	ldr	r3, [pc, #460]	@ (8003210 <HAL_RCC_GetSysClockFreq+0x208>)
 8003044:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003046:	e0d8      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003048:	4b6f      	ldr	r3, [pc, #444]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x200>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003050:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003052:	4b6d      	ldr	r3, [pc, #436]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x200>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d063      	beq.n	8003126 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800305e:	4b6a      	ldr	r3, [pc, #424]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x200>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	099b      	lsrs	r3, r3, #6
 8003064:	2200      	movs	r2, #0
 8003066:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003068:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800306a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800306c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003070:	633b      	str	r3, [r7, #48]	@ 0x30
 8003072:	2300      	movs	r3, #0
 8003074:	637b      	str	r3, [r7, #52]	@ 0x34
 8003076:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800307a:	4622      	mov	r2, r4
 800307c:	462b      	mov	r3, r5
 800307e:	f04f 0000 	mov.w	r0, #0
 8003082:	f04f 0100 	mov.w	r1, #0
 8003086:	0159      	lsls	r1, r3, #5
 8003088:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800308c:	0150      	lsls	r0, r2, #5
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	4621      	mov	r1, r4
 8003094:	1a51      	subs	r1, r2, r1
 8003096:	6139      	str	r1, [r7, #16]
 8003098:	4629      	mov	r1, r5
 800309a:	eb63 0301 	sbc.w	r3, r3, r1
 800309e:	617b      	str	r3, [r7, #20]
 80030a0:	f04f 0200 	mov.w	r2, #0
 80030a4:	f04f 0300 	mov.w	r3, #0
 80030a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030ac:	4659      	mov	r1, fp
 80030ae:	018b      	lsls	r3, r1, #6
 80030b0:	4651      	mov	r1, sl
 80030b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030b6:	4651      	mov	r1, sl
 80030b8:	018a      	lsls	r2, r1, #6
 80030ba:	4651      	mov	r1, sl
 80030bc:	ebb2 0801 	subs.w	r8, r2, r1
 80030c0:	4659      	mov	r1, fp
 80030c2:	eb63 0901 	sbc.w	r9, r3, r1
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030da:	4690      	mov	r8, r2
 80030dc:	4699      	mov	r9, r3
 80030de:	4623      	mov	r3, r4
 80030e0:	eb18 0303 	adds.w	r3, r8, r3
 80030e4:	60bb      	str	r3, [r7, #8]
 80030e6:	462b      	mov	r3, r5
 80030e8:	eb49 0303 	adc.w	r3, r9, r3
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	f04f 0300 	mov.w	r3, #0
 80030f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030fa:	4629      	mov	r1, r5
 80030fc:	024b      	lsls	r3, r1, #9
 80030fe:	4621      	mov	r1, r4
 8003100:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003104:	4621      	mov	r1, r4
 8003106:	024a      	lsls	r2, r1, #9
 8003108:	4610      	mov	r0, r2
 800310a:	4619      	mov	r1, r3
 800310c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800310e:	2200      	movs	r2, #0
 8003110:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003112:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003114:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003118:	f7fd f8aa 	bl	8000270 <__aeabi_uldivmod>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4613      	mov	r3, r2
 8003122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003124:	e058      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003126:	4b38      	ldr	r3, [pc, #224]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x200>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	099b      	lsrs	r3, r3, #6
 800312c:	2200      	movs	r2, #0
 800312e:	4618      	mov	r0, r3
 8003130:	4611      	mov	r1, r2
 8003132:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003136:	623b      	str	r3, [r7, #32]
 8003138:	2300      	movs	r3, #0
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
 800313c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003140:	4642      	mov	r2, r8
 8003142:	464b      	mov	r3, r9
 8003144:	f04f 0000 	mov.w	r0, #0
 8003148:	f04f 0100 	mov.w	r1, #0
 800314c:	0159      	lsls	r1, r3, #5
 800314e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003152:	0150      	lsls	r0, r2, #5
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4641      	mov	r1, r8
 800315a:	ebb2 0a01 	subs.w	sl, r2, r1
 800315e:	4649      	mov	r1, r9
 8003160:	eb63 0b01 	sbc.w	fp, r3, r1
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	f04f 0300 	mov.w	r3, #0
 800316c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003170:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003174:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003178:	ebb2 040a 	subs.w	r4, r2, sl
 800317c:	eb63 050b 	sbc.w	r5, r3, fp
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	f04f 0300 	mov.w	r3, #0
 8003188:	00eb      	lsls	r3, r5, #3
 800318a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800318e:	00e2      	lsls	r2, r4, #3
 8003190:	4614      	mov	r4, r2
 8003192:	461d      	mov	r5, r3
 8003194:	4643      	mov	r3, r8
 8003196:	18e3      	adds	r3, r4, r3
 8003198:	603b      	str	r3, [r7, #0]
 800319a:	464b      	mov	r3, r9
 800319c:	eb45 0303 	adc.w	r3, r5, r3
 80031a0:	607b      	str	r3, [r7, #4]
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031ae:	4629      	mov	r1, r5
 80031b0:	028b      	lsls	r3, r1, #10
 80031b2:	4621      	mov	r1, r4
 80031b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031b8:	4621      	mov	r1, r4
 80031ba:	028a      	lsls	r2, r1, #10
 80031bc:	4610      	mov	r0, r2
 80031be:	4619      	mov	r1, r3
 80031c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031c2:	2200      	movs	r2, #0
 80031c4:	61bb      	str	r3, [r7, #24]
 80031c6:	61fa      	str	r2, [r7, #28]
 80031c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031cc:	f7fd f850 	bl	8000270 <__aeabi_uldivmod>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4613      	mov	r3, r2
 80031d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x200>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	0c1b      	lsrs	r3, r3, #16
 80031de:	f003 0303 	and.w	r3, r3, #3
 80031e2:	3301      	adds	r3, #1
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80031e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031f2:	e002      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031f4:	4b05      	ldr	r3, [pc, #20]	@ (800320c <HAL_RCC_GetSysClockFreq+0x204>)
 80031f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3750      	adds	r7, #80	@ 0x50
 8003200:	46bd      	mov	sp, r7
 8003202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003206:	bf00      	nop
 8003208:	40023800 	.word	0x40023800
 800320c:	00f42400 	.word	0x00f42400
 8003210:	007a1200 	.word	0x007a1200

08003214 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e07b      	b.n	800331e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	2b00      	cmp	r3, #0
 800322c:	d108      	bne.n	8003240 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003236:	d009      	beq.n	800324c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	61da      	str	r2, [r3, #28]
 800323e:	e005      	b.n	800324c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fe fa44 	bl	80016f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003282:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003294:	431a      	orrs	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032c6:	431a      	orrs	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032d0:	ea42 0103 	orr.w	r1, r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	0c1b      	lsrs	r3, r3, #16
 80032ea:	f003 0104 	and.w	r1, r3, #4
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f2:	f003 0210 	and.w	r2, r3, #16
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69da      	ldr	r2, [r3, #28]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800330c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}

08003326 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b088      	sub	sp, #32
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	603b      	str	r3, [r7, #0]
 8003332:	4613      	mov	r3, r2
 8003334:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_SPI_Transmit+0x22>
 8003344:	2302      	movs	r3, #2
 8003346:	e126      	b.n	8003596 <HAL_SPI_Transmit+0x270>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003350:	f7ff f804 	bl	800235c <HAL_GetTick>
 8003354:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003356:	88fb      	ldrh	r3, [r7, #6]
 8003358:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b01      	cmp	r3, #1
 8003364:	d002      	beq.n	800336c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	77fb      	strb	r3, [r7, #31]
    goto error;
 800336a:	e10b      	b.n	8003584 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d002      	beq.n	8003378 <HAL_SPI_Transmit+0x52>
 8003372:	88fb      	ldrh	r3, [r7, #6]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d102      	bne.n	800337e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800337c:	e102      	b.n	8003584 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2203      	movs	r2, #3
 8003382:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	88fa      	ldrh	r2, [r7, #6]
 8003396:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	88fa      	ldrh	r2, [r7, #6]
 800339c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033c4:	d10f      	bne.n	80033e6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f0:	2b40      	cmp	r3, #64	@ 0x40
 80033f2:	d007      	beq.n	8003404 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003402:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800340c:	d14b      	bne.n	80034a6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d002      	beq.n	800341c <HAL_SPI_Transmit+0xf6>
 8003416:	8afb      	ldrh	r3, [r7, #22]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d13e      	bne.n	800349a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003420:	881a      	ldrh	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342c:	1c9a      	adds	r2, r3, #2
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003436:	b29b      	uxth	r3, r3
 8003438:	3b01      	subs	r3, #1
 800343a:	b29a      	uxth	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003440:	e02b      	b.n	800349a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b02      	cmp	r3, #2
 800344e:	d112      	bne.n	8003476 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003454:	881a      	ldrh	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003460:	1c9a      	adds	r2, r3, #2
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003474:	e011      	b.n	800349a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003476:	f7fe ff71 	bl	800235c <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	429a      	cmp	r2, r3
 8003484:	d803      	bhi.n	800348e <HAL_SPI_Transmit+0x168>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d102      	bne.n	8003494 <HAL_SPI_Transmit+0x16e>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d102      	bne.n	800349a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003498:	e074      	b.n	8003584 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800349e:	b29b      	uxth	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1ce      	bne.n	8003442 <HAL_SPI_Transmit+0x11c>
 80034a4:	e04c      	b.n	8003540 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d002      	beq.n	80034b4 <HAL_SPI_Transmit+0x18e>
 80034ae:	8afb      	ldrh	r3, [r7, #22]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d140      	bne.n	8003536 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	330c      	adds	r3, #12
 80034be:	7812      	ldrb	r2, [r2, #0]
 80034c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034da:	e02c      	b.n	8003536 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d113      	bne.n	8003512 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	330c      	adds	r3, #12
 80034f4:	7812      	ldrb	r2, [r2, #0]
 80034f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003506:	b29b      	uxth	r3, r3
 8003508:	3b01      	subs	r3, #1
 800350a:	b29a      	uxth	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003510:	e011      	b.n	8003536 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003512:	f7fe ff23 	bl	800235c <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d803      	bhi.n	800352a <HAL_SPI_Transmit+0x204>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003528:	d102      	bne.n	8003530 <HAL_SPI_Transmit+0x20a>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003534:	e026      	b.n	8003584 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1cd      	bne.n	80034dc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	6839      	ldr	r1, [r7, #0]
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 fbcb 	bl	8003ce0 <SPI_EndRxTxTransaction>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d002      	beq.n	8003556 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10a      	bne.n	8003574 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	613b      	str	r3, [r7, #16]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	613b      	str	r3, [r7, #16]
 8003572:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	77fb      	strb	r3, [r7, #31]
 8003580:	e000      	b.n	8003584 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003582:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003594:	7ffb      	ldrb	r3, [r7, #31]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3720      	adds	r7, #32
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b088      	sub	sp, #32
 80035a2:	af02      	add	r7, sp, #8
 80035a4:	60f8      	str	r0, [r7, #12]
 80035a6:	60b9      	str	r1, [r7, #8]
 80035a8:	603b      	str	r3, [r7, #0]
 80035aa:	4613      	mov	r3, r2
 80035ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035ba:	d112      	bne.n	80035e2 <HAL_SPI_Receive+0x44>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10e      	bne.n	80035e2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2204      	movs	r2, #4
 80035c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80035cc:	88fa      	ldrh	r2, [r7, #6]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	4613      	mov	r3, r2
 80035d4:	68ba      	ldr	r2, [r7, #8]
 80035d6:	68b9      	ldr	r1, [r7, #8]
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 f8f1 	bl	80037c0 <HAL_SPI_TransmitReceive>
 80035de:	4603      	mov	r3, r0
 80035e0:	e0ea      	b.n	80037b8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_SPI_Receive+0x52>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e0e3      	b.n	80037b8 <HAL_SPI_Receive+0x21a>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035f8:	f7fe feb0 	bl	800235c <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b01      	cmp	r3, #1
 8003608:	d002      	beq.n	8003610 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800360a:	2302      	movs	r3, #2
 800360c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800360e:	e0ca      	b.n	80037a6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_SPI_Receive+0x7e>
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d102      	bne.n	8003622 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003620:	e0c1      	b.n	80037a6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2204      	movs	r2, #4
 8003626:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	88fa      	ldrh	r2, [r7, #6]
 800363a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	88fa      	ldrh	r2, [r7, #6]
 8003640:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003668:	d10f      	bne.n	800368a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003678:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003688:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003694:	2b40      	cmp	r3, #64	@ 0x40
 8003696:	d007      	beq.n	80036a8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d162      	bne.n	8003776 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80036b0:	e02e      	b.n	8003710 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d115      	bne.n	80036ec <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f103 020c 	add.w	r2, r3, #12
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036ea:	e011      	b.n	8003710 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036ec:	f7fe fe36 	bl	800235c <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d803      	bhi.n	8003704 <HAL_SPI_Receive+0x166>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003702:	d102      	bne.n	800370a <HAL_SPI_Receive+0x16c>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800370e:	e04a      	b.n	80037a6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003714:	b29b      	uxth	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1cb      	bne.n	80036b2 <HAL_SPI_Receive+0x114>
 800371a:	e031      	b.n	8003780 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b01      	cmp	r3, #1
 8003728:	d113      	bne.n	8003752 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68da      	ldr	r2, [r3, #12]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003734:	b292      	uxth	r2, r2
 8003736:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800373c:	1c9a      	adds	r2, r3, #2
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003746:	b29b      	uxth	r3, r3
 8003748:	3b01      	subs	r3, #1
 800374a:	b29a      	uxth	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003750:	e011      	b.n	8003776 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003752:	f7fe fe03 	bl	800235c <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	429a      	cmp	r2, r3
 8003760:	d803      	bhi.n	800376a <HAL_SPI_Receive+0x1cc>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003768:	d102      	bne.n	8003770 <HAL_SPI_Receive+0x1d2>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003774:	e017      	b.n	80037a6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1cd      	bne.n	800371c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	6839      	ldr	r1, [r7, #0]
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 fa45 	bl	8003c14 <SPI_EndRxTransaction>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2220      	movs	r2, #32
 8003794:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800379a:	2b00      	cmp	r3, #0
 800379c:	d002      	beq.n	80037a4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	75fb      	strb	r3, [r7, #23]
 80037a2:	e000      	b.n	80037a6 <HAL_SPI_Receive+0x208>
  }

error :
 80037a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80037b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08c      	sub	sp, #48	@ 0x30
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037ce:	2301      	movs	r3, #1
 80037d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037d2:	2300      	movs	r3, #0
 80037d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_SPI_TransmitReceive+0x26>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e18a      	b.n	8003afc <HAL_SPI_TransmitReceive+0x33c>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037ee:	f7fe fdb5 	bl	800235c <HAL_GetTick>
 80037f2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003804:	887b      	ldrh	r3, [r7, #2]
 8003806:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003808:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800380c:	2b01      	cmp	r3, #1
 800380e:	d00f      	beq.n	8003830 <HAL_SPI_TransmitReceive+0x70>
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003816:	d107      	bne.n	8003828 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d103      	bne.n	8003828 <HAL_SPI_TransmitReceive+0x68>
 8003820:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003824:	2b04      	cmp	r3, #4
 8003826:	d003      	beq.n	8003830 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003828:	2302      	movs	r3, #2
 800382a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800382e:	e15b      	b.n	8003ae8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d005      	beq.n	8003842 <HAL_SPI_TransmitReceive+0x82>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_SPI_TransmitReceive+0x82>
 800383c:	887b      	ldrh	r3, [r7, #2]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003848:	e14e      	b.n	8003ae8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b04      	cmp	r3, #4
 8003854:	d003      	beq.n	800385e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2205      	movs	r2, #5
 800385a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	887a      	ldrh	r2, [r7, #2]
 800386e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	887a      	ldrh	r2, [r7, #2]
 8003874:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	887a      	ldrh	r2, [r7, #2]
 8003880:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	887a      	ldrh	r2, [r7, #2]
 8003886:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800389e:	2b40      	cmp	r3, #64	@ 0x40
 80038a0:	d007      	beq.n	80038b2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ba:	d178      	bne.n	80039ae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d002      	beq.n	80038ca <HAL_SPI_TransmitReceive+0x10a>
 80038c4:	8b7b      	ldrh	r3, [r7, #26]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d166      	bne.n	8003998 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	881a      	ldrh	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038da:	1c9a      	adds	r2, r3, #2
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038ee:	e053      	b.n	8003998 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d11b      	bne.n	8003936 <HAL_SPI_TransmitReceive+0x176>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d016      	beq.n	8003936 <HAL_SPI_TransmitReceive+0x176>
 8003908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800390a:	2b01      	cmp	r3, #1
 800390c:	d113      	bne.n	8003936 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003912:	881a      	ldrh	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391e:	1c9a      	adds	r2, r3, #2
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b01      	cmp	r3, #1
 8003942:	d119      	bne.n	8003978 <HAL_SPI_TransmitReceive+0x1b8>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003948:	b29b      	uxth	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d014      	beq.n	8003978 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68da      	ldr	r2, [r3, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003958:	b292      	uxth	r2, r2
 800395a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003960:	1c9a      	adds	r2, r3, #2
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003974:	2301      	movs	r3, #1
 8003976:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003978:	f7fe fcf0 	bl	800235c <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003984:	429a      	cmp	r2, r3
 8003986:	d807      	bhi.n	8003998 <HAL_SPI_TransmitReceive+0x1d8>
 8003988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800398a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398e:	d003      	beq.n	8003998 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8003996:	e0a7      	b.n	8003ae8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1a6      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x130>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1a1      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x130>
 80039ac:	e07c      	b.n	8003aa8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <HAL_SPI_TransmitReceive+0x1fc>
 80039b6:	8b7b      	ldrh	r3, [r7, #26]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d16b      	bne.n	8003a94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	330c      	adds	r3, #12
 80039c6:	7812      	ldrb	r2, [r2, #0]
 80039c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039d8:	b29b      	uxth	r3, r3
 80039da:	3b01      	subs	r3, #1
 80039dc:	b29a      	uxth	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039e2:	e057      	b.n	8003a94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d11c      	bne.n	8003a2c <HAL_SPI_TransmitReceive+0x26c>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d017      	beq.n	8003a2c <HAL_SPI_TransmitReceive+0x26c>
 80039fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d114      	bne.n	8003a2c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	330c      	adds	r3, #12
 8003a0c:	7812      	ldrb	r2, [r2, #0]
 8003a0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d119      	bne.n	8003a6e <HAL_SPI_TransmitReceive+0x2ae>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d014      	beq.n	8003a6e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	3b01      	subs	r3, #1
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003a6e:	f7fe fc75 	bl	800235c <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d803      	bhi.n	8003a86 <HAL_SPI_TransmitReceive+0x2c6>
 8003a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a84:	d102      	bne.n	8003a8c <HAL_SPI_TransmitReceive+0x2cc>
 8003a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d103      	bne.n	8003a94 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8003a92:	e029      	b.n	8003ae8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1a2      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x224>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d19d      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003aa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aaa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 f917 	bl	8003ce0 <SPI_EndRxTxTransaction>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d006      	beq.n	8003ac6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8003ac4:	e010      	b.n	8003ae8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10b      	bne.n	8003ae6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ace:	2300      	movs	r3, #0
 8003ad0:	617b      	str	r3, [r7, #20]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	617b      	str	r3, [r7, #20]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	617b      	str	r3, [r7, #20]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	e000      	b.n	8003ae8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003ae6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003af8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3730      	adds	r7, #48	@ 0x30
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	603b      	str	r3, [r7, #0]
 8003b10:	4613      	mov	r3, r2
 8003b12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b14:	f7fe fc22 	bl	800235c <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1c:	1a9b      	subs	r3, r3, r2
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	4413      	add	r3, r2
 8003b22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b24:	f7fe fc1a 	bl	800235c <HAL_GetTick>
 8003b28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b2a:	4b39      	ldr	r3, [pc, #228]	@ (8003c10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	015b      	lsls	r3, r3, #5
 8003b30:	0d1b      	lsrs	r3, r3, #20
 8003b32:	69fa      	ldr	r2, [r7, #28]
 8003b34:	fb02 f303 	mul.w	r3, r2, r3
 8003b38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b3a:	e054      	b.n	8003be6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b42:	d050      	beq.n	8003be6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b44:	f7fe fc0a 	bl	800235c <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	69fa      	ldr	r2, [r7, #28]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d902      	bls.n	8003b5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d13d      	bne.n	8003bd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b72:	d111      	bne.n	8003b98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b7c:	d004      	beq.n	8003b88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b86:	d107      	bne.n	8003b98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ba0:	d10f      	bne.n	8003bc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e017      	b.n	8003c06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d101      	bne.n	8003be0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	bf0c      	ite	eq
 8003bf6:	2301      	moveq	r3, #1
 8003bf8:	2300      	movne	r3, #0
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	79fb      	ldrb	r3, [r7, #7]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d19b      	bne.n	8003b3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3720      	adds	r7, #32
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	20000010 	.word	0x20000010

08003c14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af02      	add	r7, sp, #8
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c28:	d111      	bne.n	8003c4e <SPI_EndRxTransaction+0x3a>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c32:	d004      	beq.n	8003c3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c3c:	d107      	bne.n	8003c4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c4c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c56:	d12a      	bne.n	8003cae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c60:	d012      	beq.n	8003c88 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	2180      	movs	r1, #128	@ 0x80
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f7ff ff49 	bl	8003b04 <SPI_WaitFlagStateUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d02d      	beq.n	8003cd4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7c:	f043 0220 	orr.w	r2, r3, #32
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e026      	b.n	8003cd6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2101      	movs	r1, #1
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f7ff ff36 	bl	8003b04 <SPI_WaitFlagStateUntilTimeout>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d01a      	beq.n	8003cd4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca2:	f043 0220 	orr.w	r2, r3, #32
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e013      	b.n	8003cd6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f7ff ff23 	bl	8003b04 <SPI_WaitFlagStateUntilTimeout>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d007      	beq.n	8003cd4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc8:	f043 0220 	orr.w	r2, r3, #32
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e000      	b.n	8003cd6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003cec:	4b1b      	ldr	r3, [pc, #108]	@ (8003d5c <SPI_EndRxTxTransaction+0x7c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d60 <SPI_EndRxTxTransaction+0x80>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	0d5b      	lsrs	r3, r3, #21
 8003cf8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cfc:	fb02 f303 	mul.w	r3, r2, r3
 8003d00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d0a:	d112      	bne.n	8003d32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2200      	movs	r2, #0
 8003d14:	2180      	movs	r1, #128	@ 0x80
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f7ff fef4 	bl	8003b04 <SPI_WaitFlagStateUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d016      	beq.n	8003d50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d26:	f043 0220 	orr.w	r2, r3, #32
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e00f      	b.n	8003d52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00a      	beq.n	8003d4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d48:	2b80      	cmp	r3, #128	@ 0x80
 8003d4a:	d0f2      	beq.n	8003d32 <SPI_EndRxTxTransaction+0x52>
 8003d4c:	e000      	b.n	8003d50 <SPI_EndRxTxTransaction+0x70>
        break;
 8003d4e:	bf00      	nop
  }

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	20000010 	.word	0x20000010
 8003d60:	165e9f81 	.word	0x165e9f81

08003d64 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e034      	b.n	8003de4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	f7fc fd42 	bl	8000818 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3308      	adds	r3, #8
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4610      	mov	r0, r2
 8003da0:	f000 fca6 	bl	80046f0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6818      	ldr	r0, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	461a      	mov	r2, r3
 8003dae:	68b9      	ldr	r1, [r7, #8]
 8003db0:	f000 fcf0 	bl	8004794 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6858      	ldr	r0, [r3, #4]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	f000 fd25 	bl	8004810 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	6892      	ldr	r2, [r2, #8]
 8003dce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	6892      	ldr	r2, [r2, #8]
 8003dda:	f041 0101 	orr.w	r1, r1, #1
 8003dde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e041      	b.n	8003e82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d106      	bne.n	8003e18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7fd fdac 	bl	8001970 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3304      	adds	r3, #4
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	f000 fa96 	bl	800435c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3708      	adds	r7, #8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d001      	beq.n	8003ea4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e04e      	b.n	8003f42 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	68da      	ldr	r2, [r3, #12]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0201 	orr.w	r2, r2, #1
 8003eba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a23      	ldr	r2, [pc, #140]	@ (8003f50 <HAL_TIM_Base_Start_IT+0xc4>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d022      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ece:	d01d      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f54 <HAL_TIM_Base_Start_IT+0xc8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d018      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a1e      	ldr	r2, [pc, #120]	@ (8003f58 <HAL_TIM_Base_Start_IT+0xcc>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d013      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a1c      	ldr	r2, [pc, #112]	@ (8003f5c <HAL_TIM_Base_Start_IT+0xd0>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00e      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a1b      	ldr	r2, [pc, #108]	@ (8003f60 <HAL_TIM_Base_Start_IT+0xd4>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d009      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a19      	ldr	r2, [pc, #100]	@ (8003f64 <HAL_TIM_Base_Start_IT+0xd8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d004      	beq.n	8003f0c <HAL_TIM_Base_Start_IT+0x80>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a18      	ldr	r2, [pc, #96]	@ (8003f68 <HAL_TIM_Base_Start_IT+0xdc>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d111      	bne.n	8003f30 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b06      	cmp	r3, #6
 8003f1c:	d010      	beq.n	8003f40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f042 0201 	orr.w	r2, r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f2e:	e007      	b.n	8003f40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40010000 	.word	0x40010000
 8003f54:	40000400 	.word	0x40000400
 8003f58:	40000800 	.word	0x40000800
 8003f5c:	40000c00 	.word	0x40000c00
 8003f60:	40010400 	.word	0x40010400
 8003f64:	40014000 	.word	0x40014000
 8003f68:	40001800 	.word	0x40001800

08003f6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d122      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d11b      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f06f 0202 	mvn.w	r2, #2
 8003f98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f9b5 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 8003fb4:	e005      	b.n	8003fc2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f9a7 	bl	800430a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 f9b8 	bl	8004332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d122      	bne.n	800401c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d11b      	bne.n	800401c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f06f 0204 	mvn.w	r2, #4
 8003fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f98b 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 8004008:	e005      	b.n	8004016 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f97d 	bl	800430a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f98e 	bl	8004332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b08      	cmp	r3, #8
 8004028:	d122      	bne.n	8004070 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b08      	cmp	r3, #8
 8004036:	d11b      	bne.n	8004070 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0208 	mvn.w	r2, #8
 8004040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2204      	movs	r2, #4
 8004046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f961 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 800405c:	e005      	b.n	800406a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f953 	bl	800430a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f964 	bl	8004332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	f003 0310 	and.w	r3, r3, #16
 800407a:	2b10      	cmp	r3, #16
 800407c:	d122      	bne.n	80040c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	f003 0310 	and.w	r3, r3, #16
 8004088:	2b10      	cmp	r3, #16
 800408a:	d11b      	bne.n	80040c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f06f 0210 	mvn.w	r2, #16
 8004094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2208      	movs	r2, #8
 800409a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f937 	bl	800431e <HAL_TIM_IC_CaptureCallback>
 80040b0:	e005      	b.n	80040be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f929 	bl	800430a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 f93a 	bl	8004332 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d10e      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d107      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f06f 0201 	mvn.w	r2, #1
 80040e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7fd faa2 	bl	8001634 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fa:	2b80      	cmp	r3, #128	@ 0x80
 80040fc:	d10e      	bne.n	800411c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004108:	2b80      	cmp	r3, #128	@ 0x80
 800410a:	d107      	bne.n	800411c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 fae0 	bl	80046dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004126:	2b40      	cmp	r3, #64	@ 0x40
 8004128:	d10e      	bne.n	8004148 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004134:	2b40      	cmp	r3, #64	@ 0x40
 8004136:	d107      	bne.n	8004148 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f8ff 	bl	8004346 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	f003 0320 	and.w	r3, r3, #32
 8004152:	2b20      	cmp	r3, #32
 8004154:	d10e      	bne.n	8004174 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0320 	and.w	r3, r3, #32
 8004160:	2b20      	cmp	r3, #32
 8004162:	d107      	bne.n	8004174 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0220 	mvn.w	r2, #32
 800416c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 faaa 	bl	80046c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004174:	bf00      	nop
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}

0800417c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004186:	2300      	movs	r3, #0
 8004188:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_TIM_ConfigClockSource+0x1c>
 8004194:	2302      	movs	r3, #2
 8004196:	e0b4      	b.n	8004302 <HAL_TIM_ConfigClockSource+0x186>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80041b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041d0:	d03e      	beq.n	8004250 <HAL_TIM_ConfigClockSource+0xd4>
 80041d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041d6:	f200 8087 	bhi.w	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041de:	f000 8086 	beq.w	80042ee <HAL_TIM_ConfigClockSource+0x172>
 80041e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041e6:	d87f      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041e8:	2b70      	cmp	r3, #112	@ 0x70
 80041ea:	d01a      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0xa6>
 80041ec:	2b70      	cmp	r3, #112	@ 0x70
 80041ee:	d87b      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041f0:	2b60      	cmp	r3, #96	@ 0x60
 80041f2:	d050      	beq.n	8004296 <HAL_TIM_ConfigClockSource+0x11a>
 80041f4:	2b60      	cmp	r3, #96	@ 0x60
 80041f6:	d877      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 80041f8:	2b50      	cmp	r3, #80	@ 0x50
 80041fa:	d03c      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0xfa>
 80041fc:	2b50      	cmp	r3, #80	@ 0x50
 80041fe:	d873      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004200:	2b40      	cmp	r3, #64	@ 0x40
 8004202:	d058      	beq.n	80042b6 <HAL_TIM_ConfigClockSource+0x13a>
 8004204:	2b40      	cmp	r3, #64	@ 0x40
 8004206:	d86f      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004208:	2b30      	cmp	r3, #48	@ 0x30
 800420a:	d064      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 800420c:	2b30      	cmp	r3, #48	@ 0x30
 800420e:	d86b      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004210:	2b20      	cmp	r3, #32
 8004212:	d060      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004214:	2b20      	cmp	r3, #32
 8004216:	d867      	bhi.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
 8004218:	2b00      	cmp	r3, #0
 800421a:	d05c      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 800421c:	2b10      	cmp	r3, #16
 800421e:	d05a      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0x15a>
 8004220:	e062      	b.n	80042e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6818      	ldr	r0, [r3, #0]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	6899      	ldr	r1, [r3, #8]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f000 f9ad 	bl	8004590 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004244:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	609a      	str	r2, [r3, #8]
      break;
 800424e:	e04f      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	6899      	ldr	r1, [r3, #8]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	f000 f996 	bl	8004590 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689a      	ldr	r2, [r3, #8]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004272:	609a      	str	r2, [r3, #8]
      break;
 8004274:	e03c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6818      	ldr	r0, [r3, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	6859      	ldr	r1, [r3, #4]
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	461a      	mov	r2, r3
 8004284:	f000 f90a 	bl	800449c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2150      	movs	r1, #80	@ 0x50
 800428e:	4618      	mov	r0, r3
 8004290:	f000 f963 	bl	800455a <TIM_ITRx_SetConfig>
      break;
 8004294:	e02c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6818      	ldr	r0, [r3, #0]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	6859      	ldr	r1, [r3, #4]
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	461a      	mov	r2, r3
 80042a4:	f000 f929 	bl	80044fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2160      	movs	r1, #96	@ 0x60
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 f953 	bl	800455a <TIM_ITRx_SetConfig>
      break;
 80042b4:	e01c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6818      	ldr	r0, [r3, #0]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	6859      	ldr	r1, [r3, #4]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	461a      	mov	r2, r3
 80042c4:	f000 f8ea 	bl	800449c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2140      	movs	r1, #64	@ 0x40
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 f943 	bl	800455a <TIM_ITRx_SetConfig>
      break;
 80042d4:	e00c      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4619      	mov	r1, r3
 80042e0:	4610      	mov	r0, r2
 80042e2:	f000 f93a 	bl	800455a <TIM_ITRx_SetConfig>
      break;
 80042e6:	e003      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
      break;
 80042ec:	e000      	b.n	80042f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004300:	7bfb      	ldrb	r3, [r7, #15]
}
 8004302:	4618      	mov	r0, r3
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a40      	ldr	r2, [pc, #256]	@ (8004470 <TIM_Base_SetConfig+0x114>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d013      	beq.n	800439c <TIM_Base_SetConfig+0x40>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800437a:	d00f      	beq.n	800439c <TIM_Base_SetConfig+0x40>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a3d      	ldr	r2, [pc, #244]	@ (8004474 <TIM_Base_SetConfig+0x118>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00b      	beq.n	800439c <TIM_Base_SetConfig+0x40>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a3c      	ldr	r2, [pc, #240]	@ (8004478 <TIM_Base_SetConfig+0x11c>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d007      	beq.n	800439c <TIM_Base_SetConfig+0x40>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a3b      	ldr	r2, [pc, #236]	@ (800447c <TIM_Base_SetConfig+0x120>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d003      	beq.n	800439c <TIM_Base_SetConfig+0x40>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a3a      	ldr	r2, [pc, #232]	@ (8004480 <TIM_Base_SetConfig+0x124>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d108      	bne.n	80043ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a2f      	ldr	r2, [pc, #188]	@ (8004470 <TIM_Base_SetConfig+0x114>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d02b      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043bc:	d027      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a2c      	ldr	r2, [pc, #176]	@ (8004474 <TIM_Base_SetConfig+0x118>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d023      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004478 <TIM_Base_SetConfig+0x11c>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d01f      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a2a      	ldr	r2, [pc, #168]	@ (800447c <TIM_Base_SetConfig+0x120>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d01b      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a29      	ldr	r2, [pc, #164]	@ (8004480 <TIM_Base_SetConfig+0x124>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d017      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a28      	ldr	r2, [pc, #160]	@ (8004484 <TIM_Base_SetConfig+0x128>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d013      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a27      	ldr	r2, [pc, #156]	@ (8004488 <TIM_Base_SetConfig+0x12c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00f      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a26      	ldr	r2, [pc, #152]	@ (800448c <TIM_Base_SetConfig+0x130>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00b      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a25      	ldr	r2, [pc, #148]	@ (8004490 <TIM_Base_SetConfig+0x134>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d007      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a24      	ldr	r2, [pc, #144]	@ (8004494 <TIM_Base_SetConfig+0x138>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d003      	beq.n	800440e <TIM_Base_SetConfig+0xb2>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a23      	ldr	r2, [pc, #140]	@ (8004498 <TIM_Base_SetConfig+0x13c>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d108      	bne.n	8004420 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	4313      	orrs	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a0a      	ldr	r2, [pc, #40]	@ (8004470 <TIM_Base_SetConfig+0x114>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d003      	beq.n	8004454 <TIM_Base_SetConfig+0xf8>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a0c      	ldr	r2, [pc, #48]	@ (8004480 <TIM_Base_SetConfig+0x124>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d103      	bne.n	800445c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	691a      	ldr	r2, [r3, #16]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	615a      	str	r2, [r3, #20]
}
 8004462:	bf00      	nop
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	40010000 	.word	0x40010000
 8004474:	40000400 	.word	0x40000400
 8004478:	40000800 	.word	0x40000800
 800447c:	40000c00 	.word	0x40000c00
 8004480:	40010400 	.word	0x40010400
 8004484:	40014000 	.word	0x40014000
 8004488:	40014400 	.word	0x40014400
 800448c:	40014800 	.word	0x40014800
 8004490:	40001800 	.word	0x40001800
 8004494:	40001c00 	.word	0x40001c00
 8004498:	40002000 	.word	0x40002000

0800449c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	f023 0201 	bic.w	r2, r3, #1
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f023 030a 	bic.w	r3, r3, #10
 80044d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	4313      	orrs	r3, r2
 80044e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	621a      	str	r2, [r3, #32]
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044fa:	b480      	push	{r7}
 80044fc:	b087      	sub	sp, #28
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a1b      	ldr	r3, [r3, #32]
 800450a:	f023 0210 	bic.w	r2, r3, #16
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004524:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	031b      	lsls	r3, r3, #12
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4313      	orrs	r3, r2
 800452e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004536:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800455a:	b480      	push	{r7}
 800455c:	b085      	sub	sp, #20
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
 8004562:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004570:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	f043 0307 	orr.w	r3, r3, #7
 800457c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	609a      	str	r2, [r3, #8]
}
 8004584:	bf00      	nop
 8004586:	3714      	adds	r7, #20
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	021a      	lsls	r2, r3, #8
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	431a      	orrs	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	609a      	str	r2, [r3, #8]
}
 80045c4:	bf00      	nop
 80045c6:	371c      	adds	r7, #28
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045e4:	2302      	movs	r3, #2
 80045e6:	e05a      	b.n	800469e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800460e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a21      	ldr	r2, [pc, #132]	@ (80046ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d022      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004634:	d01d      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a1d      	ldr	r2, [pc, #116]	@ (80046b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d018      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a1b      	ldr	r2, [pc, #108]	@ (80046b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d013      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a1a      	ldr	r2, [pc, #104]	@ (80046b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00e      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a18      	ldr	r2, [pc, #96]	@ (80046bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d009      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a17      	ldr	r2, [pc, #92]	@ (80046c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d004      	beq.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a15      	ldr	r2, [pc, #84]	@ (80046c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d10c      	bne.n	800468c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004678:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	4313      	orrs	r3, r2
 8004682:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	40010000 	.word	0x40010000
 80046b0:	40000400 	.word	0x40000400
 80046b4:	40000800 	.word	0x40000800
 80046b8:	40000c00 	.word	0x40000c00
 80046bc:	40010400 	.word	0x40010400
 80046c0:	40014000 	.word	0x40014000
 80046c4:	40001800 	.word	0x40001800

080046c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004708:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	4b20      	ldr	r3, [pc, #128]	@ (8004790 <FSMC_NORSRAM_Init+0xa0>)
 800470e:	4013      	ands	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800471a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004720:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8004726:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800472c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004732:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004738:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800473e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8004744:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 800474a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8004750:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8004756:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 800475c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4313      	orrs	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d103      	bne.n	8004774 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004772:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68f9      	ldr	r1, [r7, #12]
 800477c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	fff00080 	.word	0xfff00080

08004794 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ae:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80047b6:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80047c2:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80047ca:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80047d2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	3b01      	subs	r3, #1
 80047da:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80047dc:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	3b02      	subs	r3, #2
 80047e4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80047e6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80047ec:	4313      	orrs	r3, r2
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	1c5a      	adds	r2, r3, #1
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6979      	ldr	r1, [r7, #20]
 80047fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	371c      	adds	r7, #28
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
	...

08004810 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004810:	b480      	push	{r7}
 8004812:	b087      	sub	sp, #28
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
 800481c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800481e:	2300      	movs	r3, #0
 8004820:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004828:	d122      	bne.n	8004870 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004832:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	4b15      	ldr	r3, [pc, #84]	@ (800488c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8004838:	4013      	ands	r3, r2
 800483a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004846:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800484e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8004856:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800485c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	6979      	ldr	r1, [r7, #20]
 800486a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800486e:	e005      	b.n	800487c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8004878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	371c      	adds	r7, #28
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	cff00000 	.word	0xcff00000

08004890 <siprintf>:
 8004890:	b40e      	push	{r1, r2, r3}
 8004892:	b510      	push	{r4, lr}
 8004894:	b09d      	sub	sp, #116	@ 0x74
 8004896:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004898:	9002      	str	r0, [sp, #8]
 800489a:	9006      	str	r0, [sp, #24]
 800489c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80048a0:	480a      	ldr	r0, [pc, #40]	@ (80048cc <siprintf+0x3c>)
 80048a2:	9107      	str	r1, [sp, #28]
 80048a4:	9104      	str	r1, [sp, #16]
 80048a6:	490a      	ldr	r1, [pc, #40]	@ (80048d0 <siprintf+0x40>)
 80048a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80048ac:	9105      	str	r1, [sp, #20]
 80048ae:	2400      	movs	r4, #0
 80048b0:	a902      	add	r1, sp, #8
 80048b2:	6800      	ldr	r0, [r0, #0]
 80048b4:	9301      	str	r3, [sp, #4]
 80048b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80048b8:	f000 f994 	bl	8004be4 <_svfiprintf_r>
 80048bc:	9b02      	ldr	r3, [sp, #8]
 80048be:	701c      	strb	r4, [r3, #0]
 80048c0:	b01d      	add	sp, #116	@ 0x74
 80048c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048c6:	b003      	add	sp, #12
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	20000030 	.word	0x20000030
 80048d0:	ffff0208 	.word	0xffff0208

080048d4 <memset>:
 80048d4:	4402      	add	r2, r0
 80048d6:	4603      	mov	r3, r0
 80048d8:	4293      	cmp	r3, r2
 80048da:	d100      	bne.n	80048de <memset+0xa>
 80048dc:	4770      	bx	lr
 80048de:	f803 1b01 	strb.w	r1, [r3], #1
 80048e2:	e7f9      	b.n	80048d8 <memset+0x4>

080048e4 <__errno>:
 80048e4:	4b01      	ldr	r3, [pc, #4]	@ (80048ec <__errno+0x8>)
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	20000030 	.word	0x20000030

080048f0 <__libc_init_array>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	4d0d      	ldr	r5, [pc, #52]	@ (8004928 <__libc_init_array+0x38>)
 80048f4:	4c0d      	ldr	r4, [pc, #52]	@ (800492c <__libc_init_array+0x3c>)
 80048f6:	1b64      	subs	r4, r4, r5
 80048f8:	10a4      	asrs	r4, r4, #2
 80048fa:	2600      	movs	r6, #0
 80048fc:	42a6      	cmp	r6, r4
 80048fe:	d109      	bne.n	8004914 <__libc_init_array+0x24>
 8004900:	4d0b      	ldr	r5, [pc, #44]	@ (8004930 <__libc_init_array+0x40>)
 8004902:	4c0c      	ldr	r4, [pc, #48]	@ (8004934 <__libc_init_array+0x44>)
 8004904:	f000 fc64 	bl	80051d0 <_init>
 8004908:	1b64      	subs	r4, r4, r5
 800490a:	10a4      	asrs	r4, r4, #2
 800490c:	2600      	movs	r6, #0
 800490e:	42a6      	cmp	r6, r4
 8004910:	d105      	bne.n	800491e <__libc_init_array+0x2e>
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	f855 3b04 	ldr.w	r3, [r5], #4
 8004918:	4798      	blx	r3
 800491a:	3601      	adds	r6, #1
 800491c:	e7ee      	b.n	80048fc <__libc_init_array+0xc>
 800491e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004922:	4798      	blx	r3
 8004924:	3601      	adds	r6, #1
 8004926:	e7f2      	b.n	800490e <__libc_init_array+0x1e>
 8004928:	08008248 	.word	0x08008248
 800492c:	08008248 	.word	0x08008248
 8004930:	08008248 	.word	0x08008248
 8004934:	0800824c 	.word	0x0800824c

08004938 <__retarget_lock_acquire_recursive>:
 8004938:	4770      	bx	lr

0800493a <__retarget_lock_release_recursive>:
 800493a:	4770      	bx	lr

0800493c <_free_r>:
 800493c:	b538      	push	{r3, r4, r5, lr}
 800493e:	4605      	mov	r5, r0
 8004940:	2900      	cmp	r1, #0
 8004942:	d041      	beq.n	80049c8 <_free_r+0x8c>
 8004944:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004948:	1f0c      	subs	r4, r1, #4
 800494a:	2b00      	cmp	r3, #0
 800494c:	bfb8      	it	lt
 800494e:	18e4      	addlt	r4, r4, r3
 8004950:	f000 f8e0 	bl	8004b14 <__malloc_lock>
 8004954:	4a1d      	ldr	r2, [pc, #116]	@ (80049cc <_free_r+0x90>)
 8004956:	6813      	ldr	r3, [r2, #0]
 8004958:	b933      	cbnz	r3, 8004968 <_free_r+0x2c>
 800495a:	6063      	str	r3, [r4, #4]
 800495c:	6014      	str	r4, [r2, #0]
 800495e:	4628      	mov	r0, r5
 8004960:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004964:	f000 b8dc 	b.w	8004b20 <__malloc_unlock>
 8004968:	42a3      	cmp	r3, r4
 800496a:	d908      	bls.n	800497e <_free_r+0x42>
 800496c:	6820      	ldr	r0, [r4, #0]
 800496e:	1821      	adds	r1, r4, r0
 8004970:	428b      	cmp	r3, r1
 8004972:	bf01      	itttt	eq
 8004974:	6819      	ldreq	r1, [r3, #0]
 8004976:	685b      	ldreq	r3, [r3, #4]
 8004978:	1809      	addeq	r1, r1, r0
 800497a:	6021      	streq	r1, [r4, #0]
 800497c:	e7ed      	b.n	800495a <_free_r+0x1e>
 800497e:	461a      	mov	r2, r3
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	b10b      	cbz	r3, 8004988 <_free_r+0x4c>
 8004984:	42a3      	cmp	r3, r4
 8004986:	d9fa      	bls.n	800497e <_free_r+0x42>
 8004988:	6811      	ldr	r1, [r2, #0]
 800498a:	1850      	adds	r0, r2, r1
 800498c:	42a0      	cmp	r0, r4
 800498e:	d10b      	bne.n	80049a8 <_free_r+0x6c>
 8004990:	6820      	ldr	r0, [r4, #0]
 8004992:	4401      	add	r1, r0
 8004994:	1850      	adds	r0, r2, r1
 8004996:	4283      	cmp	r3, r0
 8004998:	6011      	str	r1, [r2, #0]
 800499a:	d1e0      	bne.n	800495e <_free_r+0x22>
 800499c:	6818      	ldr	r0, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	6053      	str	r3, [r2, #4]
 80049a2:	4408      	add	r0, r1
 80049a4:	6010      	str	r0, [r2, #0]
 80049a6:	e7da      	b.n	800495e <_free_r+0x22>
 80049a8:	d902      	bls.n	80049b0 <_free_r+0x74>
 80049aa:	230c      	movs	r3, #12
 80049ac:	602b      	str	r3, [r5, #0]
 80049ae:	e7d6      	b.n	800495e <_free_r+0x22>
 80049b0:	6820      	ldr	r0, [r4, #0]
 80049b2:	1821      	adds	r1, r4, r0
 80049b4:	428b      	cmp	r3, r1
 80049b6:	bf04      	itt	eq
 80049b8:	6819      	ldreq	r1, [r3, #0]
 80049ba:	685b      	ldreq	r3, [r3, #4]
 80049bc:	6063      	str	r3, [r4, #4]
 80049be:	bf04      	itt	eq
 80049c0:	1809      	addeq	r1, r1, r0
 80049c2:	6021      	streq	r1, [r4, #0]
 80049c4:	6054      	str	r4, [r2, #4]
 80049c6:	e7ca      	b.n	800495e <_free_r+0x22>
 80049c8:	bd38      	pop	{r3, r4, r5, pc}
 80049ca:	bf00      	nop
 80049cc:	20000358 	.word	0x20000358

080049d0 <sbrk_aligned>:
 80049d0:	b570      	push	{r4, r5, r6, lr}
 80049d2:	4e0f      	ldr	r6, [pc, #60]	@ (8004a10 <sbrk_aligned+0x40>)
 80049d4:	460c      	mov	r4, r1
 80049d6:	6831      	ldr	r1, [r6, #0]
 80049d8:	4605      	mov	r5, r0
 80049da:	b911      	cbnz	r1, 80049e2 <sbrk_aligned+0x12>
 80049dc:	f000 fba4 	bl	8005128 <_sbrk_r>
 80049e0:	6030      	str	r0, [r6, #0]
 80049e2:	4621      	mov	r1, r4
 80049e4:	4628      	mov	r0, r5
 80049e6:	f000 fb9f 	bl	8005128 <_sbrk_r>
 80049ea:	1c43      	adds	r3, r0, #1
 80049ec:	d103      	bne.n	80049f6 <sbrk_aligned+0x26>
 80049ee:	f04f 34ff 	mov.w	r4, #4294967295
 80049f2:	4620      	mov	r0, r4
 80049f4:	bd70      	pop	{r4, r5, r6, pc}
 80049f6:	1cc4      	adds	r4, r0, #3
 80049f8:	f024 0403 	bic.w	r4, r4, #3
 80049fc:	42a0      	cmp	r0, r4
 80049fe:	d0f8      	beq.n	80049f2 <sbrk_aligned+0x22>
 8004a00:	1a21      	subs	r1, r4, r0
 8004a02:	4628      	mov	r0, r5
 8004a04:	f000 fb90 	bl	8005128 <_sbrk_r>
 8004a08:	3001      	adds	r0, #1
 8004a0a:	d1f2      	bne.n	80049f2 <sbrk_aligned+0x22>
 8004a0c:	e7ef      	b.n	80049ee <sbrk_aligned+0x1e>
 8004a0e:	bf00      	nop
 8004a10:	20000354 	.word	0x20000354

08004a14 <_malloc_r>:
 8004a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a18:	1ccd      	adds	r5, r1, #3
 8004a1a:	f025 0503 	bic.w	r5, r5, #3
 8004a1e:	3508      	adds	r5, #8
 8004a20:	2d0c      	cmp	r5, #12
 8004a22:	bf38      	it	cc
 8004a24:	250c      	movcc	r5, #12
 8004a26:	2d00      	cmp	r5, #0
 8004a28:	4606      	mov	r6, r0
 8004a2a:	db01      	blt.n	8004a30 <_malloc_r+0x1c>
 8004a2c:	42a9      	cmp	r1, r5
 8004a2e:	d904      	bls.n	8004a3a <_malloc_r+0x26>
 8004a30:	230c      	movs	r3, #12
 8004a32:	6033      	str	r3, [r6, #0]
 8004a34:	2000      	movs	r0, #0
 8004a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b10 <_malloc_r+0xfc>
 8004a3e:	f000 f869 	bl	8004b14 <__malloc_lock>
 8004a42:	f8d8 3000 	ldr.w	r3, [r8]
 8004a46:	461c      	mov	r4, r3
 8004a48:	bb44      	cbnz	r4, 8004a9c <_malloc_r+0x88>
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	f7ff ffbf 	bl	80049d0 <sbrk_aligned>
 8004a52:	1c43      	adds	r3, r0, #1
 8004a54:	4604      	mov	r4, r0
 8004a56:	d158      	bne.n	8004b0a <_malloc_r+0xf6>
 8004a58:	f8d8 4000 	ldr.w	r4, [r8]
 8004a5c:	4627      	mov	r7, r4
 8004a5e:	2f00      	cmp	r7, #0
 8004a60:	d143      	bne.n	8004aea <_malloc_r+0xd6>
 8004a62:	2c00      	cmp	r4, #0
 8004a64:	d04b      	beq.n	8004afe <_malloc_r+0xea>
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	4639      	mov	r1, r7
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	eb04 0903 	add.w	r9, r4, r3
 8004a70:	f000 fb5a 	bl	8005128 <_sbrk_r>
 8004a74:	4581      	cmp	r9, r0
 8004a76:	d142      	bne.n	8004afe <_malloc_r+0xea>
 8004a78:	6821      	ldr	r1, [r4, #0]
 8004a7a:	1a6d      	subs	r5, r5, r1
 8004a7c:	4629      	mov	r1, r5
 8004a7e:	4630      	mov	r0, r6
 8004a80:	f7ff ffa6 	bl	80049d0 <sbrk_aligned>
 8004a84:	3001      	adds	r0, #1
 8004a86:	d03a      	beq.n	8004afe <_malloc_r+0xea>
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	442b      	add	r3, r5
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	f8d8 3000 	ldr.w	r3, [r8]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	bb62      	cbnz	r2, 8004af0 <_malloc_r+0xdc>
 8004a96:	f8c8 7000 	str.w	r7, [r8]
 8004a9a:	e00f      	b.n	8004abc <_malloc_r+0xa8>
 8004a9c:	6822      	ldr	r2, [r4, #0]
 8004a9e:	1b52      	subs	r2, r2, r5
 8004aa0:	d420      	bmi.n	8004ae4 <_malloc_r+0xd0>
 8004aa2:	2a0b      	cmp	r2, #11
 8004aa4:	d917      	bls.n	8004ad6 <_malloc_r+0xc2>
 8004aa6:	1961      	adds	r1, r4, r5
 8004aa8:	42a3      	cmp	r3, r4
 8004aaa:	6025      	str	r5, [r4, #0]
 8004aac:	bf18      	it	ne
 8004aae:	6059      	strne	r1, [r3, #4]
 8004ab0:	6863      	ldr	r3, [r4, #4]
 8004ab2:	bf08      	it	eq
 8004ab4:	f8c8 1000 	streq.w	r1, [r8]
 8004ab8:	5162      	str	r2, [r4, r5]
 8004aba:	604b      	str	r3, [r1, #4]
 8004abc:	4630      	mov	r0, r6
 8004abe:	f000 f82f 	bl	8004b20 <__malloc_unlock>
 8004ac2:	f104 000b 	add.w	r0, r4, #11
 8004ac6:	1d23      	adds	r3, r4, #4
 8004ac8:	f020 0007 	bic.w	r0, r0, #7
 8004acc:	1ac2      	subs	r2, r0, r3
 8004ace:	bf1c      	itt	ne
 8004ad0:	1a1b      	subne	r3, r3, r0
 8004ad2:	50a3      	strne	r3, [r4, r2]
 8004ad4:	e7af      	b.n	8004a36 <_malloc_r+0x22>
 8004ad6:	6862      	ldr	r2, [r4, #4]
 8004ad8:	42a3      	cmp	r3, r4
 8004ada:	bf0c      	ite	eq
 8004adc:	f8c8 2000 	streq.w	r2, [r8]
 8004ae0:	605a      	strne	r2, [r3, #4]
 8004ae2:	e7eb      	b.n	8004abc <_malloc_r+0xa8>
 8004ae4:	4623      	mov	r3, r4
 8004ae6:	6864      	ldr	r4, [r4, #4]
 8004ae8:	e7ae      	b.n	8004a48 <_malloc_r+0x34>
 8004aea:	463c      	mov	r4, r7
 8004aec:	687f      	ldr	r7, [r7, #4]
 8004aee:	e7b6      	b.n	8004a5e <_malloc_r+0x4a>
 8004af0:	461a      	mov	r2, r3
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	42a3      	cmp	r3, r4
 8004af6:	d1fb      	bne.n	8004af0 <_malloc_r+0xdc>
 8004af8:	2300      	movs	r3, #0
 8004afa:	6053      	str	r3, [r2, #4]
 8004afc:	e7de      	b.n	8004abc <_malloc_r+0xa8>
 8004afe:	230c      	movs	r3, #12
 8004b00:	6033      	str	r3, [r6, #0]
 8004b02:	4630      	mov	r0, r6
 8004b04:	f000 f80c 	bl	8004b20 <__malloc_unlock>
 8004b08:	e794      	b.n	8004a34 <_malloc_r+0x20>
 8004b0a:	6005      	str	r5, [r0, #0]
 8004b0c:	e7d6      	b.n	8004abc <_malloc_r+0xa8>
 8004b0e:	bf00      	nop
 8004b10:	20000358 	.word	0x20000358

08004b14 <__malloc_lock>:
 8004b14:	4801      	ldr	r0, [pc, #4]	@ (8004b1c <__malloc_lock+0x8>)
 8004b16:	f7ff bf0f 	b.w	8004938 <__retarget_lock_acquire_recursive>
 8004b1a:	bf00      	nop
 8004b1c:	20000350 	.word	0x20000350

08004b20 <__malloc_unlock>:
 8004b20:	4801      	ldr	r0, [pc, #4]	@ (8004b28 <__malloc_unlock+0x8>)
 8004b22:	f7ff bf0a 	b.w	800493a <__retarget_lock_release_recursive>
 8004b26:	bf00      	nop
 8004b28:	20000350 	.word	0x20000350

08004b2c <__ssputs_r>:
 8004b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b30:	688e      	ldr	r6, [r1, #8]
 8004b32:	461f      	mov	r7, r3
 8004b34:	42be      	cmp	r6, r7
 8004b36:	680b      	ldr	r3, [r1, #0]
 8004b38:	4682      	mov	sl, r0
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	4690      	mov	r8, r2
 8004b3e:	d82d      	bhi.n	8004b9c <__ssputs_r+0x70>
 8004b40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004b48:	d026      	beq.n	8004b98 <__ssputs_r+0x6c>
 8004b4a:	6965      	ldr	r5, [r4, #20]
 8004b4c:	6909      	ldr	r1, [r1, #16]
 8004b4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b52:	eba3 0901 	sub.w	r9, r3, r1
 8004b56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b5a:	1c7b      	adds	r3, r7, #1
 8004b5c:	444b      	add	r3, r9
 8004b5e:	106d      	asrs	r5, r5, #1
 8004b60:	429d      	cmp	r5, r3
 8004b62:	bf38      	it	cc
 8004b64:	461d      	movcc	r5, r3
 8004b66:	0553      	lsls	r3, r2, #21
 8004b68:	d527      	bpl.n	8004bba <__ssputs_r+0x8e>
 8004b6a:	4629      	mov	r1, r5
 8004b6c:	f7ff ff52 	bl	8004a14 <_malloc_r>
 8004b70:	4606      	mov	r6, r0
 8004b72:	b360      	cbz	r0, 8004bce <__ssputs_r+0xa2>
 8004b74:	6921      	ldr	r1, [r4, #16]
 8004b76:	464a      	mov	r2, r9
 8004b78:	f000 fae6 	bl	8005148 <memcpy>
 8004b7c:	89a3      	ldrh	r3, [r4, #12]
 8004b7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b86:	81a3      	strh	r3, [r4, #12]
 8004b88:	6126      	str	r6, [r4, #16]
 8004b8a:	6165      	str	r5, [r4, #20]
 8004b8c:	444e      	add	r6, r9
 8004b8e:	eba5 0509 	sub.w	r5, r5, r9
 8004b92:	6026      	str	r6, [r4, #0]
 8004b94:	60a5      	str	r5, [r4, #8]
 8004b96:	463e      	mov	r6, r7
 8004b98:	42be      	cmp	r6, r7
 8004b9a:	d900      	bls.n	8004b9e <__ssputs_r+0x72>
 8004b9c:	463e      	mov	r6, r7
 8004b9e:	6820      	ldr	r0, [r4, #0]
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	4641      	mov	r1, r8
 8004ba4:	f000 faa6 	bl	80050f4 <memmove>
 8004ba8:	68a3      	ldr	r3, [r4, #8]
 8004baa:	1b9b      	subs	r3, r3, r6
 8004bac:	60a3      	str	r3, [r4, #8]
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	4433      	add	r3, r6
 8004bb2:	6023      	str	r3, [r4, #0]
 8004bb4:	2000      	movs	r0, #0
 8004bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bba:	462a      	mov	r2, r5
 8004bbc:	f000 fad2 	bl	8005164 <_realloc_r>
 8004bc0:	4606      	mov	r6, r0
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	d1e0      	bne.n	8004b88 <__ssputs_r+0x5c>
 8004bc6:	6921      	ldr	r1, [r4, #16]
 8004bc8:	4650      	mov	r0, sl
 8004bca:	f7ff feb7 	bl	800493c <_free_r>
 8004bce:	230c      	movs	r3, #12
 8004bd0:	f8ca 3000 	str.w	r3, [sl]
 8004bd4:	89a3      	ldrh	r3, [r4, #12]
 8004bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bda:	81a3      	strh	r3, [r4, #12]
 8004bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8004be0:	e7e9      	b.n	8004bb6 <__ssputs_r+0x8a>
	...

08004be4 <_svfiprintf_r>:
 8004be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be8:	4698      	mov	r8, r3
 8004bea:	898b      	ldrh	r3, [r1, #12]
 8004bec:	061b      	lsls	r3, r3, #24
 8004bee:	b09d      	sub	sp, #116	@ 0x74
 8004bf0:	4607      	mov	r7, r0
 8004bf2:	460d      	mov	r5, r1
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	d510      	bpl.n	8004c1a <_svfiprintf_r+0x36>
 8004bf8:	690b      	ldr	r3, [r1, #16]
 8004bfa:	b973      	cbnz	r3, 8004c1a <_svfiprintf_r+0x36>
 8004bfc:	2140      	movs	r1, #64	@ 0x40
 8004bfe:	f7ff ff09 	bl	8004a14 <_malloc_r>
 8004c02:	6028      	str	r0, [r5, #0]
 8004c04:	6128      	str	r0, [r5, #16]
 8004c06:	b930      	cbnz	r0, 8004c16 <_svfiprintf_r+0x32>
 8004c08:	230c      	movs	r3, #12
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c10:	b01d      	add	sp, #116	@ 0x74
 8004c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c16:	2340      	movs	r3, #64	@ 0x40
 8004c18:	616b      	str	r3, [r5, #20]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c1e:	2320      	movs	r3, #32
 8004c20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c24:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c28:	2330      	movs	r3, #48	@ 0x30
 8004c2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004dc8 <_svfiprintf_r+0x1e4>
 8004c2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c32:	f04f 0901 	mov.w	r9, #1
 8004c36:	4623      	mov	r3, r4
 8004c38:	469a      	mov	sl, r3
 8004c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c3e:	b10a      	cbz	r2, 8004c44 <_svfiprintf_r+0x60>
 8004c40:	2a25      	cmp	r2, #37	@ 0x25
 8004c42:	d1f9      	bne.n	8004c38 <_svfiprintf_r+0x54>
 8004c44:	ebba 0b04 	subs.w	fp, sl, r4
 8004c48:	d00b      	beq.n	8004c62 <_svfiprintf_r+0x7e>
 8004c4a:	465b      	mov	r3, fp
 8004c4c:	4622      	mov	r2, r4
 8004c4e:	4629      	mov	r1, r5
 8004c50:	4638      	mov	r0, r7
 8004c52:	f7ff ff6b 	bl	8004b2c <__ssputs_r>
 8004c56:	3001      	adds	r0, #1
 8004c58:	f000 80a7 	beq.w	8004daa <_svfiprintf_r+0x1c6>
 8004c5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c5e:	445a      	add	r2, fp
 8004c60:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c62:	f89a 3000 	ldrb.w	r3, [sl]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 809f 	beq.w	8004daa <_svfiprintf_r+0x1c6>
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c76:	f10a 0a01 	add.w	sl, sl, #1
 8004c7a:	9304      	str	r3, [sp, #16]
 8004c7c:	9307      	str	r3, [sp, #28]
 8004c7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c82:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c84:	4654      	mov	r4, sl
 8004c86:	2205      	movs	r2, #5
 8004c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c8c:	484e      	ldr	r0, [pc, #312]	@ (8004dc8 <_svfiprintf_r+0x1e4>)
 8004c8e:	f7fb fa9f 	bl	80001d0 <memchr>
 8004c92:	9a04      	ldr	r2, [sp, #16]
 8004c94:	b9d8      	cbnz	r0, 8004cce <_svfiprintf_r+0xea>
 8004c96:	06d0      	lsls	r0, r2, #27
 8004c98:	bf44      	itt	mi
 8004c9a:	2320      	movmi	r3, #32
 8004c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ca0:	0711      	lsls	r1, r2, #28
 8004ca2:	bf44      	itt	mi
 8004ca4:	232b      	movmi	r3, #43	@ 0x2b
 8004ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004caa:	f89a 3000 	ldrb.w	r3, [sl]
 8004cae:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cb0:	d015      	beq.n	8004cde <_svfiprintf_r+0xfa>
 8004cb2:	9a07      	ldr	r2, [sp, #28]
 8004cb4:	4654      	mov	r4, sl
 8004cb6:	2000      	movs	r0, #0
 8004cb8:	f04f 0c0a 	mov.w	ip, #10
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cc2:	3b30      	subs	r3, #48	@ 0x30
 8004cc4:	2b09      	cmp	r3, #9
 8004cc6:	d94b      	bls.n	8004d60 <_svfiprintf_r+0x17c>
 8004cc8:	b1b0      	cbz	r0, 8004cf8 <_svfiprintf_r+0x114>
 8004cca:	9207      	str	r2, [sp, #28]
 8004ccc:	e014      	b.n	8004cf8 <_svfiprintf_r+0x114>
 8004cce:	eba0 0308 	sub.w	r3, r0, r8
 8004cd2:	fa09 f303 	lsl.w	r3, r9, r3
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	9304      	str	r3, [sp, #16]
 8004cda:	46a2      	mov	sl, r4
 8004cdc:	e7d2      	b.n	8004c84 <_svfiprintf_r+0xa0>
 8004cde:	9b03      	ldr	r3, [sp, #12]
 8004ce0:	1d19      	adds	r1, r3, #4
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	9103      	str	r1, [sp, #12]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	bfbb      	ittet	lt
 8004cea:	425b      	neglt	r3, r3
 8004cec:	f042 0202 	orrlt.w	r2, r2, #2
 8004cf0:	9307      	strge	r3, [sp, #28]
 8004cf2:	9307      	strlt	r3, [sp, #28]
 8004cf4:	bfb8      	it	lt
 8004cf6:	9204      	strlt	r2, [sp, #16]
 8004cf8:	7823      	ldrb	r3, [r4, #0]
 8004cfa:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cfc:	d10a      	bne.n	8004d14 <_svfiprintf_r+0x130>
 8004cfe:	7863      	ldrb	r3, [r4, #1]
 8004d00:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d02:	d132      	bne.n	8004d6a <_svfiprintf_r+0x186>
 8004d04:	9b03      	ldr	r3, [sp, #12]
 8004d06:	1d1a      	adds	r2, r3, #4
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	9203      	str	r2, [sp, #12]
 8004d0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d10:	3402      	adds	r4, #2
 8004d12:	9305      	str	r3, [sp, #20]
 8004d14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004dd8 <_svfiprintf_r+0x1f4>
 8004d18:	7821      	ldrb	r1, [r4, #0]
 8004d1a:	2203      	movs	r2, #3
 8004d1c:	4650      	mov	r0, sl
 8004d1e:	f7fb fa57 	bl	80001d0 <memchr>
 8004d22:	b138      	cbz	r0, 8004d34 <_svfiprintf_r+0x150>
 8004d24:	9b04      	ldr	r3, [sp, #16]
 8004d26:	eba0 000a 	sub.w	r0, r0, sl
 8004d2a:	2240      	movs	r2, #64	@ 0x40
 8004d2c:	4082      	lsls	r2, r0
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	3401      	adds	r4, #1
 8004d32:	9304      	str	r3, [sp, #16]
 8004d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d38:	4824      	ldr	r0, [pc, #144]	@ (8004dcc <_svfiprintf_r+0x1e8>)
 8004d3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d3e:	2206      	movs	r2, #6
 8004d40:	f7fb fa46 	bl	80001d0 <memchr>
 8004d44:	2800      	cmp	r0, #0
 8004d46:	d036      	beq.n	8004db6 <_svfiprintf_r+0x1d2>
 8004d48:	4b21      	ldr	r3, [pc, #132]	@ (8004dd0 <_svfiprintf_r+0x1ec>)
 8004d4a:	bb1b      	cbnz	r3, 8004d94 <_svfiprintf_r+0x1b0>
 8004d4c:	9b03      	ldr	r3, [sp, #12]
 8004d4e:	3307      	adds	r3, #7
 8004d50:	f023 0307 	bic.w	r3, r3, #7
 8004d54:	3308      	adds	r3, #8
 8004d56:	9303      	str	r3, [sp, #12]
 8004d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d5a:	4433      	add	r3, r6
 8004d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d5e:	e76a      	b.n	8004c36 <_svfiprintf_r+0x52>
 8004d60:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d64:	460c      	mov	r4, r1
 8004d66:	2001      	movs	r0, #1
 8004d68:	e7a8      	b.n	8004cbc <_svfiprintf_r+0xd8>
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	3401      	adds	r4, #1
 8004d6e:	9305      	str	r3, [sp, #20]
 8004d70:	4619      	mov	r1, r3
 8004d72:	f04f 0c0a 	mov.w	ip, #10
 8004d76:	4620      	mov	r0, r4
 8004d78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d7c:	3a30      	subs	r2, #48	@ 0x30
 8004d7e:	2a09      	cmp	r2, #9
 8004d80:	d903      	bls.n	8004d8a <_svfiprintf_r+0x1a6>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0c6      	beq.n	8004d14 <_svfiprintf_r+0x130>
 8004d86:	9105      	str	r1, [sp, #20]
 8004d88:	e7c4      	b.n	8004d14 <_svfiprintf_r+0x130>
 8004d8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d8e:	4604      	mov	r4, r0
 8004d90:	2301      	movs	r3, #1
 8004d92:	e7f0      	b.n	8004d76 <_svfiprintf_r+0x192>
 8004d94:	ab03      	add	r3, sp, #12
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	462a      	mov	r2, r5
 8004d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd4 <_svfiprintf_r+0x1f0>)
 8004d9c:	a904      	add	r1, sp, #16
 8004d9e:	4638      	mov	r0, r7
 8004da0:	f3af 8000 	nop.w
 8004da4:	1c42      	adds	r2, r0, #1
 8004da6:	4606      	mov	r6, r0
 8004da8:	d1d6      	bne.n	8004d58 <_svfiprintf_r+0x174>
 8004daa:	89ab      	ldrh	r3, [r5, #12]
 8004dac:	065b      	lsls	r3, r3, #25
 8004dae:	f53f af2d 	bmi.w	8004c0c <_svfiprintf_r+0x28>
 8004db2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004db4:	e72c      	b.n	8004c10 <_svfiprintf_r+0x2c>
 8004db6:	ab03      	add	r3, sp, #12
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	462a      	mov	r2, r5
 8004dbc:	4b05      	ldr	r3, [pc, #20]	@ (8004dd4 <_svfiprintf_r+0x1f0>)
 8004dbe:	a904      	add	r1, sp, #16
 8004dc0:	4638      	mov	r0, r7
 8004dc2:	f000 f879 	bl	8004eb8 <_printf_i>
 8004dc6:	e7ed      	b.n	8004da4 <_svfiprintf_r+0x1c0>
 8004dc8:	0800820c 	.word	0x0800820c
 8004dcc:	08008216 	.word	0x08008216
 8004dd0:	00000000 	.word	0x00000000
 8004dd4:	08004b2d 	.word	0x08004b2d
 8004dd8:	08008212 	.word	0x08008212

08004ddc <_printf_common>:
 8004ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de0:	4616      	mov	r6, r2
 8004de2:	4698      	mov	r8, r3
 8004de4:	688a      	ldr	r2, [r1, #8]
 8004de6:	690b      	ldr	r3, [r1, #16]
 8004de8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004dec:	4293      	cmp	r3, r2
 8004dee:	bfb8      	it	lt
 8004df0:	4613      	movlt	r3, r2
 8004df2:	6033      	str	r3, [r6, #0]
 8004df4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004df8:	4607      	mov	r7, r0
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	b10a      	cbz	r2, 8004e02 <_printf_common+0x26>
 8004dfe:	3301      	adds	r3, #1
 8004e00:	6033      	str	r3, [r6, #0]
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	0699      	lsls	r1, r3, #26
 8004e06:	bf42      	ittt	mi
 8004e08:	6833      	ldrmi	r3, [r6, #0]
 8004e0a:	3302      	addmi	r3, #2
 8004e0c:	6033      	strmi	r3, [r6, #0]
 8004e0e:	6825      	ldr	r5, [r4, #0]
 8004e10:	f015 0506 	ands.w	r5, r5, #6
 8004e14:	d106      	bne.n	8004e24 <_printf_common+0x48>
 8004e16:	f104 0a19 	add.w	sl, r4, #25
 8004e1a:	68e3      	ldr	r3, [r4, #12]
 8004e1c:	6832      	ldr	r2, [r6, #0]
 8004e1e:	1a9b      	subs	r3, r3, r2
 8004e20:	42ab      	cmp	r3, r5
 8004e22:	dc26      	bgt.n	8004e72 <_printf_common+0x96>
 8004e24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e28:	6822      	ldr	r2, [r4, #0]
 8004e2a:	3b00      	subs	r3, #0
 8004e2c:	bf18      	it	ne
 8004e2e:	2301      	movne	r3, #1
 8004e30:	0692      	lsls	r2, r2, #26
 8004e32:	d42b      	bmi.n	8004e8c <_printf_common+0xb0>
 8004e34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e38:	4641      	mov	r1, r8
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	47c8      	blx	r9
 8004e3e:	3001      	adds	r0, #1
 8004e40:	d01e      	beq.n	8004e80 <_printf_common+0xa4>
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	6922      	ldr	r2, [r4, #16]
 8004e46:	f003 0306 	and.w	r3, r3, #6
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	bf02      	ittt	eq
 8004e4e:	68e5      	ldreq	r5, [r4, #12]
 8004e50:	6833      	ldreq	r3, [r6, #0]
 8004e52:	1aed      	subeq	r5, r5, r3
 8004e54:	68a3      	ldr	r3, [r4, #8]
 8004e56:	bf0c      	ite	eq
 8004e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e5c:	2500      	movne	r5, #0
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	bfc4      	itt	gt
 8004e62:	1a9b      	subgt	r3, r3, r2
 8004e64:	18ed      	addgt	r5, r5, r3
 8004e66:	2600      	movs	r6, #0
 8004e68:	341a      	adds	r4, #26
 8004e6a:	42b5      	cmp	r5, r6
 8004e6c:	d11a      	bne.n	8004ea4 <_printf_common+0xc8>
 8004e6e:	2000      	movs	r0, #0
 8004e70:	e008      	b.n	8004e84 <_printf_common+0xa8>
 8004e72:	2301      	movs	r3, #1
 8004e74:	4652      	mov	r2, sl
 8004e76:	4641      	mov	r1, r8
 8004e78:	4638      	mov	r0, r7
 8004e7a:	47c8      	blx	r9
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d103      	bne.n	8004e88 <_printf_common+0xac>
 8004e80:	f04f 30ff 	mov.w	r0, #4294967295
 8004e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e88:	3501      	adds	r5, #1
 8004e8a:	e7c6      	b.n	8004e1a <_printf_common+0x3e>
 8004e8c:	18e1      	adds	r1, r4, r3
 8004e8e:	1c5a      	adds	r2, r3, #1
 8004e90:	2030      	movs	r0, #48	@ 0x30
 8004e92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e96:	4422      	add	r2, r4
 8004e98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004ea0:	3302      	adds	r3, #2
 8004ea2:	e7c7      	b.n	8004e34 <_printf_common+0x58>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	4622      	mov	r2, r4
 8004ea8:	4641      	mov	r1, r8
 8004eaa:	4638      	mov	r0, r7
 8004eac:	47c8      	blx	r9
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d0e6      	beq.n	8004e80 <_printf_common+0xa4>
 8004eb2:	3601      	adds	r6, #1
 8004eb4:	e7d9      	b.n	8004e6a <_printf_common+0x8e>
	...

08004eb8 <_printf_i>:
 8004eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebc:	7e0f      	ldrb	r7, [r1, #24]
 8004ebe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ec0:	2f78      	cmp	r7, #120	@ 0x78
 8004ec2:	4691      	mov	r9, r2
 8004ec4:	4680      	mov	r8, r0
 8004ec6:	460c      	mov	r4, r1
 8004ec8:	469a      	mov	sl, r3
 8004eca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ece:	d807      	bhi.n	8004ee0 <_printf_i+0x28>
 8004ed0:	2f62      	cmp	r7, #98	@ 0x62
 8004ed2:	d80a      	bhi.n	8004eea <_printf_i+0x32>
 8004ed4:	2f00      	cmp	r7, #0
 8004ed6:	f000 80d1 	beq.w	800507c <_printf_i+0x1c4>
 8004eda:	2f58      	cmp	r7, #88	@ 0x58
 8004edc:	f000 80b8 	beq.w	8005050 <_printf_i+0x198>
 8004ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ee4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ee8:	e03a      	b.n	8004f60 <_printf_i+0xa8>
 8004eea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004eee:	2b15      	cmp	r3, #21
 8004ef0:	d8f6      	bhi.n	8004ee0 <_printf_i+0x28>
 8004ef2:	a101      	add	r1, pc, #4	@ (adr r1, 8004ef8 <_printf_i+0x40>)
 8004ef4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ef8:	08004f51 	.word	0x08004f51
 8004efc:	08004f65 	.word	0x08004f65
 8004f00:	08004ee1 	.word	0x08004ee1
 8004f04:	08004ee1 	.word	0x08004ee1
 8004f08:	08004ee1 	.word	0x08004ee1
 8004f0c:	08004ee1 	.word	0x08004ee1
 8004f10:	08004f65 	.word	0x08004f65
 8004f14:	08004ee1 	.word	0x08004ee1
 8004f18:	08004ee1 	.word	0x08004ee1
 8004f1c:	08004ee1 	.word	0x08004ee1
 8004f20:	08004ee1 	.word	0x08004ee1
 8004f24:	08005063 	.word	0x08005063
 8004f28:	08004f8f 	.word	0x08004f8f
 8004f2c:	0800501d 	.word	0x0800501d
 8004f30:	08004ee1 	.word	0x08004ee1
 8004f34:	08004ee1 	.word	0x08004ee1
 8004f38:	08005085 	.word	0x08005085
 8004f3c:	08004ee1 	.word	0x08004ee1
 8004f40:	08004f8f 	.word	0x08004f8f
 8004f44:	08004ee1 	.word	0x08004ee1
 8004f48:	08004ee1 	.word	0x08004ee1
 8004f4c:	08005025 	.word	0x08005025
 8004f50:	6833      	ldr	r3, [r6, #0]
 8004f52:	1d1a      	adds	r2, r3, #4
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	6032      	str	r2, [r6, #0]
 8004f58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f60:	2301      	movs	r3, #1
 8004f62:	e09c      	b.n	800509e <_printf_i+0x1e6>
 8004f64:	6833      	ldr	r3, [r6, #0]
 8004f66:	6820      	ldr	r0, [r4, #0]
 8004f68:	1d19      	adds	r1, r3, #4
 8004f6a:	6031      	str	r1, [r6, #0]
 8004f6c:	0606      	lsls	r6, r0, #24
 8004f6e:	d501      	bpl.n	8004f74 <_printf_i+0xbc>
 8004f70:	681d      	ldr	r5, [r3, #0]
 8004f72:	e003      	b.n	8004f7c <_printf_i+0xc4>
 8004f74:	0645      	lsls	r5, r0, #25
 8004f76:	d5fb      	bpl.n	8004f70 <_printf_i+0xb8>
 8004f78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f7c:	2d00      	cmp	r5, #0
 8004f7e:	da03      	bge.n	8004f88 <_printf_i+0xd0>
 8004f80:	232d      	movs	r3, #45	@ 0x2d
 8004f82:	426d      	negs	r5, r5
 8004f84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f88:	4858      	ldr	r0, [pc, #352]	@ (80050ec <_printf_i+0x234>)
 8004f8a:	230a      	movs	r3, #10
 8004f8c:	e011      	b.n	8004fb2 <_printf_i+0xfa>
 8004f8e:	6821      	ldr	r1, [r4, #0]
 8004f90:	6833      	ldr	r3, [r6, #0]
 8004f92:	0608      	lsls	r0, r1, #24
 8004f94:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f98:	d402      	bmi.n	8004fa0 <_printf_i+0xe8>
 8004f9a:	0649      	lsls	r1, r1, #25
 8004f9c:	bf48      	it	mi
 8004f9e:	b2ad      	uxthmi	r5, r5
 8004fa0:	2f6f      	cmp	r7, #111	@ 0x6f
 8004fa2:	4852      	ldr	r0, [pc, #328]	@ (80050ec <_printf_i+0x234>)
 8004fa4:	6033      	str	r3, [r6, #0]
 8004fa6:	bf14      	ite	ne
 8004fa8:	230a      	movne	r3, #10
 8004faa:	2308      	moveq	r3, #8
 8004fac:	2100      	movs	r1, #0
 8004fae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004fb2:	6866      	ldr	r6, [r4, #4]
 8004fb4:	60a6      	str	r6, [r4, #8]
 8004fb6:	2e00      	cmp	r6, #0
 8004fb8:	db05      	blt.n	8004fc6 <_printf_i+0x10e>
 8004fba:	6821      	ldr	r1, [r4, #0]
 8004fbc:	432e      	orrs	r6, r5
 8004fbe:	f021 0104 	bic.w	r1, r1, #4
 8004fc2:	6021      	str	r1, [r4, #0]
 8004fc4:	d04b      	beq.n	800505e <_printf_i+0x1a6>
 8004fc6:	4616      	mov	r6, r2
 8004fc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fcc:	fb03 5711 	mls	r7, r3, r1, r5
 8004fd0:	5dc7      	ldrb	r7, [r0, r7]
 8004fd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fd6:	462f      	mov	r7, r5
 8004fd8:	42bb      	cmp	r3, r7
 8004fda:	460d      	mov	r5, r1
 8004fdc:	d9f4      	bls.n	8004fc8 <_printf_i+0x110>
 8004fde:	2b08      	cmp	r3, #8
 8004fe0:	d10b      	bne.n	8004ffa <_printf_i+0x142>
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	07df      	lsls	r7, r3, #31
 8004fe6:	d508      	bpl.n	8004ffa <_printf_i+0x142>
 8004fe8:	6923      	ldr	r3, [r4, #16]
 8004fea:	6861      	ldr	r1, [r4, #4]
 8004fec:	4299      	cmp	r1, r3
 8004fee:	bfde      	ittt	le
 8004ff0:	2330      	movle	r3, #48	@ 0x30
 8004ff2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ff6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ffa:	1b92      	subs	r2, r2, r6
 8004ffc:	6122      	str	r2, [r4, #16]
 8004ffe:	f8cd a000 	str.w	sl, [sp]
 8005002:	464b      	mov	r3, r9
 8005004:	aa03      	add	r2, sp, #12
 8005006:	4621      	mov	r1, r4
 8005008:	4640      	mov	r0, r8
 800500a:	f7ff fee7 	bl	8004ddc <_printf_common>
 800500e:	3001      	adds	r0, #1
 8005010:	d14a      	bne.n	80050a8 <_printf_i+0x1f0>
 8005012:	f04f 30ff 	mov.w	r0, #4294967295
 8005016:	b004      	add	sp, #16
 8005018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	f043 0320 	orr.w	r3, r3, #32
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	4832      	ldr	r0, [pc, #200]	@ (80050f0 <_printf_i+0x238>)
 8005026:	2778      	movs	r7, #120	@ 0x78
 8005028:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	6831      	ldr	r1, [r6, #0]
 8005030:	061f      	lsls	r7, r3, #24
 8005032:	f851 5b04 	ldr.w	r5, [r1], #4
 8005036:	d402      	bmi.n	800503e <_printf_i+0x186>
 8005038:	065f      	lsls	r7, r3, #25
 800503a:	bf48      	it	mi
 800503c:	b2ad      	uxthmi	r5, r5
 800503e:	6031      	str	r1, [r6, #0]
 8005040:	07d9      	lsls	r1, r3, #31
 8005042:	bf44      	itt	mi
 8005044:	f043 0320 	orrmi.w	r3, r3, #32
 8005048:	6023      	strmi	r3, [r4, #0]
 800504a:	b11d      	cbz	r5, 8005054 <_printf_i+0x19c>
 800504c:	2310      	movs	r3, #16
 800504e:	e7ad      	b.n	8004fac <_printf_i+0xf4>
 8005050:	4826      	ldr	r0, [pc, #152]	@ (80050ec <_printf_i+0x234>)
 8005052:	e7e9      	b.n	8005028 <_printf_i+0x170>
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	f023 0320 	bic.w	r3, r3, #32
 800505a:	6023      	str	r3, [r4, #0]
 800505c:	e7f6      	b.n	800504c <_printf_i+0x194>
 800505e:	4616      	mov	r6, r2
 8005060:	e7bd      	b.n	8004fde <_printf_i+0x126>
 8005062:	6833      	ldr	r3, [r6, #0]
 8005064:	6825      	ldr	r5, [r4, #0]
 8005066:	6961      	ldr	r1, [r4, #20]
 8005068:	1d18      	adds	r0, r3, #4
 800506a:	6030      	str	r0, [r6, #0]
 800506c:	062e      	lsls	r6, r5, #24
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	d501      	bpl.n	8005076 <_printf_i+0x1be>
 8005072:	6019      	str	r1, [r3, #0]
 8005074:	e002      	b.n	800507c <_printf_i+0x1c4>
 8005076:	0668      	lsls	r0, r5, #25
 8005078:	d5fb      	bpl.n	8005072 <_printf_i+0x1ba>
 800507a:	8019      	strh	r1, [r3, #0]
 800507c:	2300      	movs	r3, #0
 800507e:	6123      	str	r3, [r4, #16]
 8005080:	4616      	mov	r6, r2
 8005082:	e7bc      	b.n	8004ffe <_printf_i+0x146>
 8005084:	6833      	ldr	r3, [r6, #0]
 8005086:	1d1a      	adds	r2, r3, #4
 8005088:	6032      	str	r2, [r6, #0]
 800508a:	681e      	ldr	r6, [r3, #0]
 800508c:	6862      	ldr	r2, [r4, #4]
 800508e:	2100      	movs	r1, #0
 8005090:	4630      	mov	r0, r6
 8005092:	f7fb f89d 	bl	80001d0 <memchr>
 8005096:	b108      	cbz	r0, 800509c <_printf_i+0x1e4>
 8005098:	1b80      	subs	r0, r0, r6
 800509a:	6060      	str	r0, [r4, #4]
 800509c:	6863      	ldr	r3, [r4, #4]
 800509e:	6123      	str	r3, [r4, #16]
 80050a0:	2300      	movs	r3, #0
 80050a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050a6:	e7aa      	b.n	8004ffe <_printf_i+0x146>
 80050a8:	6923      	ldr	r3, [r4, #16]
 80050aa:	4632      	mov	r2, r6
 80050ac:	4649      	mov	r1, r9
 80050ae:	4640      	mov	r0, r8
 80050b0:	47d0      	blx	sl
 80050b2:	3001      	adds	r0, #1
 80050b4:	d0ad      	beq.n	8005012 <_printf_i+0x15a>
 80050b6:	6823      	ldr	r3, [r4, #0]
 80050b8:	079b      	lsls	r3, r3, #30
 80050ba:	d413      	bmi.n	80050e4 <_printf_i+0x22c>
 80050bc:	68e0      	ldr	r0, [r4, #12]
 80050be:	9b03      	ldr	r3, [sp, #12]
 80050c0:	4298      	cmp	r0, r3
 80050c2:	bfb8      	it	lt
 80050c4:	4618      	movlt	r0, r3
 80050c6:	e7a6      	b.n	8005016 <_printf_i+0x15e>
 80050c8:	2301      	movs	r3, #1
 80050ca:	4632      	mov	r2, r6
 80050cc:	4649      	mov	r1, r9
 80050ce:	4640      	mov	r0, r8
 80050d0:	47d0      	blx	sl
 80050d2:	3001      	adds	r0, #1
 80050d4:	d09d      	beq.n	8005012 <_printf_i+0x15a>
 80050d6:	3501      	adds	r5, #1
 80050d8:	68e3      	ldr	r3, [r4, #12]
 80050da:	9903      	ldr	r1, [sp, #12]
 80050dc:	1a5b      	subs	r3, r3, r1
 80050de:	42ab      	cmp	r3, r5
 80050e0:	dcf2      	bgt.n	80050c8 <_printf_i+0x210>
 80050e2:	e7eb      	b.n	80050bc <_printf_i+0x204>
 80050e4:	2500      	movs	r5, #0
 80050e6:	f104 0619 	add.w	r6, r4, #25
 80050ea:	e7f5      	b.n	80050d8 <_printf_i+0x220>
 80050ec:	0800821d 	.word	0x0800821d
 80050f0:	0800822e 	.word	0x0800822e

080050f4 <memmove>:
 80050f4:	4288      	cmp	r0, r1
 80050f6:	b510      	push	{r4, lr}
 80050f8:	eb01 0402 	add.w	r4, r1, r2
 80050fc:	d902      	bls.n	8005104 <memmove+0x10>
 80050fe:	4284      	cmp	r4, r0
 8005100:	4623      	mov	r3, r4
 8005102:	d807      	bhi.n	8005114 <memmove+0x20>
 8005104:	1e43      	subs	r3, r0, #1
 8005106:	42a1      	cmp	r1, r4
 8005108:	d008      	beq.n	800511c <memmove+0x28>
 800510a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800510e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005112:	e7f8      	b.n	8005106 <memmove+0x12>
 8005114:	4402      	add	r2, r0
 8005116:	4601      	mov	r1, r0
 8005118:	428a      	cmp	r2, r1
 800511a:	d100      	bne.n	800511e <memmove+0x2a>
 800511c:	bd10      	pop	{r4, pc}
 800511e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005126:	e7f7      	b.n	8005118 <memmove+0x24>

08005128 <_sbrk_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4d06      	ldr	r5, [pc, #24]	@ (8005144 <_sbrk_r+0x1c>)
 800512c:	2300      	movs	r3, #0
 800512e:	4604      	mov	r4, r0
 8005130:	4608      	mov	r0, r1
 8005132:	602b      	str	r3, [r5, #0]
 8005134:	f7fc fb88 	bl	8001848 <_sbrk>
 8005138:	1c43      	adds	r3, r0, #1
 800513a:	d102      	bne.n	8005142 <_sbrk_r+0x1a>
 800513c:	682b      	ldr	r3, [r5, #0]
 800513e:	b103      	cbz	r3, 8005142 <_sbrk_r+0x1a>
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	bd38      	pop	{r3, r4, r5, pc}
 8005144:	2000034c 	.word	0x2000034c

08005148 <memcpy>:
 8005148:	440a      	add	r2, r1
 800514a:	4291      	cmp	r1, r2
 800514c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005150:	d100      	bne.n	8005154 <memcpy+0xc>
 8005152:	4770      	bx	lr
 8005154:	b510      	push	{r4, lr}
 8005156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800515a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800515e:	4291      	cmp	r1, r2
 8005160:	d1f9      	bne.n	8005156 <memcpy+0xe>
 8005162:	bd10      	pop	{r4, pc}

08005164 <_realloc_r>:
 8005164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005168:	4607      	mov	r7, r0
 800516a:	4614      	mov	r4, r2
 800516c:	460d      	mov	r5, r1
 800516e:	b921      	cbnz	r1, 800517a <_realloc_r+0x16>
 8005170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005174:	4611      	mov	r1, r2
 8005176:	f7ff bc4d 	b.w	8004a14 <_malloc_r>
 800517a:	b92a      	cbnz	r2, 8005188 <_realloc_r+0x24>
 800517c:	f7ff fbde 	bl	800493c <_free_r>
 8005180:	4625      	mov	r5, r4
 8005182:	4628      	mov	r0, r5
 8005184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005188:	f000 f81a 	bl	80051c0 <_malloc_usable_size_r>
 800518c:	4284      	cmp	r4, r0
 800518e:	4606      	mov	r6, r0
 8005190:	d802      	bhi.n	8005198 <_realloc_r+0x34>
 8005192:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005196:	d8f4      	bhi.n	8005182 <_realloc_r+0x1e>
 8005198:	4621      	mov	r1, r4
 800519a:	4638      	mov	r0, r7
 800519c:	f7ff fc3a 	bl	8004a14 <_malloc_r>
 80051a0:	4680      	mov	r8, r0
 80051a2:	b908      	cbnz	r0, 80051a8 <_realloc_r+0x44>
 80051a4:	4645      	mov	r5, r8
 80051a6:	e7ec      	b.n	8005182 <_realloc_r+0x1e>
 80051a8:	42b4      	cmp	r4, r6
 80051aa:	4622      	mov	r2, r4
 80051ac:	4629      	mov	r1, r5
 80051ae:	bf28      	it	cs
 80051b0:	4632      	movcs	r2, r6
 80051b2:	f7ff ffc9 	bl	8005148 <memcpy>
 80051b6:	4629      	mov	r1, r5
 80051b8:	4638      	mov	r0, r7
 80051ba:	f7ff fbbf 	bl	800493c <_free_r>
 80051be:	e7f1      	b.n	80051a4 <_realloc_r+0x40>

080051c0 <_malloc_usable_size_r>:
 80051c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051c4:	1f18      	subs	r0, r3, #4
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	bfbc      	itt	lt
 80051ca:	580b      	ldrlt	r3, [r1, r0]
 80051cc:	18c0      	addlt	r0, r0, r3
 80051ce:	4770      	bx	lr

080051d0 <_init>:
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d2:	bf00      	nop
 80051d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051d6:	bc08      	pop	{r3}
 80051d8:	469e      	mov	lr, r3
 80051da:	4770      	bx	lr

080051dc <_fini>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	bf00      	nop
 80051e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051e2:	bc08      	pop	{r3}
 80051e4:	469e      	mov	lr, r3
 80051e6:	4770      	bx	lr
