{
    "cycles_program_begin": 92894336570141575,
    "LVLData": [
        "SIM"
    ],
    "perf": [
        [
            0.046077966690063477,
            0.026075000000000001,
            0.019054999999999999,
            226460,
            227076,
            1670338163.831789,
            92894336710996275,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.13028097152709961,
            0.029727,
            0.019476,
            226756,
            227404,
            1670338163.915992,
            92894337064665670,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.13032793998718262,
            0.029755,
            0.019494999999999998,
            226756,
            227404,
            1670338163.916039,
            92894337064798524,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.13268303871154785,
            0.030873999999999999,
            0.020583000000000001,
            227924,
            227928,
            1670338163.9183941,
            92894337074732049,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.18297386169433594,
            0.031808000000000003,
            0.025652000000000001,
            228976,
            241332,
            1670338163.9686849,
            92894337285964644,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.1830298900604248,
            0.03184,
            0.025676999999999998,
            228976,
            241332,
            1670338163.9687409,
            92894337286151562,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.19743084907531738,
            0.033134999999999998,
            0.026922000000000001,
            230628,
            241332,
            1670338163.9831419,
            92894337346673975,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.1974639892578125,
            0.033153000000000002,
            0.026936999999999999,
            230628,
            241332,
            1670338163.983175,
            92894337346769295,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.19748401641845703,
            0.033165,
            0.026946000000000001,
            230628,
            241332,
            1670338163.9831951,
            92894337346847267,
            "doGAToPass2",
            "entry"
        ],
        [
            0.21736502647399902,
            0.033808999999999999,
            0.027661999999999999,
            229072,
            241332,
            1670338164.0030761,
            92894337430407303,
            "DoPass2",
            "entry"
        ],
        [
            0.2400519847869873,
            0.052247000000000002,
            0.029642999999999999,
            240000,
            241332,
            1670338164.025763,
            92894337525673593,
            "DoPass2",
            "exit"
        ]
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "checksum": 0,
                "mod": "std",
                "bytes": 32908,
                "archive": "archive.3/_18778_archive_1.a",
                "mode": 4
            }
        },
        "tb": {
            "g7hgQ_d": {
                "checksum": 0,
                "out": "g7hgQ_d.o",
                "mod": "tb",
                "bytes": 18068,
                "archive": "archive.3/_18778_archive_1.a",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "checksum": 0,
                "mod": "...MASTER...",
                "bytes": 7858,
                "mode": 4
            }
        }
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 3,
            "ru_maxrss_kb": 70808,
            "ru_utime_sec": 0.033835999999999998,
            "ru_stime_sec": 0.027684,
            "ru_minflt": 23396,
            "ru_majflt": 6,
            "ru_nvcsw": 46
        },
        "Frontend(%)": 68.690579424517139,
        "outputSizePerQuad": 189.86706056129987,
        "ru_childs_cgstart": {
            "ru_nivcsw": 6,
            "ru_maxrss_kb": 23448,
            "ru_utime_sec": 0.0097310000000000001,
            "ru_stime_sec": 0.009136,
            "ru_minflt": 6341,
            "ru_majflt": 0,
            "ru_nvcsw": 17
        },
        "cpu_cycles_cgstart": 92894337430500272,
        "nMops": 1366,
        "totalObjSize": 128540,
        "nQuads": 677,
        "ru_self_end": {
            "ru_nivcsw": 5,
            "ru_maxrss_kb": 80432,
            "ru_utime_sec": 0.053693999999999999,
            "ru_stime_sec": 0.029642999999999999,
            "ru_minflt": 26715,
            "ru_majflt": 6,
            "ru_nvcsw": 47
        },
        "quadSpeed": 34092.053580420987,
        "ru_childs_end": {
            "ru_nivcsw": 8,
            "ru_maxrss_kb": 23852,
            "ru_utime_sec": 0.0097310000000000001,
            "ru_stime_sec": 0.011395000000000001,
            "ru_minflt": 6932,
            "ru_majflt": 0,
            "ru_nvcsw": 18
        },
        "peak_mem_kb": 241332,
        "cpu_cycles_end": 92894337531651270,
        "CodeGen(%)": 31.309420575482857,
        "cpu_cycles_total": 961509695,
        "mopSpeed": 68788.397623124183,
        "mop/quad": 2.0177252584933529,
        "realTime": 0.24152684211730957
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "tb": [
            "tb",
            "g7hgQ",
            "module",
            3
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            4
        ]
    },
    "CurCompileUdps": {},
    "incremental": "on",
    "cpu_cycles_pass2_start": 92894337430431485,
    "SIMBData": {
        "bytes": 67560,
        "out": "amcQwB.o",
        "text": 0,
        "archive": "archive.3/_18778_archive_1.a"
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "tb",
        "tb"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.18778.json"
    ],
    "Misc": {
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "master_pid": 18778,
        "csrc": "csrc",
        "csrc_abs": "/home/jvelten/projects/verilog_repair/benchmarks/flip_flop/csrc",
        "daidir_abs": "/home/jvelten/projects/verilog_repair/benchmarks/flip_flop/simv.daidir",
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "archive_dir": "archive.3",
        "cwd": "/home/jvelten/projects/verilog_repair/benchmarks/flip_flop",
        "daidir": "/home/jvelten/projects/verilog_repair/benchmarks/flip_flop/simv.daidir",
        "default_output_dir": "csrc"
    },
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "CompileStatus": "Successful"
}