$date
	Thu Oct 13 17:51:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 2 ! q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ show $end
$var reg 1 % stop $end
$scope module s $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ show $end
$var wire 1 % stop $end
$var wire 1 & stopToEn $end
$var wire 2 ' qin [1:0] $end
$var wire 2 ( q [1:0] $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 & en $end
$var wire 1 # reset $end
$var wire 1 ) t0 $end
$var wire 1 * t1 $end
$var wire 2 + q [1:0] $end
$scope module tff0 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # reset $end
$var wire 1 ) t $end
$var wire 1 - q $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var wire 1 # reset $end
$var wire 1 * t $end
$var wire 1 / q $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var wire 1 # reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
1,
b0 +
0*
1)
b0 (
b0 '
1&
0%
0$
1#
1"
b0 !
$end
#5
0"
#10
1.
1*
0,
b1 '
b1 +
1-
1"
0#
#15
0"
#20
0*
1,
1.
0-
b10 '
b10 +
1/
b10 !
b10 (
1"
1$
#25
0"
#30
0.
1*
b11 !
b11 (
0,
b11 '
b11 +
1-
1"
#35
0"
#40
0*
b0 !
b0 (
1,
0.
0-
b0 '
b0 +
0/
1"
#45
0"
#50
1.
1*
b1 !
b1 (
0,
b1 '
b1 +
1-
1"
#55
0"
#60
0*
b10 !
b10 (
1,
1.
0-
b10 '
b10 +
1/
1"
#65
0"
#70
0.
1*
b11 !
b11 (
0,
b11 '
b11 +
1-
1"
#75
0"
#80
0*
b0 !
b0 (
1,
0.
0-
b0 '
b0 +
0/
1"
#85
0"
#90
1.
1*
b1 !
b1 (
0,
b1 '
b1 +
1-
1"
#95
0"
#100
0*
b10 !
b10 (
1,
1.
0-
b10 '
b10 +
1/
1"
#105
0"
#110
0.
1*
b11 !
b11 (
0,
b11 '
b11 +
1-
1"
#115
0"
#120
b0 !
b0 (
0-
b0 '
b0 +
0/
0,
0.
0)
0*
0&
1"
1%
#125
0"
#130
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
