<root><simulation><result_generated_time />2023-05-17 20:13:53<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 200704, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 8), ('OX', 2), ('OY', 14)], [('C', 16), ('K', 32)], []]<I />[[('OX', 7), ('C', 8)], [('OX', 2), ('OY', 14), ('C', 16), ('K', 32)], []]<O />[[('OX', 7), ('C', 8)], [('OX', 2), ('OY', 14), ('C', 16), ('K', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [8.0, 1.0, 32.0, 1.0], 'O': [8.0, 8, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2097152, 2097152], 'I': [448, 1605632, 1605632], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.12, 0.25, 0.0], 'I': [0.88, 0.19, 0.0], 'O': [0.11, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.49, 0.0], 'I': [0.88, 0.49, 0.0], 'O': [0.11, 0.49, 0.0]}<effective_mem_size_bit />{'W': [64, 131072, 2097152], 'I': [56, 1605632, 1605632], 'O': [56, 12544, 401408], 'O_partial': [56, 12544, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7340032, 262144], [262144, 262144], [262144, 0]]<I />[[6422528, 6422528], [6422528, 200704], [200704, 0]]<O />[[(6372352, 6422528), (802816, 752640)], [(752640, 802816), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(6372352, 6422528), (802816, 752640)], [(752640, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[917504, 32768], [16384, 16384], [1024, 0]]<I />[[802816, 802816], [401408, 12544], [784, 0]]<O />[[(796544, 802816), (100352, 94080)], [(47040, 50176), (3136, 0)], [(0, 196), (0, 0)]]<O_partial />[([796544, 802816], [100352, 94080]), ([47040, 50176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112335503.9<mem_energy_breakdown><W />[320.3, 811.8, 1363.8]<I />[562.4, 10856.3, 1044.2]<O />[628.3, 2486.1, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9652<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9652<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />831772<latency_cycle_without_data_loading />802816<ideal_computing_cycle />802816<data_loading><load_cycle_total />28956<load_cycle_individual />{'W': [32, 16384, 0], 'I': [28, 12544, 0]}<load_cycle_combined />{'W': 16384, 'I': 12544}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-802815], [-800737, -784896], [-802816, -802816]], 'I': [[-802815], [-702415, -401380], [-802816, -802816]], 'O': [[-802816], [-788480, -745472], [-799680, -802620]]}<mem_stall_cycle_shared />{'W': [[-802815], [-800737, 0], [0, 0]], 'I': [[-802815], [-702415, 0], [0, 0]], 'O': [[-802816], [-788480, -745472], [-799680, -802620]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2097152, 2097152], 'I': [448, 1605632, 1605632], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [4096, 2097152, 2097152], 'I': [3584, 1605632, 1605632], 'O': [448, 401408, 401408]}<loop_cycles_each_level />{'W': [1568, 802816, 802816], 'I': [56, 802816, 802816], 'O': [56, 802816, 802816]}<top_ir_loop_size />{'W': [28, 1, 1], 'I': [1, 32, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [2.6, 2.6], [2.6, 2.6]], 'I': [[8.0, 8.0], [64.0, 2.0], [2.0, 2.0]], 'O': [[8.0, 1.0], [8.0, 0.5], [0.5, 0.5]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 2.6], [2.6, 2.6]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 2.0]], 'O': [[8.0, 8.0], [64.0, 0.5], [0.5, 0.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [2.6, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [64.0, 2.0], [2.0, 0]], 'O': [[8.0, 1.0], [8.0, 0.5], [0.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [75.1, 12.6], [4.6, 0.5]], 'I': [[8.0, 8.0], [75.1, 12.6], [4.6, 0.5]], 'O': [[8.0, 1.0], [75.1, 12.6], [4.6, 0.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 802816], [1568, 1568, 512], [802816, 802816, 1]], 'I': [[1, 1, 802816], [56, 56, 14336], [802816, 802816, 1]], 'O': [[1, 1, 802816], [56, 56, 14336], [802816, 802816, 1]]}<trans_time_real />{'W': [[0, 1, 802816], [[1, 1568, 512], [32, 1568, 512]], [[16384, 802816, 1], [1024, 802816, 1]]], 'I': [[0, 1, 802816], [[7, 56, 14336], [28, 56, 14336]], [[12544, 802816, 1], [784, 802816, 1]]], 'O': [[0, 1, 802816], [[1, 56, 14336], [4, 56, 14336]], [[3136, 802816, 1], [196, 802816, 1]]]}<single_stall_cycle />{'W': [[-1], [-1567, -1536], [-786432, -801792]], 'I': [[-1], [-49, -28], [-790272, -802032]], 'O': [[-1], [-55, -52], [-799680, -802620]]}<single_stall_count />{'W': [802815, 511, 0], 'I': [802815, 14335, 0], 'O': [802816, 14336, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [16352, 0], 'I': [401380, 0], 'O': [57344, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-802816, -802816], [-799680, -802816]], 1: [[-327740, -802816], [-745472, -799680]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>