<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab4_1/solution2/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab4_1/solution2/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:58:42.205+0300"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:58:40.823+0300"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:58:40.793+0300"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'p_y' with mode 'ap_ack' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:50:59.196+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:50:51.314+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:50:50.477+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:30:08.357+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:30:07.654+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:58:40.182+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:58:39.399+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_return -into $return_group -radix hex&#xD;&#xA;## set p_y_group [add_wave_group p_y(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/p_y_ap_ack -into $p_y_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/p_y -into $p_y_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set d_group [add_wave_group d(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/d_ap_vld -into $d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/d -into $d_group -radix hex&#xD;&#xA;## set c_group [add_wave_group c(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/c_ap_ack -into $c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/c_ap_vld -into $c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/c -into $c_group -radix hex&#xD;&#xA;## set b_group [add_wave_group b(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/b_ap_ack -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/b -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/a_ap_ack -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/a_ap_vld -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/a -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_c -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_d -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_p_y -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## set tb_p_y_group [add_wave_group p_y(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/p_y_ap_ack -into $tb_p_y_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/p_y -into $tb_p_y_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_d_group [add_wave_group d(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/d_ap_vld -into $tb_d_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/d -into $tb_d_group -radix hex&#xD;&#xA;## set tb_c_group [add_wave_group c(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/c_ap_ack -into $tb_c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/c_ap_vld -into $tb_c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/c -into $tb_c_group -radix hex&#xD;&#xA;## set tb_b_group [add_wave_group b(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/b_ap_ack -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/b -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/a_ap_ack -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/a_ap_vld -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/a -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config lab4_1.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;117000&quot;&#xD;&#xA;// RTL Simulation : 1 / 3 [100.00%] @ &quot;147000&quot;&#xD;&#xA;// RTL Simulation : 2 / 3 [100.00%] @ &quot;171000&quot;&#xD;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;195000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 219 ns : File &quot;C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab4_1/solution2/sim/verilog/lab4_1.autotb.v&quot; Line 535&#xD;&#xA;## quit" projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:52:00.661+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:51:26.644+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:51:25.918+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_return -into $return_group -radix hex&#xD;&#xA;## set p_y_group [add_wave_group p_y(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/p_y_ap_vld -into $p_y_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/p_y -into $p_y_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set d_group [add_wave_group d(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/d -into $d_group -radix hex&#xD;&#xA;## set c_group [add_wave_group c(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/c -into $c_group -radix hex&#xD;&#xA;## set b_group [add_wave_group b(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/b -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/a -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AESL_inst_lab4_1/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_c -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_d -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_p_y -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## set tb_p_y_group [add_wave_group p_y(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/p_y_ap_vld -into $tb_p_y_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab4_1_top/p_y -into $tb_p_y_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_d_group [add_wave_group d(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/d -into $tb_d_group -radix hex&#xD;&#xA;## set tb_c_group [add_wave_group c(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/c -into $tb_c_group -radix hex&#xD;&#xA;## set tb_b_group [add_wave_group b(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/b -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab4_1_top/a -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config lab4_1.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;117000&quot;&#xD;&#xA;// RTL Simulation : 1 / 3 [100.00%] @ &quot;147000&quot;&#xD;&#xA;// RTL Simulation : 2 / 3 [100.00%] @ &quot;171000&quot;&#xD;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;195000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 219 ns : File &quot;C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab4_1/solution1/sim/verilog/lab4_1.autotb.v&quot; Line 501&#xD;&#xA;## quit" projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:31:43.915+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:30:58.117+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:30:57.463+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:58:00.126+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:57:59.346+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:52:18.475+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution2" date="2020-01-02T18:52:17.811+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'." projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:33:39.524+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'." projectName="lab4_1" solutionName="solution1" date="2020-01-02T18:33:38.814+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
