[0] [0] [0x0000] CONF [NPU_RDMA2_SRC0, sa=0x0]
[0] [0] [0x0008] CONF [NPU_RDMA2_SRC1, pitch=896]
[0] [0] [0x0010] CONF [NPU_RDMA2_SRC2, len=896]
[0] [0] [0x0014] CONF [NPU_RDMA2_DST, dl=0]
[0] [0] [0x0018] CONF [NPU_RDMA2_BLK, line=57]
[0] [0] [0x001c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[0] [0] [0x0024] CONF [NPU_NMEM_RDMA1, h=58, w=4]
[0] [0] [0x002c] CONF [NPU_NMEM_RDMA2, l=14]
[0] [0] [0x0030] RDMA [bank: 2]
[0] [0] [0x0032] NOP 
[0] [3] [0x0034] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[0] [3] [0x0038] CONF [NPU_GETW0, sa=0x3500000]
[0] [3] [0x0040] CONF [NPU_GETW1, len=36864]
[0] [3] [0x0048] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[0] [3] [0x0050] GETW
[0] [3] [0x0052] NOP 
[0] [0] [0x0054] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[0] [0] [0x005c] CONF [NPU_NMEM_FM1, h=58, w=4]
[0] [0] [0x0064] CONF [NPU_NMEM_FM2, l=14]
[0] [0] [0x0068] CONF [NPU_NMEM_PS0, offset_x=422, offset_y=0, config=2]
[0] [0] [0x0070] CONF [NPU_NMEM_PS1, h=80, w=30]
[0] [0] [0x0078] CONF [NPU_NMEM_PS2, l=1]
[0] [0] [0x007c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[0] [0] [0x0084] CONF [NPU_NMEM_ST1, h=1792, w=7]
[0] [0] [0x008c] CONF [NPU_NMEM_ST2, l=1]
[0] [0] [0x0090] CONF [NPU_FMAP0, row=58, col=224]
[0] [0] [0x0098] CONF [NPU_FMAP1, ch=4]
[0] [0] [0x009c] CONF [NPU_NEXT0, ch_end=0, ch_start=0]
[0] [0] [0x00a4] CONF [NPU_NEXT1, ch_total=64, format=8]
[0] [0] [0x00ac] CONF [NPU_NEXT2, line=0]
[0] [0] [0x00b0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x00b8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x00c0] CONF [NPU_STORE, en=0]
[0] [0] [0x00c4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x00c8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x00d0] CONV [#0]
[0] [0] [0x00d2] NOP 
[0] [0] [0x00d4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x00d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x00e0] CONV [#1]
[0] [0] [0x00e2] NOP 
[0] [0] [0x00e4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x00e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x00f0] CONV [#2]
[0] [0] [0x00f2] NOP 
[0] [0] [0x00f4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x00f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0100] CONV [#3]
[0] [0] [0x0102] NOP 
[0] [0] [0x0104] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0108] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0110] CONV [#4]
[0] [0] [0x0112] NOP 
[0] [0] [0x0114] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0118] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0120] CONV [#5]
[0] [0] [0x0122] NOP 
[0] [0] [0x0124] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0128] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0130] CONV [#6]
[0] [0] [0x0132] NOP 
[0] [0] [0x0134] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0138] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0140] CONV [#7]
[0] [0] [0x0142] NOP 
[0] [0] [0x0144] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0148] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0150] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0158] CONF [NPU_TRIM, wo=6, wv=0, w=1, ho=6, hm=1]
[0] [0] [0x0160] CONF [NPU_STORE, en=1]
[0] [0] [0x0164] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x016c] CONF [NPU_RELU, mode=0]
[0] [0] [0x0170] CONV [#8]
[0] [0] [0x0172] NOP 
[0] [0] [0x0174] CONF [NPU_NEXT0, ch_end=1, ch_start=1]
[0] [0] [0x017c] CONF [NPU_NEXT2, line=28]
[0] [0] [0x0180] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0188] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0190] CONF [NPU_STORE, en=0]
[0] [0] [0x0194] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0198] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x01a0] CONV [#9]
[0] [0] [0x01a2] NOP 
[0] [0] [0x01a4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x01a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x01b0] CONV [#10]
[0] [0] [0x01b2] NOP 
[0] [0] [0x01b4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x01b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x01c0] CONV [#11]
[0] [0] [0x01c2] NOP 
[0] [0] [0x01c4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x01c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x01d0] CONV [#12]
[0] [0] [0x01d2] NOP 
[0] [0] [0x01d4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x01d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x01e0] CONV [#13]
[0] [0] [0x01e2] NOP 
[0] [0] [0x01e4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x01e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x01f0] CONV [#14]
[0] [0] [0x01f2] NOP 
[0] [0] [0x01f4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x01f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0200] CONV [#15]
[0] [0] [0x0202] NOP 
[0] [0] [0x0204] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0208] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0210] CONV [#16]
[0] [0] [0x0212] NOP 
[0] [0] [0x0214] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0218] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0220] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0228] CONF [NPU_STORE, en=1]
[0] [0] [0x022c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0234] CONV [#17]
[0] [0] [0x0236] NOP 
[0] [0] [0x0238] CONF [NPU_NEXT0, ch_end=2, ch_start=2]
[0] [0] [0x0240] CONF [NPU_NEXT2, line=56]
[0] [0] [0x0244] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x024c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0254] CONF [NPU_STORE, en=0]
[0] [0] [0x0258] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x025c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0264] CONV [#18]
[0] [0] [0x0266] NOP 
[0] [0] [0x0268] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x026c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0274] CONV [#19]
[0] [0] [0x0276] NOP 
[0] [0] [0x0278] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x027c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0284] CONV [#20]
[0] [0] [0x0286] NOP 
[0] [0] [0x0288] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x028c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0294] CONV [#21]
[0] [0] [0x0296] NOP 
[0] [0] [0x0298] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x029c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x02a4] CONV [#22]
[0] [0] [0x02a6] NOP 
[0] [0] [0x02a8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x02ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x02b4] CONV [#23]
[0] [0] [0x02b6] NOP 
[0] [0] [0x02b8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x02bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x02c4] CONV [#24]
[0] [0] [0x02c6] NOP 
[0] [0] [0x02c8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x02cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x02d4] CONV [#25]
[0] [0] [0x02d6] NOP 
[0] [0] [0x02d8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x02dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x02e4] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x02ec] CONF [NPU_STORE, en=1]
[0] [0] [0x02f0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x02f8] CONV [#26]
[0] [0] [0x02fa] NOP 
[0] [0] [0x02fc] CONF [NPU_NEXT0, ch_end=3, ch_start=3]
[0] [0] [0x0304] CONF [NPU_NEXT2, line=84]
[0] [0] [0x0308] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0310] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0318] CONF [NPU_STORE, en=0]
[0] [0] [0x031c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0320] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0328] CONV [#27]
[0] [0] [0x032a] NOP 
[0] [0] [0x032c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0330] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0338] CONV [#28]
[0] [0] [0x033a] NOP 
[0] [0] [0x033c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0340] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0348] CONV [#29]
[0] [0] [0x034a] NOP 
[0] [0] [0x034c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0350] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0358] CONV [#30]
[0] [0] [0x035a] NOP 
[0] [0] [0x035c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0360] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0368] CONV [#31]
[0] [0] [0x036a] NOP 
[0] [0] [0x036c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0370] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0378] CONV [#32]
[0] [0] [0x037a] NOP 
[0] [0] [0x037c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0380] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0388] CONV [#33]
[0] [0] [0x038a] NOP 
[0] [0] [0x038c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0390] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0398] CONV [#34]
[0] [0] [0x039a] NOP 
[0] [0] [0x039c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x03a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x03a8] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x03b0] CONF [NPU_STORE, en=1]
[0] [0] [0x03b4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x03bc] CONV [#35]
[0] [0] [0x03be] NOP 
[0] [0] [0x03c0] CONF [NPU_NEXT0, ch_end=4, ch_start=4]
[0] [0] [0x03c8] CONF [NPU_NEXT2, line=112]
[0] [0] [0x03cc] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x03d4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x03dc] CONF [NPU_STORE, en=0]
[0] [0] [0x03e0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x03e4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x03ec] CONV [#36]
[0] [0] [0x03ee] NOP 
[0] [0] [0x03f0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x03f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x03fc] CONV [#37]
[0] [0] [0x03fe] NOP 
[0] [0] [0x0400] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0404] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x040c] CONV [#38]
[0] [0] [0x040e] NOP 
[0] [0] [0x0410] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0414] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x041c] CONV [#39]
[0] [0] [0x041e] NOP 
[0] [0] [0x0420] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0424] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x042c] CONV [#40]
[0] [0] [0x042e] NOP 
[0] [0] [0x0430] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0434] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x043c] CONV [#41]
[0] [0] [0x043e] NOP 
[0] [0] [0x0440] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0444] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x044c] CONV [#42]
[0] [0] [0x044e] NOP 
[0] [0] [0x0450] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0454] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x045c] CONV [#43]
[0] [0] [0x045e] NOP 
[0] [0] [0x0460] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0464] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x046c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0474] CONF [NPU_STORE, en=1]
[0] [0] [0x0478] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0480] CONV [#44]
[0] [0] [0x0482] NOP 
[0] [0] [0x0484] CONF [NPU_NEXT0, ch_end=5, ch_start=5]
[0] [0] [0x048c] CONF [NPU_NEXT2, line=140]
[0] [0] [0x0490] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0498] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x04a0] CONF [NPU_STORE, en=0]
[0] [0] [0x04a4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x04a8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x04b0] CONV [#45]
[0] [0] [0x04b2] NOP 
[0] [0] [0x04b4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x04b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x04c0] CONV [#46]
[0] [0] [0x04c2] NOP 
[0] [0] [0x04c4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x04c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x04d0] CONV [#47]
[0] [0] [0x04d2] NOP 
[0] [0] [0x04d4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x04d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x04e0] CONV [#48]
[0] [0] [0x04e2] NOP 
[0] [0] [0x04e4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x04e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x04f0] CONV [#49]
[0] [0] [0x04f2] NOP 
[0] [0] [0x04f4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x04f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0500] CONV [#50]
[0] [0] [0x0502] NOP 
[0] [0] [0x0504] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0508] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0510] CONV [#51]
[0] [0] [0x0512] NOP 
[0] [0] [0x0514] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0518] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0520] CONV [#52]
[0] [0] [0x0522] NOP 
[0] [0] [0x0524] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0528] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0530] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0538] CONF [NPU_STORE, en=1]
[0] [0] [0x053c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0544] CONV [#53]
[0] [0] [0x0546] NOP 
[0] [0] [0x0548] CONF [NPU_NEXT0, ch_end=6, ch_start=6]
[0] [0] [0x0550] CONF [NPU_NEXT2, line=168]
[0] [0] [0x0554] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x055c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0564] CONF [NPU_STORE, en=0]
[0] [0] [0x0568] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x056c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0574] CONV [#54]
[0] [0] [0x0576] NOP 
[0] [0] [0x0578] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x057c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0584] CONV [#55]
[0] [0] [0x0586] NOP 
[0] [0] [0x0588] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x058c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0594] CONV [#56]
[0] [0] [0x0596] NOP 
[0] [0] [0x0598] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x059c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x05a4] CONV [#57]
[0] [0] [0x05a6] NOP 
[0] [0] [0x05a8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x05ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x05b4] CONV [#58]
[0] [0] [0x05b6] NOP 
[0] [0] [0x05b8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x05bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x05c4] CONV [#59]
[0] [0] [0x05c6] NOP 
[0] [0] [0x05c8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x05cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x05d4] CONV [#60]
[0] [0] [0x05d6] NOP 
[0] [0] [0x05d8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x05dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x05e4] CONV [#61]
[0] [0] [0x05e6] NOP 
[0] [0] [0x05e8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x05ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x05f4] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x05fc] CONF [NPU_STORE, en=1]
[0] [0] [0x0600] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0608] CONV [#62]
[0] [0] [0x060a] NOP 
[0] [0] [0x060c] CONF [NPU_NEXT0, ch_end=7, ch_start=7]
[0] [0] [0x0614] CONF [NPU_NEXT2, line=196]
[0] [0] [0x0618] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0620] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0628] CONF [NPU_STORE, en=0]
[0] [0] [0x062c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0630] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0638] CONV [#63]
[0] [0] [0x063a] NOP 
[0] [0] [0x063c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0640] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0648] CONV [#64]
[0] [0] [0x064a] NOP 
[0] [0] [0x064c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0650] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0658] CONV [#65]
[0] [0] [0x065a] NOP 
[0] [0] [0x065c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0660] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0668] CONV [#66]
[0] [0] [0x066a] NOP 
[0] [0] [0x066c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0670] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0678] CONV [#67]
[0] [0] [0x067a] NOP 
[0] [0] [0x067c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0680] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0688] CONV [#68]
[0] [0] [0x068a] NOP 
[0] [0] [0x068c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0690] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0698] CONV [#69]
[0] [0] [0x069a] NOP 
[0] [0] [0x069c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x06a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x06a8] CONV [#70]
[0] [0] [0x06aa] NOP 
[0] [0] [0x06ac] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x06b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x06b8] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x06c0] CONF [NPU_STORE, en=1]
[0] [0] [0x06c4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x06cc] CONV [#71]
[0] [0] [0x06ce] NOP 
[0] [0] [0x06d0] CONF [NPU_NEXT0, ch_end=8, ch_start=8]
[0] [0] [0x06d8] CONF [NPU_NEXT2, line=224]
[0] [0] [0x06dc] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x06e4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x06ec] CONF [NPU_STORE, en=0]
[0] [0] [0x06f0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x06f4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x06fc] CONV [#72]
[0] [0] [0x06fe] NOP 
[0] [0] [0x0700] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0704] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x070c] CONV [#73]
[0] [0] [0x070e] NOP 
[0] [0] [0x0710] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0714] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x071c] CONV [#74]
[0] [0] [0x071e] NOP 
[0] [0] [0x0720] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0724] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x072c] CONV [#75]
[0] [0] [0x072e] NOP 
[0] [0] [0x0730] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0734] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x073c] CONV [#76]
[0] [0] [0x073e] NOP 
[0] [0] [0x0740] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0744] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x074c] CONV [#77]
[0] [0] [0x074e] NOP 
[0] [0] [0x0750] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0754] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x075c] CONV [#78]
[0] [0] [0x075e] NOP 
[0] [0] [0x0760] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0764] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x076c] CONV [#79]
[0] [0] [0x076e] NOP 
[0] [0] [0x0770] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0774] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x077c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0784] CONF [NPU_STORE, en=1]
[0] [0] [0x0788] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0790] CONV [#80]
[0] [0] [0x0792] NOP 
[0] [0] [0x0794] CONF [NPU_NEXT0, ch_end=9, ch_start=9]
[0] [0] [0x079c] CONF [NPU_NEXT2, line=252]
[0] [0] [0x07a0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x07a8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x07b0] CONF [NPU_STORE, en=0]
[0] [0] [0x07b4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x07b8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x07c0] CONV [#81]
[0] [0] [0x07c2] NOP 
[0] [0] [0x07c4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x07c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x07d0] CONV [#82]
[0] [0] [0x07d2] NOP 
[0] [0] [0x07d4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x07d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x07e0] CONV [#83]
[0] [0] [0x07e2] NOP 
[0] [0] [0x07e4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x07e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x07f0] CONV [#84]
[0] [0] [0x07f2] NOP 
[0] [0] [0x07f4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x07f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0800] CONV [#85]
[0] [0] [0x0802] NOP 
[0] [0] [0x0804] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0808] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0810] CONV [#86]
[0] [0] [0x0812] NOP 
[0] [0] [0x0814] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0818] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0820] CONV [#87]
[0] [0] [0x0822] NOP 
[0] [0] [0x0824] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0828] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0830] CONV [#88]
[0] [0] [0x0832] NOP 
[0] [0] [0x0834] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0838] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0840] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0848] CONF [NPU_STORE, en=1]
[0] [0] [0x084c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0854] CONV [#89]
[0] [0] [0x0856] NOP 
[0] [0] [0x0858] CONF [NPU_NEXT0, ch_end=10, ch_start=10]
[0] [0] [0x0860] CONF [NPU_NEXT2, line=280]
[0] [0] [0x0864] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x086c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0874] CONF [NPU_STORE, en=0]
[0] [0] [0x0878] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x087c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0884] CONV [#90]
[0] [0] [0x0886] NOP 
[0] [0] [0x0888] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x088c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0894] CONV [#91]
[0] [0] [0x0896] NOP 
[0] [0] [0x0898] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x089c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x08a4] CONV [#92]
[0] [0] [0x08a6] NOP 
[0] [0] [0x08a8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x08ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x08b4] CONV [#93]
[0] [0] [0x08b6] NOP 
[0] [0] [0x08b8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x08bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x08c4] CONV [#94]
[0] [0] [0x08c6] NOP 
[0] [0] [0x08c8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x08cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x08d4] CONV [#95]
[0] [0] [0x08d6] NOP 
[0] [0] [0x08d8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x08dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x08e4] CONV [#96]
[0] [0] [0x08e6] NOP 
[0] [0] [0x08e8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x08ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x08f4] CONV [#97]
[0] [0] [0x08f6] NOP 
[0] [0] [0x08f8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x08fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0904] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x090c] CONF [NPU_STORE, en=1]
[0] [0] [0x0910] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0918] CONV [#98]
[0] [0] [0x091a] NOP 
[0] [0] [0x091c] CONF [NPU_NEXT0, ch_end=11, ch_start=11]
[0] [0] [0x0924] CONF [NPU_NEXT2, line=308]
[0] [0] [0x0928] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0930] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0938] CONF [NPU_STORE, en=0]
[0] [0] [0x093c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0940] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0948] CONV [#99]
[0] [0] [0x094a] NOP 
[0] [0] [0x094c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0950] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0958] CONV [#100]
[0] [0] [0x095a] NOP 
[0] [0] [0x095c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0960] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0968] CONV [#101]
[0] [0] [0x096a] NOP 
[0] [0] [0x096c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0970] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0978] CONV [#102]
[0] [0] [0x097a] NOP 
[0] [0] [0x097c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0980] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0988] CONV [#103]
[0] [0] [0x098a] NOP 
[0] [0] [0x098c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0990] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0998] CONV [#104]
[0] [0] [0x099a] NOP 
[0] [0] [0x099c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x09a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x09a8] CONV [#105]
[0] [0] [0x09aa] NOP 
[0] [0] [0x09ac] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x09b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x09b8] CONV [#106]
[0] [0] [0x09ba] NOP 
[0] [0] [0x09bc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x09c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x09c8] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x09d0] CONF [NPU_STORE, en=1]
[0] [0] [0x09d4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x09dc] CONV [#107]
[0] [0] [0x09de] NOP 
[0] [0] [0x09e0] CONF [NPU_NEXT0, ch_end=12, ch_start=12]
[0] [0] [0x09e8] CONF [NPU_NEXT2, line=336]
[0] [0] [0x09ec] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x09f4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x09fc] CONF [NPU_STORE, en=0]
[0] [0] [0x0a00] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0a04] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a0c] CONV [#108]
[0] [0] [0x0a0e] NOP 
[0] [0] [0x0a10] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0a14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a1c] CONV [#109]
[0] [0] [0x0a1e] NOP 
[0] [0] [0x0a20] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0a24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a2c] CONV [#110]
[0] [0] [0x0a2e] NOP 
[0] [0] [0x0a30] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0a34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a3c] CONV [#111]
[0] [0] [0x0a3e] NOP 
[0] [0] [0x0a40] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0a44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a4c] CONV [#112]
[0] [0] [0x0a4e] NOP 
[0] [0] [0x0a50] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0a54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a5c] CONV [#113]
[0] [0] [0x0a5e] NOP 
[0] [0] [0x0a60] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0a64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a6c] CONV [#114]
[0] [0] [0x0a6e] NOP 
[0] [0] [0x0a70] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0a74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a7c] CONV [#115]
[0] [0] [0x0a7e] NOP 
[0] [0] [0x0a80] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0a84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0a8c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0a94] CONF [NPU_STORE, en=1]
[0] [0] [0x0a98] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0aa0] CONV [#116]
[0] [0] [0x0aa2] NOP 
[0] [0] [0x0aa4] CONF [NPU_NEXT0, ch_end=13, ch_start=13]
[0] [0] [0x0aac] CONF [NPU_NEXT2, line=364]
[0] [0] [0x0ab0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0ab8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0ac0] CONF [NPU_STORE, en=0]
[0] [0] [0x0ac4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0ac8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ad0] CONV [#117]
[0] [0] [0x0ad2] NOP 
[0] [0] [0x0ad4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0ad8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ae0] CONV [#118]
[0] [0] [0x0ae2] NOP 
[0] [0] [0x0ae4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0ae8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0af0] CONV [#119]
[0] [0] [0x0af2] NOP 
[0] [0] [0x0af4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0af8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b00] CONV [#120]
[0] [0] [0x0b02] NOP 
[0] [0] [0x0b04] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0b08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b10] CONV [#121]
[0] [0] [0x0b12] NOP 
[0] [0] [0x0b14] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0b18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b20] CONV [#122]
[0] [0] [0x0b22] NOP 
[0] [0] [0x0b24] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0b28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b30] CONV [#123]
[0] [0] [0x0b32] NOP 
[0] [0] [0x0b34] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0b38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b40] CONV [#124]
[0] [0] [0x0b42] NOP 
[0] [0] [0x0b44] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0b48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b50] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0b58] CONF [NPU_STORE, en=1]
[0] [0] [0x0b5c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0b64] CONV [#125]
[0] [0] [0x0b66] NOP 
[0] [0] [0x0b68] CONF [NPU_NEXT0, ch_end=14, ch_start=14]
[0] [0] [0x0b70] CONF [NPU_NEXT2, line=392]
[0] [0] [0x0b74] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0b7c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0b84] CONF [NPU_STORE, en=0]
[0] [0] [0x0b88] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0b8c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0b94] CONV [#126]
[0] [0] [0x0b96] NOP 
[0] [0] [0x0b98] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0b9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ba4] CONV [#127]
[0] [0] [0x0ba6] NOP 
[0] [0] [0x0ba8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0bac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0bb4] CONV [#128]
[0] [0] [0x0bb6] NOP 
[0] [0] [0x0bb8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0bbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0bc4] CONV [#129]
[0] [0] [0x0bc6] NOP 
[0] [0] [0x0bc8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0bcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0bd4] CONV [#130]
[0] [0] [0x0bd6] NOP 
[0] [0] [0x0bd8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0bdc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0be4] CONV [#131]
[0] [0] [0x0be6] NOP 
[0] [0] [0x0be8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0bec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0bf4] CONV [#132]
[0] [0] [0x0bf6] NOP 
[0] [0] [0x0bf8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0bfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c04] CONV [#133]
[0] [0] [0x0c06] NOP 
[0] [0] [0x0c08] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0c0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c14] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0c1c] CONF [NPU_STORE, en=1]
[0] [0] [0x0c20] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0c28] CONV [#134]
[0] [0] [0x0c2a] NOP 
[0] [0] [0x0c2c] CONF [NPU_NEXT0, ch_end=15, ch_start=15]
[0] [0] [0x0c34] CONF [NPU_NEXT2, line=420]
[0] [0] [0x0c38] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0c40] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0c48] CONF [NPU_STORE, en=0]
[0] [0] [0x0c4c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0c50] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c58] CONV [#135]
[0] [0] [0x0c5a] NOP 
[0] [0] [0x0c5c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0c60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c68] CONV [#136]
[0] [0] [0x0c6a] NOP 
[0] [0] [0x0c6c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0c70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c78] CONV [#137]
[0] [0] [0x0c7a] NOP 
[0] [0] [0x0c7c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0c80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c88] CONV [#138]
[0] [0] [0x0c8a] NOP 
[0] [0] [0x0c8c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0c90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0c98] CONV [#139]
[0] [0] [0x0c9a] NOP 
[0] [0] [0x0c9c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0ca0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ca8] CONV [#140]
[0] [0] [0x0caa] NOP 
[0] [0] [0x0cac] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0cb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0cb8] CONV [#141]
[0] [0] [0x0cba] NOP 
[0] [0] [0x0cbc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0cc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0cc8] CONV [#142]
[0] [0] [0x0cca] NOP 
[0] [0] [0x0ccc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0cd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0cd8] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0ce0] CONF [NPU_STORE, en=1]
[0] [0] [0x0ce4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0cec] CONV [#143]
[0] [0] [0x0cee] NOP 
[0] [0] [0x0cf0] CONF [NPU_NEXT0, ch_end=16, ch_start=16]
[0] [0] [0x0cf8] CONF [NPU_NEXT2, line=448]
[0] [0] [0x0cfc] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0d04] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0d0c] CONF [NPU_STORE, en=0]
[0] [0] [0x0d10] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0d14] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d1c] CONV [#144]
[0] [0] [0x0d1e] NOP 
[0] [0] [0x0d20] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0d24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d2c] CONV [#145]
[0] [0] [0x0d2e] NOP 
[0] [0] [0x0d30] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0d34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d3c] CONV [#146]
[0] [0] [0x0d3e] NOP 
[0] [0] [0x0d40] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0d44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d4c] CONV [#147]
[0] [0] [0x0d4e] NOP 
[0] [0] [0x0d50] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0d54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d5c] CONV [#148]
[0] [0] [0x0d5e] NOP 
[0] [0] [0x0d60] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0d64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d6c] CONV [#149]
[0] [0] [0x0d6e] NOP 
[0] [0] [0x0d70] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0d74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d7c] CONV [#150]
[0] [0] [0x0d7e] NOP 
[0] [0] [0x0d80] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0d84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d8c] CONV [#151]
[0] [0] [0x0d8e] NOP 
[0] [0] [0x0d90] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0d94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0d9c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0da4] CONF [NPU_STORE, en=1]
[0] [0] [0x0da8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0db0] CONV [#152]
[0] [0] [0x0db2] NOP 
[0] [0] [0x0db4] CONF [NPU_NEXT0, ch_end=17, ch_start=17]
[0] [0] [0x0dbc] CONF [NPU_NEXT2, line=476]
[0] [0] [0x0dc0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0dc8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0dd0] CONF [NPU_STORE, en=0]
[0] [0] [0x0dd4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0dd8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0de0] CONV [#153]
[0] [0] [0x0de2] NOP 
[0] [0] [0x0de4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0de8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0df0] CONV [#154]
[0] [0] [0x0df2] NOP 
[0] [0] [0x0df4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0df8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e00] CONV [#155]
[0] [0] [0x0e02] NOP 
[0] [0] [0x0e04] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0e08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e10] CONV [#156]
[0] [0] [0x0e12] NOP 
[0] [0] [0x0e14] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0e18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e20] CONV [#157]
[0] [0] [0x0e22] NOP 
[0] [0] [0x0e24] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0e28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e30] CONV [#158]
[0] [0] [0x0e32] NOP 
[0] [0] [0x0e34] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0e38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e40] CONV [#159]
[0] [0] [0x0e42] NOP 
[0] [0] [0x0e44] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0e48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e50] CONV [#160]
[0] [0] [0x0e52] NOP 
[0] [0] [0x0e54] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0e58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0e60] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0e68] CONF [NPU_STORE, en=1]
[0] [0] [0x0e6c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0e74] CONV [#161]
[0] [0] [0x0e76] NOP 
[0] [0] [0x0e78] CONF [NPU_NEXT0, ch_end=18, ch_start=18]
[0] [0] [0x0e80] CONF [NPU_NEXT2, line=504]
[0] [0] [0x0e84] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0e8c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0e94] CONF [NPU_STORE, en=0]
[0] [0] [0x0e98] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0e9c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ea4] CONV [#162]
[0] [0] [0x0ea6] NOP 
[0] [0] [0x0ea8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0eac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0eb4] CONV [#163]
[0] [0] [0x0eb6] NOP 
[0] [0] [0x0eb8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0ebc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ec4] CONV [#164]
[0] [0] [0x0ec6] NOP 
[0] [0] [0x0ec8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0ecc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ed4] CONV [#165]
[0] [0] [0x0ed6] NOP 
[0] [0] [0x0ed8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0edc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ee4] CONV [#166]
[0] [0] [0x0ee6] NOP 
[0] [0] [0x0ee8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0eec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0ef4] CONV [#167]
[0] [0] [0x0ef6] NOP 
[0] [0] [0x0ef8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0efc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f04] CONV [#168]
[0] [0] [0x0f06] NOP 
[0] [0] [0x0f08] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0f0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f14] CONV [#169]
[0] [0] [0x0f16] NOP 
[0] [0] [0x0f18] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0f1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f24] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0f2c] CONF [NPU_STORE, en=1]
[0] [0] [0x0f30] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0f38] CONV [#170]
[0] [0] [0x0f3a] NOP 
[0] [0] [0x0f3c] CONF [NPU_NEXT0, ch_end=19, ch_start=19]
[0] [0] [0x0f44] CONF [NPU_NEXT2, line=532]
[0] [0] [0x0f48] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x0f50] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x0f58] CONF [NPU_STORE, en=0]
[0] [0] [0x0f5c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x0f60] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f68] CONV [#171]
[0] [0] [0x0f6a] NOP 
[0] [0] [0x0f6c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x0f70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f78] CONV [#172]
[0] [0] [0x0f7a] NOP 
[0] [0] [0x0f7c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x0f80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f88] CONV [#173]
[0] [0] [0x0f8a] NOP 
[0] [0] [0x0f8c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x0f90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0f98] CONV [#174]
[0] [0] [0x0f9a] NOP 
[0] [0] [0x0f9c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x0fa0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0fa8] CONV [#175]
[0] [0] [0x0faa] NOP 
[0] [0] [0x0fac] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x0fb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0fb8] CONV [#176]
[0] [0] [0x0fba] NOP 
[0] [0] [0x0fbc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x0fc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0fc8] CONV [#177]
[0] [0] [0x0fca] NOP 
[0] [0] [0x0fcc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x0fd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0fd8] CONV [#178]
[0] [0] [0x0fda] NOP 
[0] [0] [0x0fdc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x0fe0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x0fe8] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x0ff0] CONF [NPU_STORE, en=1]
[0] [0] [0x0ff4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x0ffc] CONV [#179]
[0] [0] [0x0ffe] NOP 
[0] [0] [0x1000] CONF [NPU_NEXT0, ch_end=20, ch_start=20]
[0] [0] [0x1008] CONF [NPU_NEXT2, line=560]
[0] [0] [0x100c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1014] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x101c] CONF [NPU_STORE, en=0]
[0] [0] [0x1020] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1024] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x102c] CONV [#180]
[0] [0] [0x102e] NOP 
[0] [0] [0x1030] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1034] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x103c] CONV [#181]
[0] [0] [0x103e] NOP 
[0] [0] [0x1040] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1044] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x104c] CONV [#182]
[0] [0] [0x104e] NOP 
[0] [0] [0x1050] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1054] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x105c] CONV [#183]
[0] [0] [0x105e] NOP 
[0] [0] [0x1060] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1064] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x106c] CONV [#184]
[0] [0] [0x106e] NOP 
[0] [0] [0x1070] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1074] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x107c] CONV [#185]
[0] [0] [0x107e] NOP 
[0] [0] [0x1080] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1084] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x108c] CONV [#186]
[0] [0] [0x108e] NOP 
[0] [0] [0x1090] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1094] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x109c] CONV [#187]
[0] [0] [0x109e] NOP 
[0] [0] [0x10a0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x10a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x10ac] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x10b4] CONF [NPU_STORE, en=1]
[0] [0] [0x10b8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x10c0] CONV [#188]
[0] [0] [0x10c2] NOP 
[0] [0] [0x10c4] CONF [NPU_NEXT0, ch_end=21, ch_start=21]
[0] [0] [0x10cc] CONF [NPU_NEXT2, line=588]
[0] [0] [0x10d0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x10d8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x10e0] CONF [NPU_STORE, en=0]
[0] [0] [0x10e4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x10e8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x10f0] CONV [#189]
[0] [0] [0x10f2] NOP 
[0] [0] [0x10f4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x10f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1100] CONV [#190]
[0] [0] [0x1102] NOP 
[0] [0] [0x1104] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1108] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1110] CONV [#191]
[0] [0] [0x1112] NOP 
[0] [0] [0x1114] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1118] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1120] CONV [#192]
[0] [0] [0x1122] NOP 
[0] [0] [0x1124] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1128] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1130] CONV [#193]
[0] [0] [0x1132] NOP 
[0] [0] [0x1134] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1138] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1140] CONV [#194]
[0] [0] [0x1142] NOP 
[0] [0] [0x1144] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1148] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1150] CONV [#195]
[0] [0] [0x1152] NOP 
[0] [0] [0x1154] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1158] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1160] CONV [#196]
[0] [0] [0x1162] NOP 
[0] [0] [0x1164] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1168] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1170] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1178] CONF [NPU_STORE, en=1]
[0] [0] [0x117c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1184] CONV [#197]
[0] [0] [0x1186] NOP 
[0] [0] [0x1188] CONF [NPU_NEXT0, ch_end=22, ch_start=22]
[0] [0] [0x1190] CONF [NPU_NEXT2, line=616]
[0] [0] [0x1194] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x119c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x11a4] CONF [NPU_STORE, en=0]
[0] [0] [0x11a8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x11ac] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x11b4] CONV [#198]
[0] [0] [0x11b6] NOP 
[0] [0] [0x11b8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x11bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x11c4] CONV [#199]
[0] [0] [0x11c6] NOP 
[0] [0] [0x11c8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x11cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x11d4] CONV [#200]
[0] [0] [0x11d6] NOP 
[0] [0] [0x11d8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x11dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x11e4] CONV [#201]
[0] [0] [0x11e6] NOP 
[0] [0] [0x11e8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x11ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x11f4] CONV [#202]
[0] [0] [0x11f6] NOP 
[0] [0] [0x11f8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x11fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1204] CONV [#203]
[0] [0] [0x1206] NOP 
[0] [0] [0x1208] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x120c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1214] CONV [#204]
[0] [0] [0x1216] NOP 
[0] [0] [0x1218] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x121c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1224] CONV [#205]
[0] [0] [0x1226] NOP 
[0] [0] [0x1228] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x122c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1234] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x123c] CONF [NPU_STORE, en=1]
[0] [0] [0x1240] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1248] CONV [#206]
[0] [0] [0x124a] NOP 
[0] [0] [0x124c] CONF [NPU_NEXT0, ch_end=23, ch_start=23]
[0] [0] [0x1254] CONF [NPU_NEXT2, line=644]
[0] [0] [0x1258] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1260] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1268] CONF [NPU_STORE, en=0]
[0] [0] [0x126c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1270] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1278] CONV [#207]
[0] [0] [0x127a] NOP 
[0] [0] [0x127c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1280] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1288] CONV [#208]
[0] [0] [0x128a] NOP 
[0] [0] [0x128c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1290] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1298] CONV [#209]
[0] [0] [0x129a] NOP 
[0] [0] [0x129c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x12a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x12a8] CONV [#210]
[0] [0] [0x12aa] NOP 
[0] [0] [0x12ac] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x12b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x12b8] CONV [#211]
[0] [0] [0x12ba] NOP 
[0] [0] [0x12bc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x12c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x12c8] CONV [#212]
[0] [0] [0x12ca] NOP 
[0] [0] [0x12cc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x12d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x12d8] CONV [#213]
[0] [0] [0x12da] NOP 
[0] [0] [0x12dc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x12e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x12e8] CONV [#214]
[0] [0] [0x12ea] NOP 
[0] [0] [0x12ec] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x12f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x12f8] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1300] CONF [NPU_STORE, en=1]
[0] [0] [0x1304] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x130c] CONV [#215]
[0] [0] [0x130e] NOP 
[0] [0] [0x1310] CONF [NPU_NEXT0, ch_end=24, ch_start=24]
[0] [0] [0x1318] CONF [NPU_NEXT2, line=672]
[0] [0] [0x131c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1324] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x132c] CONF [NPU_STORE, en=0]
[0] [0] [0x1330] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1334] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x133c] CONV [#216]
[0] [0] [0x133e] NOP 
[0] [0] [0x1340] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1344] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x134c] CONV [#217]
[0] [0] [0x134e] NOP 
[0] [0] [0x1350] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1354] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x135c] CONV [#218]
[0] [0] [0x135e] NOP 
[0] [0] [0x1360] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1364] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x136c] CONV [#219]
[0] [0] [0x136e] NOP 
[0] [0] [0x1370] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1374] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x137c] CONV [#220]
[0] [0] [0x137e] NOP 
[0] [0] [0x1380] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1384] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x138c] CONV [#221]
[0] [0] [0x138e] NOP 
[0] [0] [0x1390] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1394] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x139c] CONV [#222]
[0] [0] [0x139e] NOP 
[0] [0] [0x13a0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x13a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x13ac] CONV [#223]
[0] [0] [0x13ae] NOP 
[0] [0] [0x13b0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x13b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x13bc] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x13c4] CONF [NPU_STORE, en=1]
[0] [0] [0x13c8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x13d0] CONV [#224]
[0] [0] [0x13d2] NOP 
[0] [0] [0x13d4] CONF [NPU_NEXT0, ch_end=25, ch_start=25]
[0] [0] [0x13dc] CONF [NPU_NEXT2, line=700]
[0] [0] [0x13e0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x13e8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x13f0] CONF [NPU_STORE, en=0]
[0] [0] [0x13f4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x13f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1400] CONV [#225]
[0] [0] [0x1402] NOP 
[0] [0] [0x1404] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1408] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1410] CONV [#226]
[0] [0] [0x1412] NOP 
[0] [0] [0x1414] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1418] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1420] CONV [#227]
[0] [0] [0x1422] NOP 
[0] [0] [0x1424] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1428] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1430] CONV [#228]
[0] [0] [0x1432] NOP 
[0] [0] [0x1434] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1438] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1440] CONV [#229]
[0] [0] [0x1442] NOP 
[0] [0] [0x1444] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1448] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1450] CONV [#230]
[0] [0] [0x1452] NOP 
[0] [0] [0x1454] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1458] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1460] CONV [#231]
[0] [0] [0x1462] NOP 
[0] [0] [0x1464] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1468] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1470] CONV [#232]
[0] [0] [0x1472] NOP 
[0] [0] [0x1474] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1478] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1480] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1488] CONF [NPU_STORE, en=1]
[0] [0] [0x148c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1494] CONV [#233]
[0] [0] [0x1496] NOP 
[0] [0] [0x1498] CONF [NPU_NEXT0, ch_end=26, ch_start=26]
[0] [0] [0x14a0] CONF [NPU_NEXT2, line=728]
[0] [0] [0x14a4] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x14ac] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x14b4] CONF [NPU_STORE, en=0]
[0] [0] [0x14b8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x14bc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x14c4] CONV [#234]
[0] [0] [0x14c6] NOP 
[0] [0] [0x14c8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x14cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x14d4] CONV [#235]
[0] [0] [0x14d6] NOP 
[0] [0] [0x14d8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x14dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x14e4] CONV [#236]
[0] [0] [0x14e6] NOP 
[0] [0] [0x14e8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x14ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x14f4] CONV [#237]
[0] [0] [0x14f6] NOP 
[0] [0] [0x14f8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x14fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1504] CONV [#238]
[0] [0] [0x1506] NOP 
[0] [0] [0x1508] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x150c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1514] CONV [#239]
[0] [0] [0x1516] NOP 
[0] [0] [0x1518] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x151c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1524] CONV [#240]
[0] [0] [0x1526] NOP 
[0] [0] [0x1528] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x152c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1534] CONV [#241]
[0] [0] [0x1536] NOP 
[0] [0] [0x1538] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x153c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1544] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x154c] CONF [NPU_STORE, en=1]
[0] [0] [0x1550] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1558] CONV [#242]
[0] [0] [0x155a] NOP 
[0] [0] [0x155c] CONF [NPU_NEXT0, ch_end=27, ch_start=27]
[0] [0] [0x1564] CONF [NPU_NEXT2, line=756]
[0] [0] [0x1568] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1570] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1578] CONF [NPU_STORE, en=0]
[0] [0] [0x157c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1580] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1588] CONV [#243]
[0] [0] [0x158a] NOP 
[0] [0] [0x158c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1590] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1598] CONV [#244]
[0] [0] [0x159a] NOP 
[0] [0] [0x159c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x15a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x15a8] CONV [#245]
[0] [0] [0x15aa] NOP 
[0] [0] [0x15ac] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x15b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x15b8] CONV [#246]
[0] [0] [0x15ba] NOP 
[0] [0] [0x15bc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x15c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x15c8] CONV [#247]
[0] [0] [0x15ca] NOP 
[0] [0] [0x15cc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x15d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x15d8] CONV [#248]
[0] [0] [0x15da] NOP 
[0] [0] [0x15dc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x15e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x15e8] CONV [#249]
[0] [0] [0x15ea] NOP 
[0] [0] [0x15ec] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x15f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x15f8] CONV [#250]
[0] [0] [0x15fa] NOP 
[0] [0] [0x15fc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1600] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1608] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1610] CONF [NPU_STORE, en=1]
[0] [0] [0x1614] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x161c] CONV [#251]
[0] [0] [0x161e] NOP 
[0] [0] [0x1620] CONF [NPU_NEXT0, ch_end=28, ch_start=28]
[0] [0] [0x1628] CONF [NPU_NEXT2, line=784]
[0] [0] [0x162c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1634] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x163c] CONF [NPU_STORE, en=0]
[0] [0] [0x1640] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1644] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x164c] CONV [#252]
[0] [0] [0x164e] NOP 
[0] [0] [0x1650] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1654] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x165c] CONV [#253]
[0] [0] [0x165e] NOP 
[0] [0] [0x1660] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1664] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x166c] CONV [#254]
[0] [0] [0x166e] NOP 
[0] [0] [0x1670] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1674] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x167c] CONV [#255]
[0] [0] [0x167e] NOP 
[0] [0] [0x1680] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1684] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x168c] CONV [#256]
[0] [0] [0x168e] NOP 
[0] [0] [0x1690] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1694] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x169c] CONV [#257]
[0] [0] [0x169e] NOP 
[0] [0] [0x16a0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x16a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x16ac] CONV [#258]
[0] [0] [0x16ae] NOP 
[0] [0] [0x16b0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x16b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x16bc] CONV [#259]
[0] [0] [0x16be] NOP 
[0] [0] [0x16c0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x16c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x16cc] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x16d4] CONF [NPU_STORE, en=1]
[0] [0] [0x16d8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x16e0] CONV [#260]
[0] [0] [0x16e2] NOP 
[0] [0] [0x16e4] CONF [NPU_NEXT0, ch_end=29, ch_start=29]
[0] [0] [0x16ec] CONF [NPU_NEXT2, line=812]
[0] [0] [0x16f0] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x16f8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1700] CONF [NPU_STORE, en=0]
[0] [0] [0x1704] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1708] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1710] CONV [#261]
[0] [0] [0x1712] NOP 
[0] [0] [0x1714] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1718] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1720] CONV [#262]
[0] [0] [0x1722] NOP 
[0] [0] [0x1724] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1728] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1730] CONV [#263]
[0] [0] [0x1732] NOP 
[0] [0] [0x1734] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1738] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1740] CONV [#264]
[0] [0] [0x1742] NOP 
[0] [0] [0x1744] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1748] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1750] CONV [#265]
[0] [0] [0x1752] NOP 
[0] [0] [0x1754] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1758] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1760] CONV [#266]
[0] [0] [0x1762] NOP 
[0] [0] [0x1764] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1768] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1770] CONV [#267]
[0] [0] [0x1772] NOP 
[0] [0] [0x1774] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1778] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1780] CONV [#268]
[0] [0] [0x1782] NOP 
[0] [0] [0x1784] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1788] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1790] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1798] CONF [NPU_STORE, en=1]
[0] [0] [0x179c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x17a4] CONV [#269]
[0] [0] [0x17a6] NOP 
[0] [0] [0x17a8] CONF [NPU_NEXT0, ch_end=30, ch_start=30]
[0] [0] [0x17b0] CONF [NPU_NEXT2, line=840]
[0] [0] [0x17b4] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x17bc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x17c4] CONF [NPU_STORE, en=0]
[0] [0] [0x17c8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x17cc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x17d4] CONV [#270]
[0] [0] [0x17d6] NOP 
[0] [0] [0x17d8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x17dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x17e4] CONV [#271]
[0] [0] [0x17e6] NOP 
[0] [0] [0x17e8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x17ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x17f4] CONV [#272]
[0] [0] [0x17f6] NOP 
[0] [0] [0x17f8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x17fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1804] CONV [#273]
[0] [0] [0x1806] NOP 
[0] [0] [0x1808] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x180c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1814] CONV [#274]
[0] [0] [0x1816] NOP 
[0] [0] [0x1818] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x181c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1824] CONV [#275]
[0] [0] [0x1826] NOP 
[0] [0] [0x1828] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x182c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1834] CONV [#276]
[0] [0] [0x1836] NOP 
[0] [0] [0x1838] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x183c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1844] CONV [#277]
[0] [0] [0x1846] NOP 
[0] [0] [0x1848] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x184c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1854] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x185c] CONF [NPU_STORE, en=1]
[0] [0] [0x1860] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1868] CONV [#278]
[0] [0] [0x186a] NOP 
[0] [0] [0x186c] CONF [NPU_NEXT0, ch_end=31, ch_start=31]
[0] [0] [0x1874] CONF [NPU_NEXT2, line=868]
[0] [0] [0x1878] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1880] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1888] CONF [NPU_STORE, en=0]
[0] [0] [0x188c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1890] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1898] CONV [#279]
[0] [0] [0x189a] NOP 
[0] [0] [0x189c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x18a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x18a8] CONV [#280]
[0] [0] [0x18aa] NOP 
[0] [0] [0x18ac] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x18b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x18b8] CONV [#281]
[0] [0] [0x18ba] NOP 
[0] [0] [0x18bc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x18c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x18c8] CONV [#282]
[0] [0] [0x18ca] NOP 
[0] [0] [0x18cc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x18d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x18d8] CONV [#283]
[0] [0] [0x18da] NOP 
[0] [0] [0x18dc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x18e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x18e8] CONV [#284]
[0] [0] [0x18ea] NOP 
[0] [0] [0x18ec] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x18f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x18f8] CONV [#285]
[0] [0] [0x18fa] NOP 
[0] [0] [0x18fc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1900] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1908] CONV [#286]
[0] [0] [0x190a] NOP 
[0] [0] [0x190c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1910] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1918] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1920] CONF [NPU_STORE, en=1]
[0] [0] [0x1924] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x192c] CONV [#287]
[0] [0] [0x192e] NOP 
[0] [0] [0x1930] CONF [NPU_NEXT0, ch_end=32, ch_start=32]
[0] [0] [0x1938] CONF [NPU_NEXT2, line=896]
[0] [0] [0x193c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1944] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x194c] CONF [NPU_STORE, en=0]
[0] [0] [0x1950] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1954] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x195c] CONV [#288]
[0] [0] [0x195e] NOP 
[0] [0] [0x1960] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1964] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x196c] CONV [#289]
[0] [0] [0x196e] NOP 
[0] [0] [0x1970] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1974] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x197c] CONV [#290]
[0] [0] [0x197e] NOP 
[0] [0] [0x1980] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1984] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x198c] CONV [#291]
[0] [0] [0x198e] NOP 
[0] [0] [0x1990] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1994] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x199c] CONV [#292]
[0] [0] [0x199e] NOP 
[0] [0] [0x19a0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x19a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x19ac] CONV [#293]
[0] [0] [0x19ae] NOP 
[0] [0] [0x19b0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x19b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x19bc] CONV [#294]
[0] [0] [0x19be] NOP 
[0] [0] [0x19c0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x19c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x19cc] CONV [#295]
[0] [0] [0x19ce] NOP 
[0] [0] [0x19d0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x19d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x19dc] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x19e4] CONF [NPU_STORE, en=1]
[0] [0] [0x19e8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x19f0] CONV [#296]
[0] [0] [0x19f2] NOP 
[0] [0] [0x19f4] CONF [NPU_NEXT0, ch_end=33, ch_start=33]
[0] [0] [0x19fc] CONF [NPU_NEXT2, line=924]
[0] [0] [0x1a00] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1a08] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1a10] CONF [NPU_STORE, en=0]
[0] [0] [0x1a14] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1a18] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a20] CONV [#297]
[0] [0] [0x1a22] NOP 
[0] [0] [0x1a24] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1a28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a30] CONV [#298]
[0] [0] [0x1a32] NOP 
[0] [0] [0x1a34] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1a38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a40] CONV [#299]
[0] [0] [0x1a42] NOP 
[0] [0] [0x1a44] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1a48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a50] CONV [#300]
[0] [0] [0x1a52] NOP 
[0] [0] [0x1a54] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1a58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a60] CONV [#301]
[0] [0] [0x1a62] NOP 
[0] [0] [0x1a64] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1a68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a70] CONV [#302]
[0] [0] [0x1a72] NOP 
[0] [0] [0x1a74] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1a78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a80] CONV [#303]
[0] [0] [0x1a82] NOP 
[0] [0] [0x1a84] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1a88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1a90] CONV [#304]
[0] [0] [0x1a92] NOP 
[0] [0] [0x1a94] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1a98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1aa0] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1aa8] CONF [NPU_STORE, en=1]
[0] [0] [0x1aac] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1ab4] CONV [#305]
[0] [0] [0x1ab6] NOP 
[0] [0] [0x1ab8] CONF [NPU_NEXT0, ch_end=34, ch_start=34]
[0] [0] [0x1ac0] CONF [NPU_NEXT2, line=952]
[0] [0] [0x1ac4] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1acc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1ad4] CONF [NPU_STORE, en=0]
[0] [0] [0x1ad8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1adc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ae4] CONV [#306]
[0] [0] [0x1ae6] NOP 
[0] [0] [0x1ae8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1aec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1af4] CONV [#307]
[0] [0] [0x1af6] NOP 
[0] [0] [0x1af8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1afc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b04] CONV [#308]
[0] [0] [0x1b06] NOP 
[0] [0] [0x1b08] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1b0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b14] CONV [#309]
[0] [0] [0x1b16] NOP 
[0] [0] [0x1b18] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1b1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b24] CONV [#310]
[0] [0] [0x1b26] NOP 
[0] [0] [0x1b28] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1b2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b34] CONV [#311]
[0] [0] [0x1b36] NOP 
[0] [0] [0x1b38] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1b3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b44] CONV [#312]
[0] [0] [0x1b46] NOP 
[0] [0] [0x1b48] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1b4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b54] CONV [#313]
[0] [0] [0x1b56] NOP 
[0] [0] [0x1b58] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1b5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1b64] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1b6c] CONF [NPU_STORE, en=1]
[0] [0] [0x1b70] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1b78] CONV [#314]
[0] [0] [0x1b7a] NOP 
[0] [0] [0x1b7c] CONF [NPU_NEXT0, ch_end=35, ch_start=35]
[0] [0] [0x1b84] CONF [NPU_NEXT2, line=980]
[0] [0] [0x1b88] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1b90] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1b98] CONF [NPU_STORE, en=0]
[0] [0] [0x1b9c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1ba0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ba8] CONV [#315]
[0] [0] [0x1baa] NOP 
[0] [0] [0x1bac] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1bb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1bb8] CONV [#316]
[0] [0] [0x1bba] NOP 
[0] [0] [0x1bbc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1bc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1bc8] CONV [#317]
[0] [0] [0x1bca] NOP 
[0] [0] [0x1bcc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1bd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1bd8] CONV [#318]
[0] [0] [0x1bda] NOP 
[0] [0] [0x1bdc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1be0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1be8] CONV [#319]
[0] [0] [0x1bea] NOP 
[0] [0] [0x1bec] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1bf0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1bf8] CONV [#320]
[0] [0] [0x1bfa] NOP 
[0] [0] [0x1bfc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1c00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c08] CONV [#321]
[0] [0] [0x1c0a] NOP 
[0] [0] [0x1c0c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1c10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c18] CONV [#322]
[0] [0] [0x1c1a] NOP 
[0] [0] [0x1c1c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1c20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c28] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1c30] CONF [NPU_STORE, en=1]
[0] [0] [0x1c34] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1c3c] CONV [#323]
[0] [0] [0x1c3e] NOP 
[0] [0] [0x1c40] CONF [NPU_NEXT0, ch_end=36, ch_start=36]
[0] [0] [0x1c48] CONF [NPU_NEXT2, line=1008]
[0] [0] [0x1c4c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1c54] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1c5c] CONF [NPU_STORE, en=0]
[0] [0] [0x1c60] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1c64] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c6c] CONV [#324]
[0] [0] [0x1c6e] NOP 
[0] [0] [0x1c70] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1c74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c7c] CONV [#325]
[0] [0] [0x1c7e] NOP 
[0] [0] [0x1c80] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1c84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c8c] CONV [#326]
[0] [0] [0x1c8e] NOP 
[0] [0] [0x1c90] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1c94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1c9c] CONV [#327]
[0] [0] [0x1c9e] NOP 
[0] [0] [0x1ca0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1ca4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1cac] CONV [#328]
[0] [0] [0x1cae] NOP 
[0] [0] [0x1cb0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1cb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1cbc] CONV [#329]
[0] [0] [0x1cbe] NOP 
[0] [0] [0x1cc0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1cc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ccc] CONV [#330]
[0] [0] [0x1cce] NOP 
[0] [0] [0x1cd0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1cd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1cdc] CONV [#331]
[0] [0] [0x1cde] NOP 
[0] [0] [0x1ce0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1ce4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1cec] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1cf4] CONF [NPU_STORE, en=1]
[0] [0] [0x1cf8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1d00] CONV [#332]
[0] [0] [0x1d02] NOP 
[0] [0] [0x1d04] CONF [NPU_NEXT0, ch_end=37, ch_start=37]
[0] [0] [0x1d0c] CONF [NPU_NEXT2, line=1036]
[0] [0] [0x1d10] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1d18] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1d20] CONF [NPU_STORE, en=0]
[0] [0] [0x1d24] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1d28] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d30] CONV [#333]
[0] [0] [0x1d32] NOP 
[0] [0] [0x1d34] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1d38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d40] CONV [#334]
[0] [0] [0x1d42] NOP 
[0] [0] [0x1d44] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1d48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d50] CONV [#335]
[0] [0] [0x1d52] NOP 
[0] [0] [0x1d54] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1d58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d60] CONV [#336]
[0] [0] [0x1d62] NOP 
[0] [0] [0x1d64] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1d68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d70] CONV [#337]
[0] [0] [0x1d72] NOP 
[0] [0] [0x1d74] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1d78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d80] CONV [#338]
[0] [0] [0x1d82] NOP 
[0] [0] [0x1d84] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1d88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1d90] CONV [#339]
[0] [0] [0x1d92] NOP 
[0] [0] [0x1d94] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1d98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1da0] CONV [#340]
[0] [0] [0x1da2] NOP 
[0] [0] [0x1da4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1da8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1db0] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1db8] CONF [NPU_STORE, en=1]
[0] [0] [0x1dbc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1dc4] CONV [#341]
[0] [0] [0x1dc6] NOP 
[0] [0] [0x1dc8] CONF [NPU_NEXT0, ch_end=38, ch_start=38]
[0] [0] [0x1dd0] CONF [NPU_NEXT2, line=1064]
[0] [0] [0x1dd4] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1ddc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1de4] CONF [NPU_STORE, en=0]
[0] [0] [0x1de8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1dec] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1df4] CONV [#342]
[0] [0] [0x1df6] NOP 
[0] [0] [0x1df8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1dfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e04] CONV [#343]
[0] [0] [0x1e06] NOP 
[0] [0] [0x1e08] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1e0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e14] CONV [#344]
[0] [0] [0x1e16] NOP 
[0] [0] [0x1e18] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1e1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e24] CONV [#345]
[0] [0] [0x1e26] NOP 
[0] [0] [0x1e28] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1e2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e34] CONV [#346]
[0] [0] [0x1e36] NOP 
[0] [0] [0x1e38] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1e3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e44] CONV [#347]
[0] [0] [0x1e46] NOP 
[0] [0] [0x1e48] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1e4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e54] CONV [#348]
[0] [0] [0x1e56] NOP 
[0] [0] [0x1e58] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1e5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e64] CONV [#349]
[0] [0] [0x1e66] NOP 
[0] [0] [0x1e68] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1e6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1e74] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1e7c] CONF [NPU_STORE, en=1]
[0] [0] [0x1e80] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1e88] CONV [#350]
[0] [0] [0x1e8a] NOP 
[0] [0] [0x1e8c] CONF [NPU_NEXT0, ch_end=39, ch_start=39]
[0] [0] [0x1e94] CONF [NPU_NEXT2, line=1092]
[0] [0] [0x1e98] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1ea0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1ea8] CONF [NPU_STORE, en=0]
[0] [0] [0x1eac] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1eb0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1eb8] CONV [#351]
[0] [0] [0x1eba] NOP 
[0] [0] [0x1ebc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1ec0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ec8] CONV [#352]
[0] [0] [0x1eca] NOP 
[0] [0] [0x1ecc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1ed0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ed8] CONV [#353]
[0] [0] [0x1eda] NOP 
[0] [0] [0x1edc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1ee0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ee8] CONV [#354]
[0] [0] [0x1eea] NOP 
[0] [0] [0x1eec] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1ef0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ef8] CONV [#355]
[0] [0] [0x1efa] NOP 
[0] [0] [0x1efc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1f00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f08] CONV [#356]
[0] [0] [0x1f0a] NOP 
[0] [0] [0x1f0c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1f10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f18] CONV [#357]
[0] [0] [0x1f1a] NOP 
[0] [0] [0x1f1c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1f20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f28] CONV [#358]
[0] [0] [0x1f2a] NOP 
[0] [0] [0x1f2c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1f30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f38] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x1f40] CONF [NPU_STORE, en=1]
[0] [0] [0x1f44] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x1f4c] CONV [#359]
[0] [0] [0x1f4e] NOP 
[0] [0] [0x1f50] CONF [NPU_NEXT0, ch_end=40, ch_start=40]
[0] [0] [0x1f58] CONF [NPU_NEXT2, line=1120]
[0] [0] [0x1f5c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x1f64] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x1f6c] CONF [NPU_STORE, en=0]
[0] [0] [0x1f70] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x1f74] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f7c] CONV [#360]
[0] [0] [0x1f7e] NOP 
[0] [0] [0x1f80] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x1f84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f8c] CONV [#361]
[0] [0] [0x1f8e] NOP 
[0] [0] [0x1f90] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x1f94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1f9c] CONV [#362]
[0] [0] [0x1f9e] NOP 
[0] [0] [0x1fa0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x1fa4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1fac] CONV [#363]
[0] [0] [0x1fae] NOP 
[0] [0] [0x1fb0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x1fb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1fbc] CONV [#364]
[0] [0] [0x1fbe] NOP 
[0] [0] [0x1fc0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x1fc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1fcc] CONV [#365]
[0] [0] [0x1fce] NOP 
[0] [0] [0x1fd0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x1fd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1fdc] CONV [#366]
[0] [0] [0x1fde] NOP 
[0] [0] [0x1fe0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x1fe4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1fec] CONV [#367]
[0] [0] [0x1fee] NOP 
[0] [0] [0x1ff0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x1ff4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x1ffc] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2004] CONF [NPU_STORE, en=1]
[0] [0] [0x2008] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2010] CONV [#368]
[0] [0] [0x2012] NOP 
[0] [0] [0x2014] CONF [NPU_NEXT0, ch_end=41, ch_start=41]
[0] [0] [0x201c] CONF [NPU_NEXT2, line=1148]
[0] [0] [0x2020] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2028] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2030] CONF [NPU_STORE, en=0]
[0] [0] [0x2034] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2038] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2040] CONV [#369]
[0] [0] [0x2042] NOP 
[0] [0] [0x2044] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2048] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2050] CONV [#370]
[0] [0] [0x2052] NOP 
[0] [0] [0x2054] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2058] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2060] CONV [#371]
[0] [0] [0x2062] NOP 
[0] [0] [0x2064] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2068] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2070] CONV [#372]
[0] [0] [0x2072] NOP 
[0] [0] [0x2074] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2078] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2080] CONV [#373]
[0] [0] [0x2082] NOP 
[0] [0] [0x2084] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2088] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2090] CONV [#374]
[0] [0] [0x2092] NOP 
[0] [0] [0x2094] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2098] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x20a0] CONV [#375]
[0] [0] [0x20a2] NOP 
[0] [0] [0x20a4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x20a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x20b0] CONV [#376]
[0] [0] [0x20b2] NOP 
[0] [0] [0x20b4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x20b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x20c0] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x20c8] CONF [NPU_STORE, en=1]
[0] [0] [0x20cc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x20d4] CONV [#377]
[0] [0] [0x20d6] NOP 
[0] [0] [0x20d8] CONF [NPU_NEXT0, ch_end=42, ch_start=42]
[0] [0] [0x20e0] CONF [NPU_NEXT2, line=1176]
[0] [0] [0x20e4] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x20ec] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x20f4] CONF [NPU_STORE, en=0]
[0] [0] [0x20f8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x20fc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2104] CONV [#378]
[0] [0] [0x2106] NOP 
[0] [0] [0x2108] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x210c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2114] CONV [#379]
[0] [0] [0x2116] NOP 
[0] [0] [0x2118] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x211c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2124] CONV [#380]
[0] [0] [0x2126] NOP 
[0] [0] [0x2128] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x212c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2134] CONV [#381]
[0] [0] [0x2136] NOP 
[0] [0] [0x2138] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x213c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2144] CONV [#382]
[0] [0] [0x2146] NOP 
[0] [0] [0x2148] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x214c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2154] CONV [#383]
[0] [0] [0x2156] NOP 
[0] [0] [0x2158] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x215c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2164] CONV [#384]
[0] [0] [0x2166] NOP 
[0] [0] [0x2168] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x216c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2174] CONV [#385]
[0] [0] [0x2176] NOP 
[0] [0] [0x2178] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x217c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2184] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x218c] CONF [NPU_STORE, en=1]
[0] [0] [0x2190] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2198] CONV [#386]
[0] [0] [0x219a] NOP 
[0] [0] [0x219c] CONF [NPU_NEXT0, ch_end=43, ch_start=43]
[0] [0] [0x21a4] CONF [NPU_NEXT2, line=1204]
[0] [0] [0x21a8] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x21b0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x21b8] CONF [NPU_STORE, en=0]
[0] [0] [0x21bc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x21c0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x21c8] CONV [#387]
[0] [0] [0x21ca] NOP 
[0] [0] [0x21cc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x21d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x21d8] CONV [#388]
[0] [0] [0x21da] NOP 
[0] [0] [0x21dc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x21e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x21e8] CONV [#389]
[0] [0] [0x21ea] NOP 
[0] [0] [0x21ec] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x21f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x21f8] CONV [#390]
[0] [0] [0x21fa] NOP 
[0] [0] [0x21fc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2200] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2208] CONV [#391]
[0] [0] [0x220a] NOP 
[0] [0] [0x220c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2210] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2218] CONV [#392]
[0] [0] [0x221a] NOP 
[0] [0] [0x221c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2220] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2228] CONV [#393]
[0] [0] [0x222a] NOP 
[0] [0] [0x222c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2230] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2238] CONV [#394]
[0] [0] [0x223a] NOP 
[0] [0] [0x223c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2240] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2248] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2250] CONF [NPU_STORE, en=1]
[0] [0] [0x2254] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x225c] CONV [#395]
[0] [0] [0x225e] NOP 
[0] [0] [0x2260] CONF [NPU_NEXT0, ch_end=44, ch_start=44]
[0] [0] [0x2268] CONF [NPU_NEXT2, line=1232]
[0] [0] [0x226c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2274] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x227c] CONF [NPU_STORE, en=0]
[0] [0] [0x2280] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2284] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x228c] CONV [#396]
[0] [0] [0x228e] NOP 
[0] [0] [0x2290] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2294] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x229c] CONV [#397]
[0] [0] [0x229e] NOP 
[0] [0] [0x22a0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x22a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x22ac] CONV [#398]
[0] [0] [0x22ae] NOP 
[0] [0] [0x22b0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x22b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x22bc] CONV [#399]
[0] [0] [0x22be] NOP 
[0] [0] [0x22c0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x22c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x22cc] CONV [#400]
[0] [0] [0x22ce] NOP 
[0] [0] [0x22d0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x22d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x22dc] CONV [#401]
[0] [0] [0x22de] NOP 
[0] [0] [0x22e0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x22e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x22ec] CONV [#402]
[0] [0] [0x22ee] NOP 
[0] [0] [0x22f0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x22f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x22fc] CONV [#403]
[0] [0] [0x22fe] NOP 
[0] [0] [0x2300] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2304] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x230c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2314] CONF [NPU_STORE, en=1]
[0] [0] [0x2318] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2320] CONV [#404]
[0] [0] [0x2322] NOP 
[0] [0] [0x2324] CONF [NPU_NEXT0, ch_end=45, ch_start=45]
[0] [0] [0x232c] CONF [NPU_NEXT2, line=1260]
[0] [0] [0x2330] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2338] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2340] CONF [NPU_STORE, en=0]
[0] [0] [0x2344] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2348] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2350] CONV [#405]
[0] [0] [0x2352] NOP 
[0] [0] [0x2354] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2358] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2360] CONV [#406]
[0] [0] [0x2362] NOP 
[0] [0] [0x2364] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2368] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2370] CONV [#407]
[0] [0] [0x2372] NOP 
[0] [0] [0x2374] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2378] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2380] CONV [#408]
[0] [0] [0x2382] NOP 
[0] [0] [0x2384] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2388] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2390] CONV [#409]
[0] [0] [0x2392] NOP 
[0] [0] [0x2394] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2398] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x23a0] CONV [#410]
[0] [0] [0x23a2] NOP 
[0] [0] [0x23a4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x23a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x23b0] CONV [#411]
[0] [0] [0x23b2] NOP 
[0] [0] [0x23b4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x23b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x23c0] CONV [#412]
[0] [0] [0x23c2] NOP 
[0] [0] [0x23c4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x23c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x23d0] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x23d8] CONF [NPU_STORE, en=1]
[0] [0] [0x23dc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x23e4] CONV [#413]
[0] [0] [0x23e6] NOP 
[0] [0] [0x23e8] CONF [NPU_NEXT0, ch_end=46, ch_start=46]
[0] [0] [0x23f0] CONF [NPU_NEXT2, line=1288]
[0] [0] [0x23f4] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x23fc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2404] CONF [NPU_STORE, en=0]
[0] [0] [0x2408] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x240c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2414] CONV [#414]
[0] [0] [0x2416] NOP 
[0] [0] [0x2418] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x241c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2424] CONV [#415]
[0] [0] [0x2426] NOP 
[0] [0] [0x2428] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x242c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2434] CONV [#416]
[0] [0] [0x2436] NOP 
[0] [0] [0x2438] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x243c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2444] CONV [#417]
[0] [0] [0x2446] NOP 
[0] [0] [0x2448] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x244c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2454] CONV [#418]
[0] [0] [0x2456] NOP 
[0] [0] [0x2458] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x245c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2464] CONV [#419]
[0] [0] [0x2466] NOP 
[0] [0] [0x2468] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x246c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2474] CONV [#420]
[0] [0] [0x2476] NOP 
[0] [0] [0x2478] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x247c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2484] CONV [#421]
[0] [0] [0x2486] NOP 
[0] [0] [0x2488] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x248c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2494] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x249c] CONF [NPU_STORE, en=1]
[0] [0] [0x24a0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x24a8] CONV [#422]
[0] [0] [0x24aa] NOP 
[0] [0] [0x24ac] CONF [NPU_NEXT0, ch_end=47, ch_start=47]
[0] [0] [0x24b4] CONF [NPU_NEXT2, line=1316]
[0] [0] [0x24b8] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x24c0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x24c8] CONF [NPU_STORE, en=0]
[0] [0] [0x24cc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x24d0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x24d8] CONV [#423]
[0] [0] [0x24da] NOP 
[0] [0] [0x24dc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x24e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x24e8] CONV [#424]
[0] [0] [0x24ea] NOP 
[0] [0] [0x24ec] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x24f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x24f8] CONV [#425]
[0] [0] [0x24fa] NOP 
[0] [0] [0x24fc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2500] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2508] CONV [#426]
[0] [0] [0x250a] NOP 
[0] [0] [0x250c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2510] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2518] CONV [#427]
[0] [0] [0x251a] NOP 
[0] [0] [0x251c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2520] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2528] CONV [#428]
[0] [0] [0x252a] NOP 
[0] [0] [0x252c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2530] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2538] CONV [#429]
[0] [0] [0x253a] NOP 
[0] [0] [0x253c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2540] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2548] CONV [#430]
[0] [0] [0x254a] NOP 
[0] [0] [0x254c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2550] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2558] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2560] CONF [NPU_STORE, en=1]
[0] [0] [0x2564] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x256c] CONV [#431]
[0] [0] [0x256e] NOP 
[0] [0] [0x2570] CONF [NPU_NEXT0, ch_end=48, ch_start=48]
[0] [0] [0x2578] CONF [NPU_NEXT2, line=1344]
[0] [0] [0x257c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2584] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x258c] CONF [NPU_STORE, en=0]
[0] [0] [0x2590] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2594] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x259c] CONV [#432]
[0] [0] [0x259e] NOP 
[0] [0] [0x25a0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x25a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x25ac] CONV [#433]
[0] [0] [0x25ae] NOP 
[0] [0] [0x25b0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x25b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x25bc] CONV [#434]
[0] [0] [0x25be] NOP 
[0] [0] [0x25c0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x25c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x25cc] CONV [#435]
[0] [0] [0x25ce] NOP 
[0] [0] [0x25d0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x25d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x25dc] CONV [#436]
[0] [0] [0x25de] NOP 
[0] [0] [0x25e0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x25e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x25ec] CONV [#437]
[0] [0] [0x25ee] NOP 
[0] [0] [0x25f0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x25f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x25fc] CONV [#438]
[0] [0] [0x25fe] NOP 
[0] [0] [0x2600] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2604] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x260c] CONV [#439]
[0] [0] [0x260e] NOP 
[0] [0] [0x2610] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2614] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x261c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2624] CONF [NPU_STORE, en=1]
[0] [0] [0x2628] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2630] CONV [#440]
[0] [0] [0x2632] NOP 
[0] [0] [0x2634] CONF [NPU_NEXT0, ch_end=49, ch_start=49]
[0] [0] [0x263c] CONF [NPU_NEXT2, line=1372]
[0] [0] [0x2640] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2648] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2650] CONF [NPU_STORE, en=0]
[0] [0] [0x2654] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2658] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2660] CONV [#441]
[0] [0] [0x2662] NOP 
[0] [0] [0x2664] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2668] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2670] CONV [#442]
[0] [0] [0x2672] NOP 
[0] [0] [0x2674] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2678] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2680] CONV [#443]
[0] [0] [0x2682] NOP 
[0] [0] [0x2684] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2688] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2690] CONV [#444]
[0] [0] [0x2692] NOP 
[0] [0] [0x2694] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2698] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x26a0] CONV [#445]
[0] [0] [0x26a2] NOP 
[0] [0] [0x26a4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x26a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x26b0] CONV [#446]
[0] [0] [0x26b2] NOP 
[0] [0] [0x26b4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x26b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x26c0] CONV [#447]
[0] [0] [0x26c2] NOP 
[0] [0] [0x26c4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x26c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x26d0] CONV [#448]
[0] [0] [0x26d2] NOP 
[0] [0] [0x26d4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x26d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x26e0] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x26e8] CONF [NPU_STORE, en=1]
[0] [0] [0x26ec] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x26f4] CONV [#449]
[0] [0] [0x26f6] NOP 
[0] [0] [0x26f8] CONF [NPU_NEXT0, ch_end=50, ch_start=50]
[0] [0] [0x2700] CONF [NPU_NEXT2, line=1400]
[0] [0] [0x2704] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x270c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2714] CONF [NPU_STORE, en=0]
[0] [0] [0x2718] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x271c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2724] CONV [#450]
[0] [0] [0x2726] NOP 
[0] [0] [0x2728] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x272c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2734] CONV [#451]
[0] [0] [0x2736] NOP 
[0] [0] [0x2738] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x273c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2744] CONV [#452]
[0] [0] [0x2746] NOP 
[0] [0] [0x2748] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x274c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2754] CONV [#453]
[0] [0] [0x2756] NOP 
[0] [0] [0x2758] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x275c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2764] CONV [#454]
[0] [0] [0x2766] NOP 
[0] [0] [0x2768] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x276c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2774] CONV [#455]
[0] [0] [0x2776] NOP 
[0] [0] [0x2778] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x277c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2784] CONV [#456]
[0] [0] [0x2786] NOP 
[0] [0] [0x2788] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x278c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2794] CONV [#457]
[0] [0] [0x2796] NOP 
[0] [0] [0x2798] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x279c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x27a4] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x27ac] CONF [NPU_STORE, en=1]
[0] [0] [0x27b0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x27b8] CONV [#458]
[0] [0] [0x27ba] NOP 
[0] [0] [0x27bc] CONF [NPU_NEXT0, ch_end=51, ch_start=51]
[0] [0] [0x27c4] CONF [NPU_NEXT2, line=1428]
[0] [0] [0x27c8] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x27d0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x27d8] CONF [NPU_STORE, en=0]
[0] [0] [0x27dc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x27e0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x27e8] CONV [#459]
[0] [0] [0x27ea] NOP 
[0] [0] [0x27ec] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x27f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x27f8] CONV [#460]
[0] [0] [0x27fa] NOP 
[0] [0] [0x27fc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2800] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2808] CONV [#461]
[0] [0] [0x280a] NOP 
[0] [0] [0x280c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2810] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2818] CONV [#462]
[0] [0] [0x281a] NOP 
[0] [0] [0x281c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2820] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2828] CONV [#463]
[0] [0] [0x282a] NOP 
[0] [0] [0x282c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2830] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2838] CONV [#464]
[0] [0] [0x283a] NOP 
[0] [0] [0x283c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2840] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2848] CONV [#465]
[0] [0] [0x284a] NOP 
[0] [0] [0x284c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2850] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2858] CONV [#466]
[0] [0] [0x285a] NOP 
[0] [0] [0x285c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2860] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2868] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2870] CONF [NPU_STORE, en=1]
[0] [0] [0x2874] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x287c] CONV [#467]
[0] [0] [0x287e] NOP 
[0] [0] [0x2880] CONF [NPU_NEXT0, ch_end=52, ch_start=52]
[0] [0] [0x2888] CONF [NPU_NEXT2, line=1456]
[0] [0] [0x288c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2894] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x289c] CONF [NPU_STORE, en=0]
[0] [0] [0x28a0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x28a4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x28ac] CONV [#468]
[0] [0] [0x28ae] NOP 
[0] [0] [0x28b0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x28b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x28bc] CONV [#469]
[0] [0] [0x28be] NOP 
[0] [0] [0x28c0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x28c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x28cc] CONV [#470]
[0] [0] [0x28ce] NOP 
[0] [0] [0x28d0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x28d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x28dc] CONV [#471]
[0] [0] [0x28de] NOP 
[0] [0] [0x28e0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x28e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x28ec] CONV [#472]
[0] [0] [0x28ee] NOP 
[0] [0] [0x28f0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x28f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x28fc] CONV [#473]
[0] [0] [0x28fe] NOP 
[0] [0] [0x2900] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2904] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x290c] CONV [#474]
[0] [0] [0x290e] NOP 
[0] [0] [0x2910] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2914] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x291c] CONV [#475]
[0] [0] [0x291e] NOP 
[0] [0] [0x2920] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2924] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x292c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2934] CONF [NPU_STORE, en=1]
[0] [0] [0x2938] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2940] CONV [#476]
[0] [0] [0x2942] NOP 
[0] [0] [0x2944] CONF [NPU_NEXT0, ch_end=53, ch_start=53]
[0] [0] [0x294c] CONF [NPU_NEXT2, line=1484]
[0] [0] [0x2950] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2958] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2960] CONF [NPU_STORE, en=0]
[0] [0] [0x2964] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2968] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2970] CONV [#477]
[0] [0] [0x2972] NOP 
[0] [0] [0x2974] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2978] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2980] CONV [#478]
[0] [0] [0x2982] NOP 
[0] [0] [0x2984] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2988] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2990] CONV [#479]
[0] [0] [0x2992] NOP 
[0] [0] [0x2994] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2998] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x29a0] CONV [#480]
[0] [0] [0x29a2] NOP 
[0] [0] [0x29a4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x29a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x29b0] CONV [#481]
[0] [0] [0x29b2] NOP 
[0] [0] [0x29b4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x29b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x29c0] CONV [#482]
[0] [0] [0x29c2] NOP 
[0] [0] [0x29c4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x29c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x29d0] CONV [#483]
[0] [0] [0x29d2] NOP 
[0] [0] [0x29d4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x29d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x29e0] CONV [#484]
[0] [0] [0x29e2] NOP 
[0] [0] [0x29e4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x29e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x29f0] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x29f8] CONF [NPU_STORE, en=1]
[0] [0] [0x29fc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2a04] CONV [#485]
[0] [0] [0x2a06] NOP 
[0] [0] [0x2a08] CONF [NPU_NEXT0, ch_end=54, ch_start=54]
[0] [0] [0x2a10] CONF [NPU_NEXT2, line=1512]
[0] [0] [0x2a14] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2a1c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2a24] CONF [NPU_STORE, en=0]
[0] [0] [0x2a28] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2a2c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a34] CONV [#486]
[0] [0] [0x2a36] NOP 
[0] [0] [0x2a38] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2a3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a44] CONV [#487]
[0] [0] [0x2a46] NOP 
[0] [0] [0x2a48] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2a4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a54] CONV [#488]
[0] [0] [0x2a56] NOP 
[0] [0] [0x2a58] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2a5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a64] CONV [#489]
[0] [0] [0x2a66] NOP 
[0] [0] [0x2a68] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2a6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a74] CONV [#490]
[0] [0] [0x2a76] NOP 
[0] [0] [0x2a78] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2a7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a84] CONV [#491]
[0] [0] [0x2a86] NOP 
[0] [0] [0x2a88] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2a8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2a94] CONV [#492]
[0] [0] [0x2a96] NOP 
[0] [0] [0x2a98] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2a9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2aa4] CONV [#493]
[0] [0] [0x2aa6] NOP 
[0] [0] [0x2aa8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2aac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2ab4] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2abc] CONF [NPU_STORE, en=1]
[0] [0] [0x2ac0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2ac8] CONV [#494]
[0] [0] [0x2aca] NOP 
[0] [0] [0x2acc] CONF [NPU_NEXT0, ch_end=55, ch_start=55]
[0] [0] [0x2ad4] CONF [NPU_NEXT2, line=1540]
[0] [0] [0x2ad8] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2ae0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2ae8] CONF [NPU_STORE, en=0]
[0] [0] [0x2aec] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2af0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2af8] CONV [#495]
[0] [0] [0x2afa] NOP 
[0] [0] [0x2afc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2b00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b08] CONV [#496]
[0] [0] [0x2b0a] NOP 
[0] [0] [0x2b0c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2b10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b18] CONV [#497]
[0] [0] [0x2b1a] NOP 
[0] [0] [0x2b1c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2b20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b28] CONV [#498]
[0] [0] [0x2b2a] NOP 
[0] [0] [0x2b2c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2b30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b38] CONV [#499]
[0] [0] [0x2b3a] NOP 
[0] [0] [0x2b3c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2b40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b48] CONV [#500]
[0] [0] [0x2b4a] NOP 
[0] [0] [0x2b4c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2b50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b58] CONV [#501]
[0] [0] [0x2b5a] NOP 
[0] [0] [0x2b5c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2b60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b68] CONV [#502]
[0] [0] [0x2b6a] NOP 
[0] [0] [0x2b6c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2b70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2b78] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2b80] CONF [NPU_STORE, en=1]
[0] [0] [0x2b84] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2b8c] CONV [#503]
[0] [0] [0x2b8e] NOP 
[0] [0] [0x2b90] CONF [NPU_NEXT0, ch_end=56, ch_start=56]
[0] [0] [0x2b98] CONF [NPU_NEXT2, line=1568]
[0] [0] [0x2b9c] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2ba4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2bac] CONF [NPU_STORE, en=0]
[0] [0] [0x2bb0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2bb4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2bbc] CONV [#504]
[0] [0] [0x2bbe] NOP 
[0] [0] [0x2bc0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2bc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2bcc] CONV [#505]
[0] [0] [0x2bce] NOP 
[0] [0] [0x2bd0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2bd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2bdc] CONV [#506]
[0] [0] [0x2bde] NOP 
[0] [0] [0x2be0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2be4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2bec] CONV [#507]
[0] [0] [0x2bee] NOP 
[0] [0] [0x2bf0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2bf4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2bfc] CONV [#508]
[0] [0] [0x2bfe] NOP 
[0] [0] [0x2c00] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2c04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2c0c] CONV [#509]
[0] [0] [0x2c0e] NOP 
[0] [0] [0x2c10] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2c14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2c1c] CONV [#510]
[0] [0] [0x2c1e] NOP 
[0] [0] [0x2c20] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2c24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2c2c] CONV [#511]
[0] [0] [0x2c2e] NOP 
[0] [0] [0x2c30] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2c34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2c3c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2c44] CONF [NPU_STORE, en=1]
[0] [0] [0x2c48] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2c50] CONV [#512]
[0] [0] [0x2c52] NOP 
[0] [0] [0x2c54] CONF [NPU_NEXT0, ch_end=57, ch_start=57]
[0] [0] [0x2c5c] CONF [NPU_NEXT2, line=1596]
[0] [0] [0x2c60] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2c68] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2c70] CONF [NPU_STORE, en=0]
[0] [0] [0x2c74] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2c78] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2c80] CONV [#513]
[0] [0] [0x2c82] NOP 
[0] [0] [0x2c84] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2c88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2c90] CONV [#514]
[0] [0] [0x2c92] NOP 
[0] [0] [0x2c94] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2c98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2ca0] CONV [#515]
[0] [0] [0x2ca2] NOP 
[0] [0] [0x2ca4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2ca8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2cb0] CONV [#516]
[0] [0] [0x2cb2] NOP 
[0] [0] [0x2cb4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2cb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2cc0] CONV [#517]
[0] [0] [0x2cc2] NOP 
[0] [0] [0x2cc4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2cc8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2cd0] CONV [#518]
[0] [0] [0x2cd2] NOP 
[0] [0] [0x2cd4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2cd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2ce0] CONV [#519]
[0] [0] [0x2ce2] NOP 
[0] [0] [0x2ce4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2ce8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2cf0] CONV [#520]
[0] [0] [0x2cf2] NOP 
[0] [0] [0x2cf4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2cf8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d00] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2d08] CONF [NPU_STORE, en=1]
[0] [0] [0x2d0c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2d14] CONV [#521]
[0] [0] [0x2d16] NOP 
[0] [0] [0x2d18] CONF [NPU_NEXT0, ch_end=58, ch_start=58]
[0] [0] [0x2d20] CONF [NPU_NEXT2, line=1624]
[0] [0] [0x2d24] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2d2c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2d34] CONF [NPU_STORE, en=0]
[0] [0] [0x2d38] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2d3c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d44] CONV [#522]
[0] [0] [0x2d46] NOP 
[0] [0] [0x2d48] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2d4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d54] CONV [#523]
[0] [0] [0x2d56] NOP 
[0] [0] [0x2d58] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2d5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d64] CONV [#524]
[0] [0] [0x2d66] NOP 
[0] [0] [0x2d68] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2d6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d74] CONV [#525]
[0] [0] [0x2d76] NOP 
[0] [0] [0x2d78] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2d7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d84] CONV [#526]
[0] [0] [0x2d86] NOP 
[0] [0] [0x2d88] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2d8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2d94] CONV [#527]
[0] [0] [0x2d96] NOP 
[0] [0] [0x2d98] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2d9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2da4] CONV [#528]
[0] [0] [0x2da6] NOP 
[0] [0] [0x2da8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2dac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2db4] CONV [#529]
[0] [0] [0x2db6] NOP 
[0] [0] [0x2db8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2dbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2dc4] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2dcc] CONF [NPU_STORE, en=1]
[0] [0] [0x2dd0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2dd8] CONV [#530]
[0] [0] [0x2dda] NOP 
[0] [0] [0x2ddc] CONF [NPU_NEXT0, ch_end=59, ch_start=59]
[0] [0] [0x2de4] CONF [NPU_NEXT2, line=1652]
[0] [0] [0x2de8] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2df0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2df8] CONF [NPU_STORE, en=0]
[0] [0] [0x2dfc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2e00] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e08] CONV [#531]
[0] [0] [0x2e0a] NOP 
[0] [0] [0x2e0c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2e10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e18] CONV [#532]
[0] [0] [0x2e1a] NOP 
[0] [0] [0x2e1c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2e20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e28] CONV [#533]
[0] [0] [0x2e2a] NOP 
[0] [0] [0x2e2c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2e30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e38] CONV [#534]
[0] [0] [0x2e3a] NOP 
[0] [0] [0x2e3c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2e40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e48] CONV [#535]
[0] [0] [0x2e4a] NOP 
[0] [0] [0x2e4c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2e50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e58] CONV [#536]
[0] [0] [0x2e5a] NOP 
[0] [0] [0x2e5c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2e60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e68] CONV [#537]
[0] [0] [0x2e6a] NOP 
[0] [0] [0x2e6c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2e70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e78] CONV [#538]
[0] [0] [0x2e7a] NOP 
[0] [0] [0x2e7c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2e80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2e88] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2e90] CONF [NPU_STORE, en=1]
[0] [0] [0x2e94] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2e9c] CONV [#539]
[0] [0] [0x2e9e] NOP 
[0] [0] [0x2ea0] CONF [NPU_NEXT0, ch_end=60, ch_start=60]
[0] [0] [0x2ea8] CONF [NPU_NEXT2, line=1680]
[0] [0] [0x2eac] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2eb4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2ebc] CONF [NPU_STORE, en=0]
[0] [0] [0x2ec0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2ec4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2ecc] CONV [#540]
[0] [0] [0x2ece] NOP 
[0] [0] [0x2ed0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2ed4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2edc] CONV [#541]
[0] [0] [0x2ede] NOP 
[0] [0] [0x2ee0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2ee4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2eec] CONV [#542]
[0] [0] [0x2eee] NOP 
[0] [0] [0x2ef0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2ef4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2efc] CONV [#543]
[0] [0] [0x2efe] NOP 
[0] [0] [0x2f00] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2f04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2f0c] CONV [#544]
[0] [0] [0x2f0e] NOP 
[0] [0] [0x2f10] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2f14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2f1c] CONV [#545]
[0] [0] [0x2f1e] NOP 
[0] [0] [0x2f20] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2f24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2f2c] CONV [#546]
[0] [0] [0x2f2e] NOP 
[0] [0] [0x2f30] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2f34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2f3c] CONV [#547]
[0] [0] [0x2f3e] NOP 
[0] [0] [0x2f40] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x2f44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2f4c] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x2f54] CONF [NPU_STORE, en=1]
[0] [0] [0x2f58] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x2f60] CONV [#548]
[0] [0] [0x2f62] NOP 
[0] [0] [0x2f64] CONF [NPU_NEXT0, ch_end=61, ch_start=61]
[0] [0] [0x2f6c] CONF [NPU_NEXT2, line=1708]
[0] [0] [0x2f70] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x2f78] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x2f80] CONF [NPU_STORE, en=0]
[0] [0] [0x2f84] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x2f88] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2f90] CONV [#549]
[0] [0] [0x2f92] NOP 
[0] [0] [0x2f94] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x2f98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2fa0] CONV [#550]
[0] [0] [0x2fa2] NOP 
[0] [0] [0x2fa4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x2fa8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2fb0] CONV [#551]
[0] [0] [0x2fb2] NOP 
[0] [0] [0x2fb4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x2fb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2fc0] CONV [#552]
[0] [0] [0x2fc2] NOP 
[0] [0] [0x2fc4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x2fc8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2fd0] CONV [#553]
[0] [0] [0x2fd2] NOP 
[0] [0] [0x2fd4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x2fd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2fe0] CONV [#554]
[0] [0] [0x2fe2] NOP 
[0] [0] [0x2fe4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x2fe8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x2ff0] CONV [#555]
[0] [0] [0x2ff2] NOP 
[0] [0] [0x2ff4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x2ff8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3000] CONV [#556]
[0] [0] [0x3002] NOP 
[0] [0] [0x3004] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x3008] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3010] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x3018] CONF [NPU_STORE, en=1]
[0] [0] [0x301c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x3024] CONV [#557]
[0] [0] [0x3026] NOP 
[0] [0] [0x3028] CONF [NPU_NEXT0, ch_end=62, ch_start=62]
[0] [0] [0x3030] CONF [NPU_NEXT2, line=1736]
[0] [0] [0x3034] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x303c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x3044] CONF [NPU_STORE, en=0]
[0] [0] [0x3048] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x304c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3054] CONV [#558]
[0] [0] [0x3056] NOP 
[0] [0] [0x3058] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x305c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3064] CONV [#559]
[0] [0] [0x3066] NOP 
[0] [0] [0x3068] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x306c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3074] CONV [#560]
[0] [0] [0x3076] NOP 
[0] [0] [0x3078] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x307c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3084] CONV [#561]
[0] [0] [0x3086] NOP 
[0] [0] [0x3088] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x308c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3094] CONV [#562]
[0] [0] [0x3096] NOP 
[0] [0] [0x3098] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x309c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x30a4] CONV [#563]
[0] [0] [0x30a6] NOP 
[0] [0] [0x30a8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x30ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x30b4] CONV [#564]
[0] [0] [0x30b6] NOP 
[0] [0] [0x30b8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x30bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x30c4] CONV [#565]
[0] [0] [0x30c6] NOP 
[0] [0] [0x30c8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x30cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x30d4] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x30dc] CONF [NPU_STORE, en=1]
[0] [0] [0x30e0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x30e8] CONV [#566]
[0] [0] [0x30ea] NOP 
[0] [0] [0x30ec] CONF [NPU_NEXT0, ch_end=63, ch_start=63]
[0] [0] [0x30f4] CONF [NPU_NEXT2, line=1764]
[0] [0] [0x30f8] CONF [NPU_TRIM0, hc=0, wc=0]
[0] [0] [0x3100] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[0] [0] [0x3108] CONF [NPU_STORE, en=0]
[0] [0] [0x310c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=9]
[0] [0] [0x3110] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3118] CONV [#567]
[0] [0] [0x311a] NOP 
[0] [0] [0x311c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=9]
[0] [0] [0x3120] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3128] CONV [#568]
[0] [0] [0x312a] NOP 
[0] [0] [0x312c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=9]
[0] [0] [0x3130] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3138] CONV [#569]
[0] [0] [0x313a] NOP 
[0] [0] [0x313c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=6]
[0] [0] [0x3140] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3148] CONV [#570]
[0] [0] [0x314a] NOP 
[0] [0] [0x314c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=6]
[0] [0] [0x3150] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3158] CONV [#571]
[0] [0] [0x315a] NOP 
[0] [0] [0x315c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=6]
[0] [0] [0x3160] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3168] CONV [#572]
[0] [0] [0x316a] NOP 
[0] [0] [0x316c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=3]
[0] [0] [0x3170] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3178] CONV [#573]
[0] [0] [0x317a] NOP 
[0] [0] [0x317c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=3]
[0] [0] [0x3180] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3188] CONV [#574]
[0] [0] [0x318a] NOP 
[0] [0] [0x318c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=3]
[0] [0] [0x3190] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[0] [0] [0x3198] CONF [NPU_TRIM0, hc=61, wc=230]
[0] [0] [0x31a0] CONF [NPU_STORE, en=1]
[0] [0] [0x31a4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[0] [0] [0x31ac] CONV [#575]
[1] [0] [0x31ae] NOP 
[1] [0] [0x31b0] CONF [NPU_WDMA0_SRC, sl=0]
[1] [0] [0x31b4] CONF [NPU_WDMA0_DST0, da=0x60000000]
[1] [0] [0x31bc] CONF [NPU_WDMA0_DST1, pitch=7168]
[1] [0] [0x31c4] CONF [NPU_WDMA0_DST2, len=7168]
[1] [0] [0x31c8] CONF [NPU_WDMA0_BLK, line=27]
[1] [0] [0x31cc] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[1] [0] [0x31d4] CONF [NPU_NMEM_WDMA1, h=28, w=7]
[1] [0] [0x31dc] CONF [NPU_NMEM_WDMA2, l=64]
[1] [0] [0x31e0] WDMA [bank: 0]
[1] [0] [0x31e2] NOP 
[1] [0] [0x31e4] CONF [NPU_RDMA2_SRC0, sa=0xb980]
[1] [0] [0x31ec] CONF [NPU_RDMA2_BLK, line=60]
[1] [0] [0x31f0] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[1] [0] [0x31f4] CONF [NPU_NMEM_RDMA1, h=61, w=4]
[1] [0] [0x31f8] RDMA [bank: 2]
[1]     [0x31fa] SYNC [bar]
[1] [3] [0x31fc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[1] [3] [0x3200] CONF [NPU_GETW0, sa=0x3500000]
[1] [3] [0x3208] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[1] [3] [0x3210] GETW
[1] [3] [0x3212] NOP 
[1] [0] [0x3214] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[1] [0] [0x3218] CONF [NPU_NMEM_FM1, h=61, w=4]
[1] [0] [0x321c] CONF [NPU_NMEM_PS0, offset_x=422, offset_y=0, config=1]
[1] [0] [0x3220] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[1] [0] [0x3224] CONF [NPU_FMAP0, row=61, col=224]
[1] [0] [0x3228] CONF [NPU_NEXT0, ch_end=0, ch_start=0]
[1] [0] [0x3230] CONF [NPU_NEXT2, line=0]
[1] [0] [0x3234] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x323c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3244] CONF [NPU_STORE, en=0]
[1] [0] [0x3248] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x324c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3254] CONV [#576]
[1] [0] [0x3256] NOP 
[1] [0] [0x3258] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x325c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3264] CONV [#577]
[1] [0] [0x3266] NOP 
[1] [0] [0x3268] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x326c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3274] CONV [#578]
[1] [0] [0x3276] NOP 
[1] [0] [0x3278] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x327c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3284] CONV [#579]
[1] [0] [0x3286] NOP 
[1] [0] [0x3288] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x328c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3294] CONV [#580]
[1] [0] [0x3296] NOP 
[1] [0] [0x3298] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x329c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x32a4] CONV [#581]
[1] [0] [0x32a6] NOP 
[1] [0] [0x32a8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x32ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x32b4] CONV [#582]
[1] [0] [0x32b6] NOP 
[1] [0] [0x32b8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x32bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x32c4] CONV [#583]
[1] [0] [0x32c6] NOP 
[1] [0] [0x32c8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x32cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x32d4] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x32dc] CONF [NPU_STORE, en=1]
[1] [0] [0x32e0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x32e8] CONV [#584]
[1] [0] [0x32ea] NOP 
[1] [0] [0x32ec] CONF [NPU_NEXT0, ch_end=1, ch_start=1]
[1] [0] [0x32f4] CONF [NPU_NEXT2, line=28]
[1] [0] [0x32f8] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3300] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3308] CONF [NPU_STORE, en=0]
[1] [0] [0x330c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3310] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3318] CONV [#585]
[1] [0] [0x331a] NOP 
[1] [0] [0x331c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3320] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3328] CONV [#586]
[1] [0] [0x332a] NOP 
[1] [0] [0x332c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3330] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3338] CONV [#587]
[1] [0] [0x333a] NOP 
[1] [0] [0x333c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3340] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3348] CONV [#588]
[1] [0] [0x334a] NOP 
[1] [0] [0x334c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3350] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3358] CONV [#589]
[1] [0] [0x335a] NOP 
[1] [0] [0x335c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3360] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3368] CONV [#590]
[1] [0] [0x336a] NOP 
[1] [0] [0x336c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3370] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3378] CONV [#591]
[1] [0] [0x337a] NOP 
[1] [0] [0x337c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3380] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3388] CONV [#592]
[1] [0] [0x338a] NOP 
[1] [0] [0x338c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3390] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3398] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x33a0] CONF [NPU_STORE, en=1]
[1] [0] [0x33a4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x33ac] CONV [#593]
[1] [0] [0x33ae] NOP 
[1] [0] [0x33b0] CONF [NPU_NEXT0, ch_end=2, ch_start=2]
[1] [0] [0x33b8] CONF [NPU_NEXT2, line=56]
[1] [0] [0x33bc] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x33c4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x33cc] CONF [NPU_STORE, en=0]
[1] [0] [0x33d0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x33d4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x33dc] CONV [#594]
[1] [0] [0x33de] NOP 
[1] [0] [0x33e0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x33e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x33ec] CONV [#595]
[1] [0] [0x33ee] NOP 
[1] [0] [0x33f0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x33f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x33fc] CONV [#596]
[1] [0] [0x33fe] NOP 
[1] [0] [0x3400] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3404] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x340c] CONV [#597]
[1] [0] [0x340e] NOP 
[1] [0] [0x3410] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3414] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x341c] CONV [#598]
[1] [0] [0x341e] NOP 
[1] [0] [0x3420] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3424] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x342c] CONV [#599]
[1] [0] [0x342e] NOP 
[1] [0] [0x3430] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3434] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x343c] CONV [#600]
[1] [0] [0x343e] NOP 
[1] [0] [0x3440] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3444] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x344c] CONV [#601]
[1] [0] [0x344e] NOP 
[1] [0] [0x3450] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3454] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x345c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3464] CONF [NPU_STORE, en=1]
[1] [0] [0x3468] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3470] CONV [#602]
[1] [0] [0x3472] NOP 
[1] [0] [0x3474] CONF [NPU_NEXT0, ch_end=3, ch_start=3]
[1] [0] [0x347c] CONF [NPU_NEXT2, line=84]
[1] [0] [0x3480] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3488] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3490] CONF [NPU_STORE, en=0]
[1] [0] [0x3494] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3498] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x34a0] CONV [#603]
[1] [0] [0x34a2] NOP 
[1] [0] [0x34a4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x34a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x34b0] CONV [#604]
[1] [0] [0x34b2] NOP 
[1] [0] [0x34b4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x34b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x34c0] CONV [#605]
[1] [0] [0x34c2] NOP 
[1] [0] [0x34c4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x34c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x34d0] CONV [#606]
[1] [0] [0x34d2] NOP 
[1] [0] [0x34d4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x34d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x34e0] CONV [#607]
[1] [0] [0x34e2] NOP 
[1] [0] [0x34e4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x34e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x34f0] CONV [#608]
[1] [0] [0x34f2] NOP 
[1] [0] [0x34f4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x34f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3500] CONV [#609]
[1] [0] [0x3502] NOP 
[1] [0] [0x3504] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3508] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3510] CONV [#610]
[1] [0] [0x3512] NOP 
[1] [0] [0x3514] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3518] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3520] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3528] CONF [NPU_STORE, en=1]
[1] [0] [0x352c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3534] CONV [#611]
[1] [0] [0x3536] NOP 
[1] [0] [0x3538] CONF [NPU_NEXT0, ch_end=4, ch_start=4]
[1] [0] [0x3540] CONF [NPU_NEXT2, line=112]
[1] [0] [0x3544] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x354c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3554] CONF [NPU_STORE, en=0]
[1] [0] [0x3558] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x355c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3564] CONV [#612]
[1] [0] [0x3566] NOP 
[1] [0] [0x3568] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x356c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3574] CONV [#613]
[1] [0] [0x3576] NOP 
[1] [0] [0x3578] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x357c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3584] CONV [#614]
[1] [0] [0x3586] NOP 
[1] [0] [0x3588] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x358c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3594] CONV [#615]
[1] [0] [0x3596] NOP 
[1] [0] [0x3598] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x359c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x35a4] CONV [#616]
[1] [0] [0x35a6] NOP 
[1] [0] [0x35a8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x35ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x35b4] CONV [#617]
[1] [0] [0x35b6] NOP 
[1] [0] [0x35b8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x35bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x35c4] CONV [#618]
[1] [0] [0x35c6] NOP 
[1] [0] [0x35c8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x35cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x35d4] CONV [#619]
[1] [0] [0x35d6] NOP 
[1] [0] [0x35d8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x35dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x35e4] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x35ec] CONF [NPU_STORE, en=1]
[1] [0] [0x35f0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x35f8] CONV [#620]
[1] [0] [0x35fa] NOP 
[1] [0] [0x35fc] CONF [NPU_NEXT0, ch_end=5, ch_start=5]
[1] [0] [0x3604] CONF [NPU_NEXT2, line=140]
[1] [0] [0x3608] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3610] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3618] CONF [NPU_STORE, en=0]
[1] [0] [0x361c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3620] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3628] CONV [#621]
[1] [0] [0x362a] NOP 
[1] [0] [0x362c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3630] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3638] CONV [#622]
[1] [0] [0x363a] NOP 
[1] [0] [0x363c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3640] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3648] CONV [#623]
[1] [0] [0x364a] NOP 
[1] [0] [0x364c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3650] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3658] CONV [#624]
[1] [0] [0x365a] NOP 
[1] [0] [0x365c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3660] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3668] CONV [#625]
[1] [0] [0x366a] NOP 
[1] [0] [0x366c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3670] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3678] CONV [#626]
[1] [0] [0x367a] NOP 
[1] [0] [0x367c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3680] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3688] CONV [#627]
[1] [0] [0x368a] NOP 
[1] [0] [0x368c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3690] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3698] CONV [#628]
[1] [0] [0x369a] NOP 
[1] [0] [0x369c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x36a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x36a8] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x36b0] CONF [NPU_STORE, en=1]
[1] [0] [0x36b4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x36bc] CONV [#629]
[1] [0] [0x36be] NOP 
[1] [0] [0x36c0] CONF [NPU_NEXT0, ch_end=6, ch_start=6]
[1] [0] [0x36c8] CONF [NPU_NEXT2, line=168]
[1] [0] [0x36cc] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x36d4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x36dc] CONF [NPU_STORE, en=0]
[1] [0] [0x36e0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x36e4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x36ec] CONV [#630]
[1] [0] [0x36ee] NOP 
[1] [0] [0x36f0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x36f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x36fc] CONV [#631]
[1] [0] [0x36fe] NOP 
[1] [0] [0x3700] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3704] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x370c] CONV [#632]
[1] [0] [0x370e] NOP 
[1] [0] [0x3710] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3714] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x371c] CONV [#633]
[1] [0] [0x371e] NOP 
[1] [0] [0x3720] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3724] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x372c] CONV [#634]
[1] [0] [0x372e] NOP 
[1] [0] [0x3730] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3734] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x373c] CONV [#635]
[1] [0] [0x373e] NOP 
[1] [0] [0x3740] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3744] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x374c] CONV [#636]
[1] [0] [0x374e] NOP 
[1] [0] [0x3750] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3754] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x375c] CONV [#637]
[1] [0] [0x375e] NOP 
[1] [0] [0x3760] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3764] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x376c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3774] CONF [NPU_STORE, en=1]
[1] [0] [0x3778] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3780] CONV [#638]
[1] [0] [0x3782] NOP 
[1] [0] [0x3784] CONF [NPU_NEXT0, ch_end=7, ch_start=7]
[1] [0] [0x378c] CONF [NPU_NEXT2, line=196]
[1] [0] [0x3790] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3798] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x37a0] CONF [NPU_STORE, en=0]
[1] [0] [0x37a4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x37a8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x37b0] CONV [#639]
[1] [0] [0x37b2] NOP 
[1] [0] [0x37b4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x37b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x37c0] CONV [#640]
[1] [0] [0x37c2] NOP 
[1] [0] [0x37c4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x37c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x37d0] CONV [#641]
[1] [0] [0x37d2] NOP 
[1] [0] [0x37d4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x37d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x37e0] CONV [#642]
[1] [0] [0x37e2] NOP 
[1] [0] [0x37e4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x37e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x37f0] CONV [#643]
[1] [0] [0x37f2] NOP 
[1] [0] [0x37f4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x37f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3800] CONV [#644]
[1] [0] [0x3802] NOP 
[1] [0] [0x3804] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3808] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3810] CONV [#645]
[1] [0] [0x3812] NOP 
[1] [0] [0x3814] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3818] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3820] CONV [#646]
[1] [0] [0x3822] NOP 
[1] [0] [0x3824] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3828] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3830] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3838] CONF [NPU_STORE, en=1]
[1] [0] [0x383c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3844] CONV [#647]
[1] [0] [0x3846] NOP 
[1] [0] [0x3848] CONF [NPU_NEXT0, ch_end=8, ch_start=8]
[1] [0] [0x3850] CONF [NPU_NEXT2, line=224]
[1] [0] [0x3854] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x385c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3864] CONF [NPU_STORE, en=0]
[1] [0] [0x3868] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x386c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3874] CONV [#648]
[1] [0] [0x3876] NOP 
[1] [0] [0x3878] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x387c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3884] CONV [#649]
[1] [0] [0x3886] NOP 
[1] [0] [0x3888] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x388c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3894] CONV [#650]
[1] [0] [0x3896] NOP 
[1] [0] [0x3898] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x389c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x38a4] CONV [#651]
[1] [0] [0x38a6] NOP 
[1] [0] [0x38a8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x38ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x38b4] CONV [#652]
[1] [0] [0x38b6] NOP 
[1] [0] [0x38b8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x38bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x38c4] CONV [#653]
[1] [0] [0x38c6] NOP 
[1] [0] [0x38c8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x38cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x38d4] CONV [#654]
[1] [0] [0x38d6] NOP 
[1] [0] [0x38d8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x38dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x38e4] CONV [#655]
[1] [0] [0x38e6] NOP 
[1] [0] [0x38e8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x38ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x38f4] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x38fc] CONF [NPU_STORE, en=1]
[1] [0] [0x3900] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3908] CONV [#656]
[1] [0] [0x390a] NOP 
[1] [0] [0x390c] CONF [NPU_NEXT0, ch_end=9, ch_start=9]
[1] [0] [0x3914] CONF [NPU_NEXT2, line=252]
[1] [0] [0x3918] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3920] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3928] CONF [NPU_STORE, en=0]
[1] [0] [0x392c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3930] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3938] CONV [#657]
[1] [0] [0x393a] NOP 
[1] [0] [0x393c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3940] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3948] CONV [#658]
[1] [0] [0x394a] NOP 
[1] [0] [0x394c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3950] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3958] CONV [#659]
[1] [0] [0x395a] NOP 
[1] [0] [0x395c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3960] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3968] CONV [#660]
[1] [0] [0x396a] NOP 
[1] [0] [0x396c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3970] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3978] CONV [#661]
[1] [0] [0x397a] NOP 
[1] [0] [0x397c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3980] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3988] CONV [#662]
[1] [0] [0x398a] NOP 
[1] [0] [0x398c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3990] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3998] CONV [#663]
[1] [0] [0x399a] NOP 
[1] [0] [0x399c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x39a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x39a8] CONV [#664]
[1] [0] [0x39aa] NOP 
[1] [0] [0x39ac] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x39b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x39b8] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x39c0] CONF [NPU_STORE, en=1]
[1] [0] [0x39c4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x39cc] CONV [#665]
[1] [0] [0x39ce] NOP 
[1] [0] [0x39d0] CONF [NPU_NEXT0, ch_end=10, ch_start=10]
[1] [0] [0x39d8] CONF [NPU_NEXT2, line=280]
[1] [0] [0x39dc] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x39e4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x39ec] CONF [NPU_STORE, en=0]
[1] [0] [0x39f0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x39f4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x39fc] CONV [#666]
[1] [0] [0x39fe] NOP 
[1] [0] [0x3a00] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3a04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a0c] CONV [#667]
[1] [0] [0x3a0e] NOP 
[1] [0] [0x3a10] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3a14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a1c] CONV [#668]
[1] [0] [0x3a1e] NOP 
[1] [0] [0x3a20] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3a24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a2c] CONV [#669]
[1] [0] [0x3a2e] NOP 
[1] [0] [0x3a30] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3a34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a3c] CONV [#670]
[1] [0] [0x3a3e] NOP 
[1] [0] [0x3a40] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3a44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a4c] CONV [#671]
[1] [0] [0x3a4e] NOP 
[1] [0] [0x3a50] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3a54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a5c] CONV [#672]
[1] [0] [0x3a5e] NOP 
[1] [0] [0x3a60] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3a64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a6c] CONV [#673]
[1] [0] [0x3a6e] NOP 
[1] [0] [0x3a70] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3a74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3a7c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3a84] CONF [NPU_STORE, en=1]
[1] [0] [0x3a88] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3a90] CONV [#674]
[1] [0] [0x3a92] NOP 
[1] [0] [0x3a94] CONF [NPU_NEXT0, ch_end=11, ch_start=11]
[1] [0] [0x3a9c] CONF [NPU_NEXT2, line=308]
[1] [0] [0x3aa0] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3aa8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3ab0] CONF [NPU_STORE, en=0]
[1] [0] [0x3ab4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3ab8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ac0] CONV [#675]
[1] [0] [0x3ac2] NOP 
[1] [0] [0x3ac4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3ac8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ad0] CONV [#676]
[1] [0] [0x3ad2] NOP 
[1] [0] [0x3ad4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3ad8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ae0] CONV [#677]
[1] [0] [0x3ae2] NOP 
[1] [0] [0x3ae4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3ae8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3af0] CONV [#678]
[1] [0] [0x3af2] NOP 
[1] [0] [0x3af4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3af8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b00] CONV [#679]
[1] [0] [0x3b02] NOP 
[1] [0] [0x3b04] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3b08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b10] CONV [#680]
[1] [0] [0x3b12] NOP 
[1] [0] [0x3b14] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3b18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b20] CONV [#681]
[1] [0] [0x3b22] NOP 
[1] [0] [0x3b24] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3b28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b30] CONV [#682]
[1] [0] [0x3b32] NOP 
[1] [0] [0x3b34] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3b38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b40] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3b48] CONF [NPU_STORE, en=1]
[1] [0] [0x3b4c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3b54] CONV [#683]
[1] [0] [0x3b56] NOP 
[1] [0] [0x3b58] CONF [NPU_NEXT0, ch_end=12, ch_start=12]
[1] [0] [0x3b60] CONF [NPU_NEXT2, line=336]
[1] [0] [0x3b64] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3b6c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3b74] CONF [NPU_STORE, en=0]
[1] [0] [0x3b78] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3b7c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b84] CONV [#684]
[1] [0] [0x3b86] NOP 
[1] [0] [0x3b88] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3b8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3b94] CONV [#685]
[1] [0] [0x3b96] NOP 
[1] [0] [0x3b98] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3b9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ba4] CONV [#686]
[1] [0] [0x3ba6] NOP 
[1] [0] [0x3ba8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3bac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3bb4] CONV [#687]
[1] [0] [0x3bb6] NOP 
[1] [0] [0x3bb8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3bbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3bc4] CONV [#688]
[1] [0] [0x3bc6] NOP 
[1] [0] [0x3bc8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3bcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3bd4] CONV [#689]
[1] [0] [0x3bd6] NOP 
[1] [0] [0x3bd8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3bdc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3be4] CONV [#690]
[1] [0] [0x3be6] NOP 
[1] [0] [0x3be8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3bec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3bf4] CONV [#691]
[1] [0] [0x3bf6] NOP 
[1] [0] [0x3bf8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3bfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c04] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3c0c] CONF [NPU_STORE, en=1]
[1] [0] [0x3c10] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3c18] CONV [#692]
[1] [0] [0x3c1a] NOP 
[1] [0] [0x3c1c] CONF [NPU_NEXT0, ch_end=13, ch_start=13]
[1] [0] [0x3c24] CONF [NPU_NEXT2, line=364]
[1] [0] [0x3c28] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3c30] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3c38] CONF [NPU_STORE, en=0]
[1] [0] [0x3c3c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3c40] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c48] CONV [#693]
[1] [0] [0x3c4a] NOP 
[1] [0] [0x3c4c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3c50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c58] CONV [#694]
[1] [0] [0x3c5a] NOP 
[1] [0] [0x3c5c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3c60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c68] CONV [#695]
[1] [0] [0x3c6a] NOP 
[1] [0] [0x3c6c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3c70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c78] CONV [#696]
[1] [0] [0x3c7a] NOP 
[1] [0] [0x3c7c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3c80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c88] CONV [#697]
[1] [0] [0x3c8a] NOP 
[1] [0] [0x3c8c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3c90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3c98] CONV [#698]
[1] [0] [0x3c9a] NOP 
[1] [0] [0x3c9c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3ca0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ca8] CONV [#699]
[1] [0] [0x3caa] NOP 
[1] [0] [0x3cac] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3cb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3cb8] CONV [#700]
[1] [0] [0x3cba] NOP 
[1] [0] [0x3cbc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3cc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3cc8] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3cd0] CONF [NPU_STORE, en=1]
[1] [0] [0x3cd4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3cdc] CONV [#701]
[1] [0] [0x3cde] NOP 
[1] [0] [0x3ce0] CONF [NPU_NEXT0, ch_end=14, ch_start=14]
[1] [0] [0x3ce8] CONF [NPU_NEXT2, line=392]
[1] [0] [0x3cec] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3cf4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3cfc] CONF [NPU_STORE, en=0]
[1] [0] [0x3d00] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3d04] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d0c] CONV [#702]
[1] [0] [0x3d0e] NOP 
[1] [0] [0x3d10] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3d14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d1c] CONV [#703]
[1] [0] [0x3d1e] NOP 
[1] [0] [0x3d20] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3d24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d2c] CONV [#704]
[1] [0] [0x3d2e] NOP 
[1] [0] [0x3d30] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3d34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d3c] CONV [#705]
[1] [0] [0x3d3e] NOP 
[1] [0] [0x3d40] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3d44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d4c] CONV [#706]
[1] [0] [0x3d4e] NOP 
[1] [0] [0x3d50] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3d54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d5c] CONV [#707]
[1] [0] [0x3d5e] NOP 
[1] [0] [0x3d60] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3d64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d6c] CONV [#708]
[1] [0] [0x3d6e] NOP 
[1] [0] [0x3d70] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3d74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d7c] CONV [#709]
[1] [0] [0x3d7e] NOP 
[1] [0] [0x3d80] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3d84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3d8c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3d94] CONF [NPU_STORE, en=1]
[1] [0] [0x3d98] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3da0] CONV [#710]
[1] [0] [0x3da2] NOP 
[1] [0] [0x3da4] CONF [NPU_NEXT0, ch_end=15, ch_start=15]
[1] [0] [0x3dac] CONF [NPU_NEXT2, line=420]
[1] [0] [0x3db0] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3db8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3dc0] CONF [NPU_STORE, en=0]
[1] [0] [0x3dc4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3dc8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3dd0] CONV [#711]
[1] [0] [0x3dd2] NOP 
[1] [0] [0x3dd4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3dd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3de0] CONV [#712]
[1] [0] [0x3de2] NOP 
[1] [0] [0x3de4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3de8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3df0] CONV [#713]
[1] [0] [0x3df2] NOP 
[1] [0] [0x3df4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3df8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e00] CONV [#714]
[1] [0] [0x3e02] NOP 
[1] [0] [0x3e04] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3e08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e10] CONV [#715]
[1] [0] [0x3e12] NOP 
[1] [0] [0x3e14] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3e18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e20] CONV [#716]
[1] [0] [0x3e22] NOP 
[1] [0] [0x3e24] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3e28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e30] CONV [#717]
[1] [0] [0x3e32] NOP 
[1] [0] [0x3e34] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3e38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e40] CONV [#718]
[1] [0] [0x3e42] NOP 
[1] [0] [0x3e44] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3e48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e50] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3e58] CONF [NPU_STORE, en=1]
[1] [0] [0x3e5c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3e64] CONV [#719]
[1] [0] [0x3e66] NOP 
[1] [0] [0x3e68] CONF [NPU_NEXT0, ch_end=16, ch_start=16]
[1] [0] [0x3e70] CONF [NPU_NEXT2, line=448]
[1] [0] [0x3e74] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3e7c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3e84] CONF [NPU_STORE, en=0]
[1] [0] [0x3e88] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3e8c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3e94] CONV [#720]
[1] [0] [0x3e96] NOP 
[1] [0] [0x3e98] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3e9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ea4] CONV [#721]
[1] [0] [0x3ea6] NOP 
[1] [0] [0x3ea8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3eac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3eb4] CONV [#722]
[1] [0] [0x3eb6] NOP 
[1] [0] [0x3eb8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3ebc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ec4] CONV [#723]
[1] [0] [0x3ec6] NOP 
[1] [0] [0x3ec8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3ecc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ed4] CONV [#724]
[1] [0] [0x3ed6] NOP 
[1] [0] [0x3ed8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3edc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ee4] CONV [#725]
[1] [0] [0x3ee6] NOP 
[1] [0] [0x3ee8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3eec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3ef4] CONV [#726]
[1] [0] [0x3ef6] NOP 
[1] [0] [0x3ef8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3efc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f04] CONV [#727]
[1] [0] [0x3f06] NOP 
[1] [0] [0x3f08] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3f0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f14] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3f1c] CONF [NPU_STORE, en=1]
[1] [0] [0x3f20] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3f28] CONV [#728]
[1] [0] [0x3f2a] NOP 
[1] [0] [0x3f2c] CONF [NPU_NEXT0, ch_end=17, ch_start=17]
[1] [0] [0x3f34] CONF [NPU_NEXT2, line=476]
[1] [0] [0x3f38] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x3f40] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x3f48] CONF [NPU_STORE, en=0]
[1] [0] [0x3f4c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x3f50] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f58] CONV [#729]
[1] [0] [0x3f5a] NOP 
[1] [0] [0x3f5c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x3f60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f68] CONV [#730]
[1] [0] [0x3f6a] NOP 
[1] [0] [0x3f6c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x3f70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f78] CONV [#731]
[1] [0] [0x3f7a] NOP 
[1] [0] [0x3f7c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x3f80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f88] CONV [#732]
[1] [0] [0x3f8a] NOP 
[1] [0] [0x3f8c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x3f90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3f98] CONV [#733]
[1] [0] [0x3f9a] NOP 
[1] [0] [0x3f9c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x3fa0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3fa8] CONV [#734]
[1] [0] [0x3faa] NOP 
[1] [0] [0x3fac] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x3fb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3fb8] CONV [#735]
[1] [0] [0x3fba] NOP 
[1] [0] [0x3fbc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x3fc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3fc8] CONV [#736]
[1] [0] [0x3fca] NOP 
[1] [0] [0x3fcc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x3fd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x3fd8] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x3fe0] CONF [NPU_STORE, en=1]
[1] [0] [0x3fe4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x3fec] CONV [#737]
[1] [0] [0x3fee] NOP 
[1] [0] [0x3ff0] CONF [NPU_NEXT0, ch_end=18, ch_start=18]
[1] [0] [0x3ff8] CONF [NPU_NEXT2, line=504]
[1] [0] [0x3ffc] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4004] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x400c] CONF [NPU_STORE, en=0]
[1] [0] [0x4010] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4014] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x401c] CONV [#738]
[1] [0] [0x401e] NOP 
[1] [0] [0x4020] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4024] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x402c] CONV [#739]
[1] [0] [0x402e] NOP 
[1] [0] [0x4030] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4034] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x403c] CONV [#740]
[1] [0] [0x403e] NOP 
[1] [0] [0x4040] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4044] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x404c] CONV [#741]
[1] [0] [0x404e] NOP 
[1] [0] [0x4050] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4054] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x405c] CONV [#742]
[1] [0] [0x405e] NOP 
[1] [0] [0x4060] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4064] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x406c] CONV [#743]
[1] [0] [0x406e] NOP 
[1] [0] [0x4070] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4074] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x407c] CONV [#744]
[1] [0] [0x407e] NOP 
[1] [0] [0x4080] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4084] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x408c] CONV [#745]
[1] [0] [0x408e] NOP 
[1] [0] [0x4090] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4094] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x409c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x40a4] CONF [NPU_STORE, en=1]
[1] [0] [0x40a8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x40b0] CONV [#746]
[1] [0] [0x40b2] NOP 
[1] [0] [0x40b4] CONF [NPU_NEXT0, ch_end=19, ch_start=19]
[1] [0] [0x40bc] CONF [NPU_NEXT2, line=532]
[1] [0] [0x40c0] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x40c8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x40d0] CONF [NPU_STORE, en=0]
[1] [0] [0x40d4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x40d8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x40e0] CONV [#747]
[1] [0] [0x40e2] NOP 
[1] [0] [0x40e4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x40e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x40f0] CONV [#748]
[1] [0] [0x40f2] NOP 
[1] [0] [0x40f4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x40f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4100] CONV [#749]
[1] [0] [0x4102] NOP 
[1] [0] [0x4104] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4108] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4110] CONV [#750]
[1] [0] [0x4112] NOP 
[1] [0] [0x4114] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4118] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4120] CONV [#751]
[1] [0] [0x4122] NOP 
[1] [0] [0x4124] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4128] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4130] CONV [#752]
[1] [0] [0x4132] NOP 
[1] [0] [0x4134] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4138] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4140] CONV [#753]
[1] [0] [0x4142] NOP 
[1] [0] [0x4144] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4148] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4150] CONV [#754]
[1] [0] [0x4152] NOP 
[1] [0] [0x4154] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4158] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4160] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4168] CONF [NPU_STORE, en=1]
[1] [0] [0x416c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4174] CONV [#755]
[1] [0] [0x4176] NOP 
[1] [0] [0x4178] CONF [NPU_NEXT0, ch_end=20, ch_start=20]
[1] [0] [0x4180] CONF [NPU_NEXT2, line=560]
[1] [0] [0x4184] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x418c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4194] CONF [NPU_STORE, en=0]
[1] [0] [0x4198] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x419c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x41a4] CONV [#756]
[1] [0] [0x41a6] NOP 
[1] [0] [0x41a8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x41ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x41b4] CONV [#757]
[1] [0] [0x41b6] NOP 
[1] [0] [0x41b8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x41bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x41c4] CONV [#758]
[1] [0] [0x41c6] NOP 
[1] [0] [0x41c8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x41cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x41d4] CONV [#759]
[1] [0] [0x41d6] NOP 
[1] [0] [0x41d8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x41dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x41e4] CONV [#760]
[1] [0] [0x41e6] NOP 
[1] [0] [0x41e8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x41ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x41f4] CONV [#761]
[1] [0] [0x41f6] NOP 
[1] [0] [0x41f8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x41fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4204] CONV [#762]
[1] [0] [0x4206] NOP 
[1] [0] [0x4208] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x420c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4214] CONV [#763]
[1] [0] [0x4216] NOP 
[1] [0] [0x4218] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x421c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4224] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x422c] CONF [NPU_STORE, en=1]
[1] [0] [0x4230] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4238] CONV [#764]
[1] [0] [0x423a] NOP 
[1] [0] [0x423c] CONF [NPU_NEXT0, ch_end=21, ch_start=21]
[1] [0] [0x4244] CONF [NPU_NEXT2, line=588]
[1] [0] [0x4248] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4250] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4258] CONF [NPU_STORE, en=0]
[1] [0] [0x425c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4260] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4268] CONV [#765]
[1] [0] [0x426a] NOP 
[1] [0] [0x426c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4270] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4278] CONV [#766]
[1] [0] [0x427a] NOP 
[1] [0] [0x427c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4280] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4288] CONV [#767]
[1] [0] [0x428a] NOP 
[1] [0] [0x428c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4290] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4298] CONV [#768]
[1] [0] [0x429a] NOP 
[1] [0] [0x429c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x42a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x42a8] CONV [#769]
[1] [0] [0x42aa] NOP 
[1] [0] [0x42ac] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x42b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x42b8] CONV [#770]
[1] [0] [0x42ba] NOP 
[1] [0] [0x42bc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x42c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x42c8] CONV [#771]
[1] [0] [0x42ca] NOP 
[1] [0] [0x42cc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x42d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x42d8] CONV [#772]
[1] [0] [0x42da] NOP 
[1] [0] [0x42dc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x42e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x42e8] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x42f0] CONF [NPU_STORE, en=1]
[1] [0] [0x42f4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x42fc] CONV [#773]
[1] [0] [0x42fe] NOP 
[1] [0] [0x4300] CONF [NPU_NEXT0, ch_end=22, ch_start=22]
[1] [0] [0x4308] CONF [NPU_NEXT2, line=616]
[1] [0] [0x430c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4314] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x431c] CONF [NPU_STORE, en=0]
[1] [0] [0x4320] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4324] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x432c] CONV [#774]
[1] [0] [0x432e] NOP 
[1] [0] [0x4330] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4334] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x433c] CONV [#775]
[1] [0] [0x433e] NOP 
[1] [0] [0x4340] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4344] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x434c] CONV [#776]
[1] [0] [0x434e] NOP 
[1] [0] [0x4350] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4354] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x435c] CONV [#777]
[1] [0] [0x435e] NOP 
[1] [0] [0x4360] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4364] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x436c] CONV [#778]
[1] [0] [0x436e] NOP 
[1] [0] [0x4370] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4374] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x437c] CONV [#779]
[1] [0] [0x437e] NOP 
[1] [0] [0x4380] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4384] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x438c] CONV [#780]
[1] [0] [0x438e] NOP 
[1] [0] [0x4390] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4394] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x439c] CONV [#781]
[1] [0] [0x439e] NOP 
[1] [0] [0x43a0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x43a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x43ac] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x43b4] CONF [NPU_STORE, en=1]
[1] [0] [0x43b8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x43c0] CONV [#782]
[1] [0] [0x43c2] NOP 
[1] [0] [0x43c4] CONF [NPU_NEXT0, ch_end=23, ch_start=23]
[1] [0] [0x43cc] CONF [NPU_NEXT2, line=644]
[1] [0] [0x43d0] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x43d8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x43e0] CONF [NPU_STORE, en=0]
[1] [0] [0x43e4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x43e8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x43f0] CONV [#783]
[1] [0] [0x43f2] NOP 
[1] [0] [0x43f4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x43f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4400] CONV [#784]
[1] [0] [0x4402] NOP 
[1] [0] [0x4404] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4408] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4410] CONV [#785]
[1] [0] [0x4412] NOP 
[1] [0] [0x4414] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4418] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4420] CONV [#786]
[1] [0] [0x4422] NOP 
[1] [0] [0x4424] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4428] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4430] CONV [#787]
[1] [0] [0x4432] NOP 
[1] [0] [0x4434] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4438] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4440] CONV [#788]
[1] [0] [0x4442] NOP 
[1] [0] [0x4444] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4448] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4450] CONV [#789]
[1] [0] [0x4452] NOP 
[1] [0] [0x4454] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4458] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4460] CONV [#790]
[1] [0] [0x4462] NOP 
[1] [0] [0x4464] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4468] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4470] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4478] CONF [NPU_STORE, en=1]
[1] [0] [0x447c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4484] CONV [#791]
[1] [0] [0x4486] NOP 
[1] [0] [0x4488] CONF [NPU_NEXT0, ch_end=24, ch_start=24]
[1] [0] [0x4490] CONF [NPU_NEXT2, line=672]
[1] [0] [0x4494] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x449c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x44a4] CONF [NPU_STORE, en=0]
[1] [0] [0x44a8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x44ac] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x44b4] CONV [#792]
[1] [0] [0x44b6] NOP 
[1] [0] [0x44b8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x44bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x44c4] CONV [#793]
[1] [0] [0x44c6] NOP 
[1] [0] [0x44c8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x44cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x44d4] CONV [#794]
[1] [0] [0x44d6] NOP 
[1] [0] [0x44d8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x44dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x44e4] CONV [#795]
[1] [0] [0x44e6] NOP 
[1] [0] [0x44e8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x44ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x44f4] CONV [#796]
[1] [0] [0x44f6] NOP 
[1] [0] [0x44f8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x44fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4504] CONV [#797]
[1] [0] [0x4506] NOP 
[1] [0] [0x4508] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x450c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4514] CONV [#798]
[1] [0] [0x4516] NOP 
[1] [0] [0x4518] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x451c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4524] CONV [#799]
[1] [0] [0x4526] NOP 
[1] [0] [0x4528] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x452c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4534] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x453c] CONF [NPU_STORE, en=1]
[1] [0] [0x4540] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4548] CONV [#800]
[1] [0] [0x454a] NOP 
[1] [0] [0x454c] CONF [NPU_NEXT0, ch_end=25, ch_start=25]
[1] [0] [0x4554] CONF [NPU_NEXT2, line=700]
[1] [0] [0x4558] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4560] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4568] CONF [NPU_STORE, en=0]
[1] [0] [0x456c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4570] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4578] CONV [#801]
[1] [0] [0x457a] NOP 
[1] [0] [0x457c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4580] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4588] CONV [#802]
[1] [0] [0x458a] NOP 
[1] [0] [0x458c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4590] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4598] CONV [#803]
[1] [0] [0x459a] NOP 
[1] [0] [0x459c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x45a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x45a8] CONV [#804]
[1] [0] [0x45aa] NOP 
[1] [0] [0x45ac] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x45b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x45b8] CONV [#805]
[1] [0] [0x45ba] NOP 
[1] [0] [0x45bc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x45c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x45c8] CONV [#806]
[1] [0] [0x45ca] NOP 
[1] [0] [0x45cc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x45d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x45d8] CONV [#807]
[1] [0] [0x45da] NOP 
[1] [0] [0x45dc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x45e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x45e8] CONV [#808]
[1] [0] [0x45ea] NOP 
[1] [0] [0x45ec] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x45f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x45f8] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4600] CONF [NPU_STORE, en=1]
[1] [0] [0x4604] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x460c] CONV [#809]
[1] [0] [0x460e] NOP 
[1] [0] [0x4610] CONF [NPU_NEXT0, ch_end=26, ch_start=26]
[1] [0] [0x4618] CONF [NPU_NEXT2, line=728]
[1] [0] [0x461c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4624] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x462c] CONF [NPU_STORE, en=0]
[1] [0] [0x4630] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4634] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x463c] CONV [#810]
[1] [0] [0x463e] NOP 
[1] [0] [0x4640] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4644] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x464c] CONV [#811]
[1] [0] [0x464e] NOP 
[1] [0] [0x4650] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4654] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x465c] CONV [#812]
[1] [0] [0x465e] NOP 
[1] [0] [0x4660] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4664] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x466c] CONV [#813]
[1] [0] [0x466e] NOP 
[1] [0] [0x4670] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4674] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x467c] CONV [#814]
[1] [0] [0x467e] NOP 
[1] [0] [0x4680] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4684] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x468c] CONV [#815]
[1] [0] [0x468e] NOP 
[1] [0] [0x4690] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4694] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x469c] CONV [#816]
[1] [0] [0x469e] NOP 
[1] [0] [0x46a0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x46a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x46ac] CONV [#817]
[1] [0] [0x46ae] NOP 
[1] [0] [0x46b0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x46b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x46bc] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x46c4] CONF [NPU_STORE, en=1]
[1] [0] [0x46c8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x46d0] CONV [#818]
[1] [0] [0x46d2] NOP 
[1] [0] [0x46d4] CONF [NPU_NEXT0, ch_end=27, ch_start=27]
[1] [0] [0x46dc] CONF [NPU_NEXT2, line=756]
[1] [0] [0x46e0] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x46e8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x46f0] CONF [NPU_STORE, en=0]
[1] [0] [0x46f4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x46f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4700] CONV [#819]
[1] [0] [0x4702] NOP 
[1] [0] [0x4704] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4708] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4710] CONV [#820]
[1] [0] [0x4712] NOP 
[1] [0] [0x4714] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4718] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4720] CONV [#821]
[1] [0] [0x4722] NOP 
[1] [0] [0x4724] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4728] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4730] CONV [#822]
[1] [0] [0x4732] NOP 
[1] [0] [0x4734] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4738] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4740] CONV [#823]
[1] [0] [0x4742] NOP 
[1] [0] [0x4744] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4748] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4750] CONV [#824]
[1] [0] [0x4752] NOP 
[1] [0] [0x4754] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4758] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4760] CONV [#825]
[1] [0] [0x4762] NOP 
[1] [0] [0x4764] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4768] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4770] CONV [#826]
[1] [0] [0x4772] NOP 
[1] [0] [0x4774] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4778] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4780] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4788] CONF [NPU_STORE, en=1]
[1] [0] [0x478c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4794] CONV [#827]
[1] [0] [0x4796] NOP 
[1] [0] [0x4798] CONF [NPU_NEXT0, ch_end=28, ch_start=28]
[1] [0] [0x47a0] CONF [NPU_NEXT2, line=784]
[1] [0] [0x47a4] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x47ac] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x47b4] CONF [NPU_STORE, en=0]
[1] [0] [0x47b8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x47bc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x47c4] CONV [#828]
[1] [0] [0x47c6] NOP 
[1] [0] [0x47c8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x47cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x47d4] CONV [#829]
[1] [0] [0x47d6] NOP 
[1] [0] [0x47d8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x47dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x47e4] CONV [#830]
[1] [0] [0x47e6] NOP 
[1] [0] [0x47e8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x47ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x47f4] CONV [#831]
[1] [0] [0x47f6] NOP 
[1] [0] [0x47f8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x47fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4804] CONV [#832]
[1] [0] [0x4806] NOP 
[1] [0] [0x4808] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x480c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4814] CONV [#833]
[1] [0] [0x4816] NOP 
[1] [0] [0x4818] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x481c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4824] CONV [#834]
[1] [0] [0x4826] NOP 
[1] [0] [0x4828] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x482c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4834] CONV [#835]
[1] [0] [0x4836] NOP 
[1] [0] [0x4838] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x483c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4844] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x484c] CONF [NPU_STORE, en=1]
[1] [0] [0x4850] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4858] CONV [#836]
[1] [0] [0x485a] NOP 
[1] [0] [0x485c] CONF [NPU_NEXT0, ch_end=29, ch_start=29]
[1] [0] [0x4864] CONF [NPU_NEXT2, line=812]
[1] [0] [0x4868] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4870] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4878] CONF [NPU_STORE, en=0]
[1] [0] [0x487c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4880] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4888] CONV [#837]
[1] [0] [0x488a] NOP 
[1] [0] [0x488c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4890] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4898] CONV [#838]
[1] [0] [0x489a] NOP 
[1] [0] [0x489c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x48a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x48a8] CONV [#839]
[1] [0] [0x48aa] NOP 
[1] [0] [0x48ac] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x48b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x48b8] CONV [#840]
[1] [0] [0x48ba] NOP 
[1] [0] [0x48bc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x48c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x48c8] CONV [#841]
[1] [0] [0x48ca] NOP 
[1] [0] [0x48cc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x48d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x48d8] CONV [#842]
[1] [0] [0x48da] NOP 
[1] [0] [0x48dc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x48e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x48e8] CONV [#843]
[1] [0] [0x48ea] NOP 
[1] [0] [0x48ec] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x48f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x48f8] CONV [#844]
[1] [0] [0x48fa] NOP 
[1] [0] [0x48fc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4900] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4908] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4910] CONF [NPU_STORE, en=1]
[1] [0] [0x4914] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x491c] CONV [#845]
[1] [0] [0x491e] NOP 
[1] [0] [0x4920] CONF [NPU_NEXT0, ch_end=30, ch_start=30]
[1] [0] [0x4928] CONF [NPU_NEXT2, line=840]
[1] [0] [0x492c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4934] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x493c] CONF [NPU_STORE, en=0]
[1] [0] [0x4940] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4944] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x494c] CONV [#846]
[1] [0] [0x494e] NOP 
[1] [0] [0x4950] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4954] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x495c] CONV [#847]
[1] [0] [0x495e] NOP 
[1] [0] [0x4960] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4964] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x496c] CONV [#848]
[1] [0] [0x496e] NOP 
[1] [0] [0x4970] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4974] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x497c] CONV [#849]
[1] [0] [0x497e] NOP 
[1] [0] [0x4980] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4984] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x498c] CONV [#850]
[1] [0] [0x498e] NOP 
[1] [0] [0x4990] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4994] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x499c] CONV [#851]
[1] [0] [0x499e] NOP 
[1] [0] [0x49a0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x49a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x49ac] CONV [#852]
[1] [0] [0x49ae] NOP 
[1] [0] [0x49b0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x49b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x49bc] CONV [#853]
[1] [0] [0x49be] NOP 
[1] [0] [0x49c0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x49c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x49cc] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x49d4] CONF [NPU_STORE, en=1]
[1] [0] [0x49d8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x49e0] CONV [#854]
[1] [0] [0x49e2] NOP 
[1] [0] [0x49e4] CONF [NPU_NEXT0, ch_end=31, ch_start=31]
[1] [0] [0x49ec] CONF [NPU_NEXT2, line=868]
[1] [0] [0x49f0] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x49f8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4a00] CONF [NPU_STORE, en=0]
[1] [0] [0x4a04] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4a08] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a10] CONV [#855]
[1] [0] [0x4a12] NOP 
[1] [0] [0x4a14] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4a18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a20] CONV [#856]
[1] [0] [0x4a22] NOP 
[1] [0] [0x4a24] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4a28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a30] CONV [#857]
[1] [0] [0x4a32] NOP 
[1] [0] [0x4a34] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4a38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a40] CONV [#858]
[1] [0] [0x4a42] NOP 
[1] [0] [0x4a44] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4a48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a50] CONV [#859]
[1] [0] [0x4a52] NOP 
[1] [0] [0x4a54] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4a58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a60] CONV [#860]
[1] [0] [0x4a62] NOP 
[1] [0] [0x4a64] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4a68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a70] CONV [#861]
[1] [0] [0x4a72] NOP 
[1] [0] [0x4a74] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4a78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a80] CONV [#862]
[1] [0] [0x4a82] NOP 
[1] [0] [0x4a84] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4a88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4a90] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4a98] CONF [NPU_STORE, en=1]
[1] [0] [0x4a9c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4aa4] CONV [#863]
[1] [0] [0x4aa6] NOP 
[1] [0] [0x4aa8] CONF [NPU_NEXT0, ch_end=32, ch_start=32]
[1] [0] [0x4ab0] CONF [NPU_NEXT2, line=896]
[1] [0] [0x4ab4] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4abc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4ac4] CONF [NPU_STORE, en=0]
[1] [0] [0x4ac8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4acc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ad4] CONV [#864]
[1] [0] [0x4ad6] NOP 
[1] [0] [0x4ad8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4adc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ae4] CONV [#865]
[1] [0] [0x4ae6] NOP 
[1] [0] [0x4ae8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4aec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4af4] CONV [#866]
[1] [0] [0x4af6] NOP 
[1] [0] [0x4af8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4afc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b04] CONV [#867]
[1] [0] [0x4b06] NOP 
[1] [0] [0x4b08] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4b0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b14] CONV [#868]
[1] [0] [0x4b16] NOP 
[1] [0] [0x4b18] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4b1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b24] CONV [#869]
[1] [0] [0x4b26] NOP 
[1] [0] [0x4b28] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4b2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b34] CONV [#870]
[1] [0] [0x4b36] NOP 
[1] [0] [0x4b38] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4b3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b44] CONV [#871]
[1] [0] [0x4b46] NOP 
[1] [0] [0x4b48] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4b4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b54] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4b5c] CONF [NPU_STORE, en=1]
[1] [0] [0x4b60] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4b68] CONV [#872]
[1] [0] [0x4b6a] NOP 
[1] [0] [0x4b6c] CONF [NPU_NEXT0, ch_end=33, ch_start=33]
[1] [0] [0x4b74] CONF [NPU_NEXT2, line=924]
[1] [0] [0x4b78] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4b80] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4b88] CONF [NPU_STORE, en=0]
[1] [0] [0x4b8c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4b90] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4b98] CONV [#873]
[1] [0] [0x4b9a] NOP 
[1] [0] [0x4b9c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4ba0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ba8] CONV [#874]
[1] [0] [0x4baa] NOP 
[1] [0] [0x4bac] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4bb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4bb8] CONV [#875]
[1] [0] [0x4bba] NOP 
[1] [0] [0x4bbc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4bc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4bc8] CONV [#876]
[1] [0] [0x4bca] NOP 
[1] [0] [0x4bcc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4bd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4bd8] CONV [#877]
[1] [0] [0x4bda] NOP 
[1] [0] [0x4bdc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4be0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4be8] CONV [#878]
[1] [0] [0x4bea] NOP 
[1] [0] [0x4bec] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4bf0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4bf8] CONV [#879]
[1] [0] [0x4bfa] NOP 
[1] [0] [0x4bfc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4c00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c08] CONV [#880]
[1] [0] [0x4c0a] NOP 
[1] [0] [0x4c0c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4c10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c18] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4c20] CONF [NPU_STORE, en=1]
[1] [0] [0x4c24] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4c2c] CONV [#881]
[1] [0] [0x4c2e] NOP 
[1] [0] [0x4c30] CONF [NPU_NEXT0, ch_end=34, ch_start=34]
[1] [0] [0x4c38] CONF [NPU_NEXT2, line=952]
[1] [0] [0x4c3c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4c44] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4c4c] CONF [NPU_STORE, en=0]
[1] [0] [0x4c50] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4c54] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c5c] CONV [#882]
[1] [0] [0x4c5e] NOP 
[1] [0] [0x4c60] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4c64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c6c] CONV [#883]
[1] [0] [0x4c6e] NOP 
[1] [0] [0x4c70] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4c74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c7c] CONV [#884]
[1] [0] [0x4c7e] NOP 
[1] [0] [0x4c80] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4c84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c8c] CONV [#885]
[1] [0] [0x4c8e] NOP 
[1] [0] [0x4c90] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4c94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4c9c] CONV [#886]
[1] [0] [0x4c9e] NOP 
[1] [0] [0x4ca0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4ca4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4cac] CONV [#887]
[1] [0] [0x4cae] NOP 
[1] [0] [0x4cb0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4cb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4cbc] CONV [#888]
[1] [0] [0x4cbe] NOP 
[1] [0] [0x4cc0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4cc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ccc] CONV [#889]
[1] [0] [0x4cce] NOP 
[1] [0] [0x4cd0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4cd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4cdc] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4ce4] CONF [NPU_STORE, en=1]
[1] [0] [0x4ce8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4cf0] CONV [#890]
[1] [0] [0x4cf2] NOP 
[1] [0] [0x4cf4] CONF [NPU_NEXT0, ch_end=35, ch_start=35]
[1] [0] [0x4cfc] CONF [NPU_NEXT2, line=980]
[1] [0] [0x4d00] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4d08] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4d10] CONF [NPU_STORE, en=0]
[1] [0] [0x4d14] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4d18] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d20] CONV [#891]
[1] [0] [0x4d22] NOP 
[1] [0] [0x4d24] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4d28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d30] CONV [#892]
[1] [0] [0x4d32] NOP 
[1] [0] [0x4d34] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4d38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d40] CONV [#893]
[1] [0] [0x4d42] NOP 
[1] [0] [0x4d44] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4d48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d50] CONV [#894]
[1] [0] [0x4d52] NOP 
[1] [0] [0x4d54] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4d58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d60] CONV [#895]
[1] [0] [0x4d62] NOP 
[1] [0] [0x4d64] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4d68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d70] CONV [#896]
[1] [0] [0x4d72] NOP 
[1] [0] [0x4d74] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4d78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d80] CONV [#897]
[1] [0] [0x4d82] NOP 
[1] [0] [0x4d84] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4d88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4d90] CONV [#898]
[1] [0] [0x4d92] NOP 
[1] [0] [0x4d94] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4d98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4da0] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4da8] CONF [NPU_STORE, en=1]
[1] [0] [0x4dac] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4db4] CONV [#899]
[1] [0] [0x4db6] NOP 
[1] [0] [0x4db8] CONF [NPU_NEXT0, ch_end=36, ch_start=36]
[1] [0] [0x4dc0] CONF [NPU_NEXT2, line=1008]
[1] [0] [0x4dc4] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4dcc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4dd4] CONF [NPU_STORE, en=0]
[1] [0] [0x4dd8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4ddc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4de4] CONV [#900]
[1] [0] [0x4de6] NOP 
[1] [0] [0x4de8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4dec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4df4] CONV [#901]
[1] [0] [0x4df6] NOP 
[1] [0] [0x4df8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4dfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e04] CONV [#902]
[1] [0] [0x4e06] NOP 
[1] [0] [0x4e08] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4e0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e14] CONV [#903]
[1] [0] [0x4e16] NOP 
[1] [0] [0x4e18] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4e1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e24] CONV [#904]
[1] [0] [0x4e26] NOP 
[1] [0] [0x4e28] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4e2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e34] CONV [#905]
[1] [0] [0x4e36] NOP 
[1] [0] [0x4e38] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4e3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e44] CONV [#906]
[1] [0] [0x4e46] NOP 
[1] [0] [0x4e48] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4e4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e54] CONV [#907]
[1] [0] [0x4e56] NOP 
[1] [0] [0x4e58] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4e5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4e64] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4e6c] CONF [NPU_STORE, en=1]
[1] [0] [0x4e70] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4e78] CONV [#908]
[1] [0] [0x4e7a] NOP 
[1] [0] [0x4e7c] CONF [NPU_NEXT0, ch_end=37, ch_start=37]
[1] [0] [0x4e84] CONF [NPU_NEXT2, line=1036]
[1] [0] [0x4e88] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4e90] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4e98] CONF [NPU_STORE, en=0]
[1] [0] [0x4e9c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4ea0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ea8] CONV [#909]
[1] [0] [0x4eaa] NOP 
[1] [0] [0x4eac] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4eb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4eb8] CONV [#910]
[1] [0] [0x4eba] NOP 
[1] [0] [0x4ebc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4ec0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ec8] CONV [#911]
[1] [0] [0x4eca] NOP 
[1] [0] [0x4ecc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4ed0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ed8] CONV [#912]
[1] [0] [0x4eda] NOP 
[1] [0] [0x4edc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4ee0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ee8] CONV [#913]
[1] [0] [0x4eea] NOP 
[1] [0] [0x4eec] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4ef0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4ef8] CONV [#914]
[1] [0] [0x4efa] NOP 
[1] [0] [0x4efc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4f00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f08] CONV [#915]
[1] [0] [0x4f0a] NOP 
[1] [0] [0x4f0c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4f10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f18] CONV [#916]
[1] [0] [0x4f1a] NOP 
[1] [0] [0x4f1c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4f20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f28] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4f30] CONF [NPU_STORE, en=1]
[1] [0] [0x4f34] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x4f3c] CONV [#917]
[1] [0] [0x4f3e] NOP 
[1] [0] [0x4f40] CONF [NPU_NEXT0, ch_end=38, ch_start=38]
[1] [0] [0x4f48] CONF [NPU_NEXT2, line=1064]
[1] [0] [0x4f4c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x4f54] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x4f5c] CONF [NPU_STORE, en=0]
[1] [0] [0x4f60] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x4f64] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f6c] CONV [#918]
[1] [0] [0x4f6e] NOP 
[1] [0] [0x4f70] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x4f74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f7c] CONV [#919]
[1] [0] [0x4f7e] NOP 
[1] [0] [0x4f80] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x4f84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f8c] CONV [#920]
[1] [0] [0x4f8e] NOP 
[1] [0] [0x4f90] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x4f94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4f9c] CONV [#921]
[1] [0] [0x4f9e] NOP 
[1] [0] [0x4fa0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x4fa4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4fac] CONV [#922]
[1] [0] [0x4fae] NOP 
[1] [0] [0x4fb0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x4fb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4fbc] CONV [#923]
[1] [0] [0x4fbe] NOP 
[1] [0] [0x4fc0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x4fc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4fcc] CONV [#924]
[1] [0] [0x4fce] NOP 
[1] [0] [0x4fd0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x4fd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4fdc] CONV [#925]
[1] [0] [0x4fde] NOP 
[1] [0] [0x4fe0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x4fe4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x4fec] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x4ff4] CONF [NPU_STORE, en=1]
[1] [0] [0x4ff8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5000] CONV [#926]
[1] [0] [0x5002] NOP 
[1] [0] [0x5004] CONF [NPU_NEXT0, ch_end=39, ch_start=39]
[1] [0] [0x500c] CONF [NPU_NEXT2, line=1092]
[1] [0] [0x5010] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5018] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5020] CONF [NPU_STORE, en=0]
[1] [0] [0x5024] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5028] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5030] CONV [#927]
[1] [0] [0x5032] NOP 
[1] [0] [0x5034] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5038] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5040] CONV [#928]
[1] [0] [0x5042] NOP 
[1] [0] [0x5044] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5048] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5050] CONV [#929]
[1] [0] [0x5052] NOP 
[1] [0] [0x5054] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5058] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5060] CONV [#930]
[1] [0] [0x5062] NOP 
[1] [0] [0x5064] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5068] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5070] CONV [#931]
[1] [0] [0x5072] NOP 
[1] [0] [0x5074] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5078] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5080] CONV [#932]
[1] [0] [0x5082] NOP 
[1] [0] [0x5084] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5088] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5090] CONV [#933]
[1] [0] [0x5092] NOP 
[1] [0] [0x5094] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5098] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x50a0] CONV [#934]
[1] [0] [0x50a2] NOP 
[1] [0] [0x50a4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x50a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x50b0] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x50b8] CONF [NPU_STORE, en=1]
[1] [0] [0x50bc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x50c4] CONV [#935]
[1] [0] [0x50c6] NOP 
[1] [0] [0x50c8] CONF [NPU_NEXT0, ch_end=40, ch_start=40]
[1] [0] [0x50d0] CONF [NPU_NEXT2, line=1120]
[1] [0] [0x50d4] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x50dc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x50e4] CONF [NPU_STORE, en=0]
[1] [0] [0x50e8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x50ec] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x50f4] CONV [#936]
[1] [0] [0x50f6] NOP 
[1] [0] [0x50f8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x50fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5104] CONV [#937]
[1] [0] [0x5106] NOP 
[1] [0] [0x5108] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x510c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5114] CONV [#938]
[1] [0] [0x5116] NOP 
[1] [0] [0x5118] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x511c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5124] CONV [#939]
[1] [0] [0x5126] NOP 
[1] [0] [0x5128] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x512c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5134] CONV [#940]
[1] [0] [0x5136] NOP 
[1] [0] [0x5138] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x513c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5144] CONV [#941]
[1] [0] [0x5146] NOP 
[1] [0] [0x5148] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x514c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5154] CONV [#942]
[1] [0] [0x5156] NOP 
[1] [0] [0x5158] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x515c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5164] CONV [#943]
[1] [0] [0x5166] NOP 
[1] [0] [0x5168] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x516c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5174] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x517c] CONF [NPU_STORE, en=1]
[1] [0] [0x5180] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5188] CONV [#944]
[1] [0] [0x518a] NOP 
[1] [0] [0x518c] CONF [NPU_NEXT0, ch_end=41, ch_start=41]
[1] [0] [0x5194] CONF [NPU_NEXT2, line=1148]
[1] [0] [0x5198] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x51a0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x51a8] CONF [NPU_STORE, en=0]
[1] [0] [0x51ac] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x51b0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x51b8] CONV [#945]
[1] [0] [0x51ba] NOP 
[1] [0] [0x51bc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x51c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x51c8] CONV [#946]
[1] [0] [0x51ca] NOP 
[1] [0] [0x51cc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x51d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x51d8] CONV [#947]
[1] [0] [0x51da] NOP 
[1] [0] [0x51dc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x51e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x51e8] CONV [#948]
[1] [0] [0x51ea] NOP 
[1] [0] [0x51ec] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x51f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x51f8] CONV [#949]
[1] [0] [0x51fa] NOP 
[1] [0] [0x51fc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5200] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5208] CONV [#950]
[1] [0] [0x520a] NOP 
[1] [0] [0x520c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5210] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5218] CONV [#951]
[1] [0] [0x521a] NOP 
[1] [0] [0x521c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5220] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5228] CONV [#952]
[1] [0] [0x522a] NOP 
[1] [0] [0x522c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5230] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5238] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5240] CONF [NPU_STORE, en=1]
[1] [0] [0x5244] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x524c] CONV [#953]
[1] [0] [0x524e] NOP 
[1] [0] [0x5250] CONF [NPU_NEXT0, ch_end=42, ch_start=42]
[1] [0] [0x5258] CONF [NPU_NEXT2, line=1176]
[1] [0] [0x525c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5264] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x526c] CONF [NPU_STORE, en=0]
[1] [0] [0x5270] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5274] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x527c] CONV [#954]
[1] [0] [0x527e] NOP 
[1] [0] [0x5280] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5284] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x528c] CONV [#955]
[1] [0] [0x528e] NOP 
[1] [0] [0x5290] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5294] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x529c] CONV [#956]
[1] [0] [0x529e] NOP 
[1] [0] [0x52a0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x52a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x52ac] CONV [#957]
[1] [0] [0x52ae] NOP 
[1] [0] [0x52b0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x52b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x52bc] CONV [#958]
[1] [0] [0x52be] NOP 
[1] [0] [0x52c0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x52c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x52cc] CONV [#959]
[1] [0] [0x52ce] NOP 
[1] [0] [0x52d0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x52d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x52dc] CONV [#960]
[1] [0] [0x52de] NOP 
[1] [0] [0x52e0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x52e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x52ec] CONV [#961]
[1] [0] [0x52ee] NOP 
[1] [0] [0x52f0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x52f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x52fc] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5304] CONF [NPU_STORE, en=1]
[1] [0] [0x5308] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5310] CONV [#962]
[1] [0] [0x5312] NOP 
[1] [0] [0x5314] CONF [NPU_NEXT0, ch_end=43, ch_start=43]
[1] [0] [0x531c] CONF [NPU_NEXT2, line=1204]
[1] [0] [0x5320] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5328] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5330] CONF [NPU_STORE, en=0]
[1] [0] [0x5334] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5338] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5340] CONV [#963]
[1] [0] [0x5342] NOP 
[1] [0] [0x5344] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5348] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5350] CONV [#964]
[1] [0] [0x5352] NOP 
[1] [0] [0x5354] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5358] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5360] CONV [#965]
[1] [0] [0x5362] NOP 
[1] [0] [0x5364] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5368] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5370] CONV [#966]
[1] [0] [0x5372] NOP 
[1] [0] [0x5374] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5378] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5380] CONV [#967]
[1] [0] [0x5382] NOP 
[1] [0] [0x5384] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5388] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5390] CONV [#968]
[1] [0] [0x5392] NOP 
[1] [0] [0x5394] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5398] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x53a0] CONV [#969]
[1] [0] [0x53a2] NOP 
[1] [0] [0x53a4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x53a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x53b0] CONV [#970]
[1] [0] [0x53b2] NOP 
[1] [0] [0x53b4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x53b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x53c0] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x53c8] CONF [NPU_STORE, en=1]
[1] [0] [0x53cc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x53d4] CONV [#971]
[1] [0] [0x53d6] NOP 
[1] [0] [0x53d8] CONF [NPU_NEXT0, ch_end=44, ch_start=44]
[1] [0] [0x53e0] CONF [NPU_NEXT2, line=1232]
[1] [0] [0x53e4] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x53ec] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x53f4] CONF [NPU_STORE, en=0]
[1] [0] [0x53f8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x53fc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5404] CONV [#972]
[1] [0] [0x5406] NOP 
[1] [0] [0x5408] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x540c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5414] CONV [#973]
[1] [0] [0x5416] NOP 
[1] [0] [0x5418] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x541c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5424] CONV [#974]
[1] [0] [0x5426] NOP 
[1] [0] [0x5428] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x542c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5434] CONV [#975]
[1] [0] [0x5436] NOP 
[1] [0] [0x5438] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x543c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5444] CONV [#976]
[1] [0] [0x5446] NOP 
[1] [0] [0x5448] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x544c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5454] CONV [#977]
[1] [0] [0x5456] NOP 
[1] [0] [0x5458] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x545c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5464] CONV [#978]
[1] [0] [0x5466] NOP 
[1] [0] [0x5468] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x546c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5474] CONV [#979]
[1] [0] [0x5476] NOP 
[1] [0] [0x5478] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x547c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5484] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x548c] CONF [NPU_STORE, en=1]
[1] [0] [0x5490] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5498] CONV [#980]
[1] [0] [0x549a] NOP 
[1] [0] [0x549c] CONF [NPU_NEXT0, ch_end=45, ch_start=45]
[1] [0] [0x54a4] CONF [NPU_NEXT2, line=1260]
[1] [0] [0x54a8] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x54b0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x54b8] CONF [NPU_STORE, en=0]
[1] [0] [0x54bc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x54c0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x54c8] CONV [#981]
[1] [0] [0x54ca] NOP 
[1] [0] [0x54cc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x54d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x54d8] CONV [#982]
[1] [0] [0x54da] NOP 
[1] [0] [0x54dc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x54e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x54e8] CONV [#983]
[1] [0] [0x54ea] NOP 
[1] [0] [0x54ec] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x54f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x54f8] CONV [#984]
[1] [0] [0x54fa] NOP 
[1] [0] [0x54fc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5500] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5508] CONV [#985]
[1] [0] [0x550a] NOP 
[1] [0] [0x550c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5510] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5518] CONV [#986]
[1] [0] [0x551a] NOP 
[1] [0] [0x551c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5520] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5528] CONV [#987]
[1] [0] [0x552a] NOP 
[1] [0] [0x552c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5530] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5538] CONV [#988]
[1] [0] [0x553a] NOP 
[1] [0] [0x553c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5540] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5548] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5550] CONF [NPU_STORE, en=1]
[1] [0] [0x5554] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x555c] CONV [#989]
[1] [0] [0x555e] NOP 
[1] [0] [0x5560] CONF [NPU_NEXT0, ch_end=46, ch_start=46]
[1] [0] [0x5568] CONF [NPU_NEXT2, line=1288]
[1] [0] [0x556c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5574] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x557c] CONF [NPU_STORE, en=0]
[1] [0] [0x5580] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5584] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x558c] CONV [#990]
[1] [0] [0x558e] NOP 
[1] [0] [0x5590] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5594] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x559c] CONV [#991]
[1] [0] [0x559e] NOP 
[1] [0] [0x55a0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x55a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x55ac] CONV [#992]
[1] [0] [0x55ae] NOP 
[1] [0] [0x55b0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x55b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x55bc] CONV [#993]
[1] [0] [0x55be] NOP 
[1] [0] [0x55c0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x55c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x55cc] CONV [#994]
[1] [0] [0x55ce] NOP 
[1] [0] [0x55d0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x55d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x55dc] CONV [#995]
[1] [0] [0x55de] NOP 
[1] [0] [0x55e0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x55e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x55ec] CONV [#996]
[1] [0] [0x55ee] NOP 
[1] [0] [0x55f0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x55f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x55fc] CONV [#997]
[1] [0] [0x55fe] NOP 
[1] [0] [0x5600] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5604] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x560c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5614] CONF [NPU_STORE, en=1]
[1] [0] [0x5618] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5620] CONV [#998]
[1] [0] [0x5622] NOP 
[1] [0] [0x5624] CONF [NPU_NEXT0, ch_end=47, ch_start=47]
[1] [0] [0x562c] CONF [NPU_NEXT2, line=1316]
[1] [0] [0x5630] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5638] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5640] CONF [NPU_STORE, en=0]
[1] [0] [0x5644] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5648] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5650] CONV [#999]
[1] [0] [0x5652] NOP 
[1] [0] [0x5654] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5658] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5660] CONV [#1000]
[1] [0] [0x5662] NOP 
[1] [0] [0x5664] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5668] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5670] CONV [#1001]
[1] [0] [0x5672] NOP 
[1] [0] [0x5674] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5678] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5680] CONV [#1002]
[1] [0] [0x5682] NOP 
[1] [0] [0x5684] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5688] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5690] CONV [#1003]
[1] [0] [0x5692] NOP 
[1] [0] [0x5694] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5698] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x56a0] CONV [#1004]
[1] [0] [0x56a2] NOP 
[1] [0] [0x56a4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x56a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x56b0] CONV [#1005]
[1] [0] [0x56b2] NOP 
[1] [0] [0x56b4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x56b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x56c0] CONV [#1006]
[1] [0] [0x56c2] NOP 
[1] [0] [0x56c4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x56c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x56d0] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x56d8] CONF [NPU_STORE, en=1]
[1] [0] [0x56dc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x56e4] CONV [#1007]
[1] [0] [0x56e6] NOP 
[1] [0] [0x56e8] CONF [NPU_NEXT0, ch_end=48, ch_start=48]
[1] [0] [0x56f0] CONF [NPU_NEXT2, line=1344]
[1] [0] [0x56f4] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x56fc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5704] CONF [NPU_STORE, en=0]
[1] [0] [0x5708] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x570c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5714] CONV [#1008]
[1] [0] [0x5716] NOP 
[1] [0] [0x5718] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x571c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5724] CONV [#1009]
[1] [0] [0x5726] NOP 
[1] [0] [0x5728] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x572c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5734] CONV [#1010]
[1] [0] [0x5736] NOP 
[1] [0] [0x5738] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x573c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5744] CONV [#1011]
[1] [0] [0x5746] NOP 
[1] [0] [0x5748] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x574c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5754] CONV [#1012]
[1] [0] [0x5756] NOP 
[1] [0] [0x5758] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x575c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5764] CONV [#1013]
[1] [0] [0x5766] NOP 
[1] [0] [0x5768] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x576c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5774] CONV [#1014]
[1] [0] [0x5776] NOP 
[1] [0] [0x5778] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x577c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5784] CONV [#1015]
[1] [0] [0x5786] NOP 
[1] [0] [0x5788] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x578c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5794] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x579c] CONF [NPU_STORE, en=1]
[1] [0] [0x57a0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x57a8] CONV [#1016]
[1] [0] [0x57aa] NOP 
[1] [0] [0x57ac] CONF [NPU_NEXT0, ch_end=49, ch_start=49]
[1] [0] [0x57b4] CONF [NPU_NEXT2, line=1372]
[1] [0] [0x57b8] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x57c0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x57c8] CONF [NPU_STORE, en=0]
[1] [0] [0x57cc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x57d0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x57d8] CONV [#1017]
[1] [0] [0x57da] NOP 
[1] [0] [0x57dc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x57e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x57e8] CONV [#1018]
[1] [0] [0x57ea] NOP 
[1] [0] [0x57ec] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x57f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x57f8] CONV [#1019]
[1] [0] [0x57fa] NOP 
[1] [0] [0x57fc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5800] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5808] CONV [#1020]
[1] [0] [0x580a] NOP 
[1] [0] [0x580c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5810] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5818] CONV [#1021]
[1] [0] [0x581a] NOP 
[1] [0] [0x581c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5820] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5828] CONV [#1022]
[1] [0] [0x582a] NOP 
[1] [0] [0x582c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5830] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5838] CONV [#1023]
[1] [0] [0x583a] NOP 
[1] [0] [0x583c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5840] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5848] CONV [#1024]
[1] [0] [0x584a] NOP 
[1] [0] [0x584c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5850] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5858] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5860] CONF [NPU_STORE, en=1]
[1] [0] [0x5864] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x586c] CONV [#1025]
[1] [0] [0x586e] NOP 
[1] [0] [0x5870] CONF [NPU_NEXT0, ch_end=50, ch_start=50]
[1] [0] [0x5878] CONF [NPU_NEXT2, line=1400]
[1] [0] [0x587c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5884] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x588c] CONF [NPU_STORE, en=0]
[1] [0] [0x5890] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5894] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x589c] CONV [#1026]
[1] [0] [0x589e] NOP 
[1] [0] [0x58a0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x58a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x58ac] CONV [#1027]
[1] [0] [0x58ae] NOP 
[1] [0] [0x58b0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x58b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x58bc] CONV [#1028]
[1] [0] [0x58be] NOP 
[1] [0] [0x58c0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x58c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x58cc] CONV [#1029]
[1] [0] [0x58ce] NOP 
[1] [0] [0x58d0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x58d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x58dc] CONV [#1030]
[1] [0] [0x58de] NOP 
[1] [0] [0x58e0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x58e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x58ec] CONV [#1031]
[1] [0] [0x58ee] NOP 
[1] [0] [0x58f0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x58f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x58fc] CONV [#1032]
[1] [0] [0x58fe] NOP 
[1] [0] [0x5900] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5904] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x590c] CONV [#1033]
[1] [0] [0x590e] NOP 
[1] [0] [0x5910] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5914] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x591c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5924] CONF [NPU_STORE, en=1]
[1] [0] [0x5928] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5930] CONV [#1034]
[1] [0] [0x5932] NOP 
[1] [0] [0x5934] CONF [NPU_NEXT0, ch_end=51, ch_start=51]
[1] [0] [0x593c] CONF [NPU_NEXT2, line=1428]
[1] [0] [0x5940] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5948] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5950] CONF [NPU_STORE, en=0]
[1] [0] [0x5954] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5958] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5960] CONV [#1035]
[1] [0] [0x5962] NOP 
[1] [0] [0x5964] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5968] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5970] CONV [#1036]
[1] [0] [0x5972] NOP 
[1] [0] [0x5974] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5978] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5980] CONV [#1037]
[1] [0] [0x5982] NOP 
[1] [0] [0x5984] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5988] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5990] CONV [#1038]
[1] [0] [0x5992] NOP 
[1] [0] [0x5994] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5998] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x59a0] CONV [#1039]
[1] [0] [0x59a2] NOP 
[1] [0] [0x59a4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x59a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x59b0] CONV [#1040]
[1] [0] [0x59b2] NOP 
[1] [0] [0x59b4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x59b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x59c0] CONV [#1041]
[1] [0] [0x59c2] NOP 
[1] [0] [0x59c4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x59c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x59d0] CONV [#1042]
[1] [0] [0x59d2] NOP 
[1] [0] [0x59d4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x59d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x59e0] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x59e8] CONF [NPU_STORE, en=1]
[1] [0] [0x59ec] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x59f4] CONV [#1043]
[1] [0] [0x59f6] NOP 
[1] [0] [0x59f8] CONF [NPU_NEXT0, ch_end=52, ch_start=52]
[1] [0] [0x5a00] CONF [NPU_NEXT2, line=1456]
[1] [0] [0x5a04] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5a0c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5a14] CONF [NPU_STORE, en=0]
[1] [0] [0x5a18] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5a1c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a24] CONV [#1044]
[1] [0] [0x5a26] NOP 
[1] [0] [0x5a28] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5a2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a34] CONV [#1045]
[1] [0] [0x5a36] NOP 
[1] [0] [0x5a38] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5a3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a44] CONV [#1046]
[1] [0] [0x5a46] NOP 
[1] [0] [0x5a48] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5a4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a54] CONV [#1047]
[1] [0] [0x5a56] NOP 
[1] [0] [0x5a58] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5a5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a64] CONV [#1048]
[1] [0] [0x5a66] NOP 
[1] [0] [0x5a68] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5a6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a74] CONV [#1049]
[1] [0] [0x5a76] NOP 
[1] [0] [0x5a78] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5a7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a84] CONV [#1050]
[1] [0] [0x5a86] NOP 
[1] [0] [0x5a88] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5a8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5a94] CONV [#1051]
[1] [0] [0x5a96] NOP 
[1] [0] [0x5a98] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5a9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5aa4] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5aac] CONF [NPU_STORE, en=1]
[1] [0] [0x5ab0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5ab8] CONV [#1052]
[1] [0] [0x5aba] NOP 
[1] [0] [0x5abc] CONF [NPU_NEXT0, ch_end=53, ch_start=53]
[1] [0] [0x5ac4] CONF [NPU_NEXT2, line=1484]
[1] [0] [0x5ac8] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5ad0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5ad8] CONF [NPU_STORE, en=0]
[1] [0] [0x5adc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5ae0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5ae8] CONV [#1053]
[1] [0] [0x5aea] NOP 
[1] [0] [0x5aec] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5af0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5af8] CONV [#1054]
[1] [0] [0x5afa] NOP 
[1] [0] [0x5afc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5b00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b08] CONV [#1055]
[1] [0] [0x5b0a] NOP 
[1] [0] [0x5b0c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5b10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b18] CONV [#1056]
[1] [0] [0x5b1a] NOP 
[1] [0] [0x5b1c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5b20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b28] CONV [#1057]
[1] [0] [0x5b2a] NOP 
[1] [0] [0x5b2c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5b30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b38] CONV [#1058]
[1] [0] [0x5b3a] NOP 
[1] [0] [0x5b3c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5b40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b48] CONV [#1059]
[1] [0] [0x5b4a] NOP 
[1] [0] [0x5b4c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5b50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b58] CONV [#1060]
[1] [0] [0x5b5a] NOP 
[1] [0] [0x5b5c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5b60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5b68] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5b70] CONF [NPU_STORE, en=1]
[1] [0] [0x5b74] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5b7c] CONV [#1061]
[1] [0] [0x5b7e] NOP 
[1] [0] [0x5b80] CONF [NPU_NEXT0, ch_end=54, ch_start=54]
[1] [0] [0x5b88] CONF [NPU_NEXT2, line=1512]
[1] [0] [0x5b8c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5b94] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5b9c] CONF [NPU_STORE, en=0]
[1] [0] [0x5ba0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5ba4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5bac] CONV [#1062]
[1] [0] [0x5bae] NOP 
[1] [0] [0x5bb0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5bb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5bbc] CONV [#1063]
[1] [0] [0x5bbe] NOP 
[1] [0] [0x5bc0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5bc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5bcc] CONV [#1064]
[1] [0] [0x5bce] NOP 
[1] [0] [0x5bd0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5bd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5bdc] CONV [#1065]
[1] [0] [0x5bde] NOP 
[1] [0] [0x5be0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5be4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5bec] CONV [#1066]
[1] [0] [0x5bee] NOP 
[1] [0] [0x5bf0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5bf4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5bfc] CONV [#1067]
[1] [0] [0x5bfe] NOP 
[1] [0] [0x5c00] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5c04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5c0c] CONV [#1068]
[1] [0] [0x5c0e] NOP 
[1] [0] [0x5c10] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5c14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5c1c] CONV [#1069]
[1] [0] [0x5c1e] NOP 
[1] [0] [0x5c20] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5c24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5c2c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5c34] CONF [NPU_STORE, en=1]
[1] [0] [0x5c38] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5c40] CONV [#1070]
[1] [0] [0x5c42] NOP 
[1] [0] [0x5c44] CONF [NPU_NEXT0, ch_end=55, ch_start=55]
[1] [0] [0x5c4c] CONF [NPU_NEXT2, line=1540]
[1] [0] [0x5c50] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5c58] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5c60] CONF [NPU_STORE, en=0]
[1] [0] [0x5c64] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5c68] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5c70] CONV [#1071]
[1] [0] [0x5c72] NOP 
[1] [0] [0x5c74] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5c78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5c80] CONV [#1072]
[1] [0] [0x5c82] NOP 
[1] [0] [0x5c84] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5c88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5c90] CONV [#1073]
[1] [0] [0x5c92] NOP 
[1] [0] [0x5c94] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5c98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5ca0] CONV [#1074]
[1] [0] [0x5ca2] NOP 
[1] [0] [0x5ca4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5ca8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5cb0] CONV [#1075]
[1] [0] [0x5cb2] NOP 
[1] [0] [0x5cb4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5cb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5cc0] CONV [#1076]
[1] [0] [0x5cc2] NOP 
[1] [0] [0x5cc4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5cc8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5cd0] CONV [#1077]
[1] [0] [0x5cd2] NOP 
[1] [0] [0x5cd4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5cd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5ce0] CONV [#1078]
[1] [0] [0x5ce2] NOP 
[1] [0] [0x5ce4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5ce8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5cf0] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5cf8] CONF [NPU_STORE, en=1]
[1] [0] [0x5cfc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5d04] CONV [#1079]
[1] [0] [0x5d06] NOP 
[1] [0] [0x5d08] CONF [NPU_NEXT0, ch_end=56, ch_start=56]
[1] [0] [0x5d10] CONF [NPU_NEXT2, line=1568]
[1] [0] [0x5d14] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5d1c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5d24] CONF [NPU_STORE, en=0]
[1] [0] [0x5d28] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5d2c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d34] CONV [#1080]
[1] [0] [0x5d36] NOP 
[1] [0] [0x5d38] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5d3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d44] CONV [#1081]
[1] [0] [0x5d46] NOP 
[1] [0] [0x5d48] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5d4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d54] CONV [#1082]
[1] [0] [0x5d56] NOP 
[1] [0] [0x5d58] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5d5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d64] CONV [#1083]
[1] [0] [0x5d66] NOP 
[1] [0] [0x5d68] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5d6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d74] CONV [#1084]
[1] [0] [0x5d76] NOP 
[1] [0] [0x5d78] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5d7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d84] CONV [#1085]
[1] [0] [0x5d86] NOP 
[1] [0] [0x5d88] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5d8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5d94] CONV [#1086]
[1] [0] [0x5d96] NOP 
[1] [0] [0x5d98] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5d9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5da4] CONV [#1087]
[1] [0] [0x5da6] NOP 
[1] [0] [0x5da8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5dac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5db4] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5dbc] CONF [NPU_STORE, en=1]
[1] [0] [0x5dc0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5dc8] CONV [#1088]
[1] [0] [0x5dca] NOP 
[1] [0] [0x5dcc] CONF [NPU_NEXT0, ch_end=57, ch_start=57]
[1] [0] [0x5dd4] CONF [NPU_NEXT2, line=1596]
[1] [0] [0x5dd8] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5de0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5de8] CONF [NPU_STORE, en=0]
[1] [0] [0x5dec] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5df0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5df8] CONV [#1089]
[1] [0] [0x5dfa] NOP 
[1] [0] [0x5dfc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5e00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e08] CONV [#1090]
[1] [0] [0x5e0a] NOP 
[1] [0] [0x5e0c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5e10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e18] CONV [#1091]
[1] [0] [0x5e1a] NOP 
[1] [0] [0x5e1c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5e20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e28] CONV [#1092]
[1] [0] [0x5e2a] NOP 
[1] [0] [0x5e2c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5e30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e38] CONV [#1093]
[1] [0] [0x5e3a] NOP 
[1] [0] [0x5e3c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5e40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e48] CONV [#1094]
[1] [0] [0x5e4a] NOP 
[1] [0] [0x5e4c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5e50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e58] CONV [#1095]
[1] [0] [0x5e5a] NOP 
[1] [0] [0x5e5c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5e60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e68] CONV [#1096]
[1] [0] [0x5e6a] NOP 
[1] [0] [0x5e6c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5e70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5e78] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5e80] CONF [NPU_STORE, en=1]
[1] [0] [0x5e84] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5e8c] CONV [#1097]
[1] [0] [0x5e8e] NOP 
[1] [0] [0x5e90] CONF [NPU_NEXT0, ch_end=58, ch_start=58]
[1] [0] [0x5e98] CONF [NPU_NEXT2, line=1624]
[1] [0] [0x5e9c] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5ea4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5eac] CONF [NPU_STORE, en=0]
[1] [0] [0x5eb0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5eb4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5ebc] CONV [#1098]
[1] [0] [0x5ebe] NOP 
[1] [0] [0x5ec0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5ec4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5ecc] CONV [#1099]
[1] [0] [0x5ece] NOP 
[1] [0] [0x5ed0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5ed4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5edc] CONV [#1100]
[1] [0] [0x5ede] NOP 
[1] [0] [0x5ee0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5ee4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5eec] CONV [#1101]
[1] [0] [0x5eee] NOP 
[1] [0] [0x5ef0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5ef4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5efc] CONV [#1102]
[1] [0] [0x5efe] NOP 
[1] [0] [0x5f00] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5f04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5f0c] CONV [#1103]
[1] [0] [0x5f0e] NOP 
[1] [0] [0x5f10] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5f14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5f1c] CONV [#1104]
[1] [0] [0x5f1e] NOP 
[1] [0] [0x5f20] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5f24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5f2c] CONV [#1105]
[1] [0] [0x5f2e] NOP 
[1] [0] [0x5f30] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5f34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5f3c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x5f44] CONF [NPU_STORE, en=1]
[1] [0] [0x5f48] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x5f50] CONV [#1106]
[1] [0] [0x5f52] NOP 
[1] [0] [0x5f54] CONF [NPU_NEXT0, ch_end=59, ch_start=59]
[1] [0] [0x5f5c] CONF [NPU_NEXT2, line=1652]
[1] [0] [0x5f60] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x5f68] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x5f70] CONF [NPU_STORE, en=0]
[1] [0] [0x5f74] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x5f78] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5f80] CONV [#1107]
[1] [0] [0x5f82] NOP 
[1] [0] [0x5f84] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x5f88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5f90] CONV [#1108]
[1] [0] [0x5f92] NOP 
[1] [0] [0x5f94] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x5f98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5fa0] CONV [#1109]
[1] [0] [0x5fa2] NOP 
[1] [0] [0x5fa4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x5fa8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5fb0] CONV [#1110]
[1] [0] [0x5fb2] NOP 
[1] [0] [0x5fb4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x5fb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5fc0] CONV [#1111]
[1] [0] [0x5fc2] NOP 
[1] [0] [0x5fc4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x5fc8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5fd0] CONV [#1112]
[1] [0] [0x5fd2] NOP 
[1] [0] [0x5fd4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x5fd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5fe0] CONV [#1113]
[1] [0] [0x5fe2] NOP 
[1] [0] [0x5fe4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x5fe8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x5ff0] CONV [#1114]
[1] [0] [0x5ff2] NOP 
[1] [0] [0x5ff4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x5ff8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6000] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x6008] CONF [NPU_STORE, en=1]
[1] [0] [0x600c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x6014] CONV [#1115]
[1] [0] [0x6016] NOP 
[1] [0] [0x6018] CONF [NPU_NEXT0, ch_end=60, ch_start=60]
[1] [0] [0x6020] CONF [NPU_NEXT2, line=1680]
[1] [0] [0x6024] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x602c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x6034] CONF [NPU_STORE, en=0]
[1] [0] [0x6038] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x603c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6044] CONV [#1116]
[1] [0] [0x6046] NOP 
[1] [0] [0x6048] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x604c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6054] CONV [#1117]
[1] [0] [0x6056] NOP 
[1] [0] [0x6058] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x605c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6064] CONV [#1118]
[1] [0] [0x6066] NOP 
[1] [0] [0x6068] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x606c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6074] CONV [#1119]
[1] [0] [0x6076] NOP 
[1] [0] [0x6078] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x607c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6084] CONV [#1120]
[1] [0] [0x6086] NOP 
[1] [0] [0x6088] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x608c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6094] CONV [#1121]
[1] [0] [0x6096] NOP 
[1] [0] [0x6098] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x609c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x60a4] CONV [#1122]
[1] [0] [0x60a6] NOP 
[1] [0] [0x60a8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x60ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x60b4] CONV [#1123]
[1] [0] [0x60b6] NOP 
[1] [0] [0x60b8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x60bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x60c4] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x60cc] CONF [NPU_STORE, en=1]
[1] [0] [0x60d0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x60d8] CONV [#1124]
[1] [0] [0x60da] NOP 
[1] [0] [0x60dc] CONF [NPU_NEXT0, ch_end=61, ch_start=61]
[1] [0] [0x60e4] CONF [NPU_NEXT2, line=1708]
[1] [0] [0x60e8] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x60f0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x60f8] CONF [NPU_STORE, en=0]
[1] [0] [0x60fc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x6100] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6108] CONV [#1125]
[1] [0] [0x610a] NOP 
[1] [0] [0x610c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x6110] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6118] CONV [#1126]
[1] [0] [0x611a] NOP 
[1] [0] [0x611c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x6120] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6128] CONV [#1127]
[1] [0] [0x612a] NOP 
[1] [0] [0x612c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x6130] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6138] CONV [#1128]
[1] [0] [0x613a] NOP 
[1] [0] [0x613c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x6140] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6148] CONV [#1129]
[1] [0] [0x614a] NOP 
[1] [0] [0x614c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x6150] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6158] CONV [#1130]
[1] [0] [0x615a] NOP 
[1] [0] [0x615c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x6160] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6168] CONV [#1131]
[1] [0] [0x616a] NOP 
[1] [0] [0x616c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x6170] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6178] CONV [#1132]
[1] [0] [0x617a] NOP 
[1] [0] [0x617c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x6180] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6188] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x6190] CONF [NPU_STORE, en=1]
[1] [0] [0x6194] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x619c] CONV [#1133]
[1] [0] [0x619e] NOP 
[1] [0] [0x61a0] CONF [NPU_NEXT0, ch_end=62, ch_start=62]
[1] [0] [0x61a8] CONF [NPU_NEXT2, line=1736]
[1] [0] [0x61ac] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x61b4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x61bc] CONF [NPU_STORE, en=0]
[1] [0] [0x61c0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x61c4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x61cc] CONV [#1134]
[1] [0] [0x61ce] NOP 
[1] [0] [0x61d0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x61d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x61dc] CONV [#1135]
[1] [0] [0x61de] NOP 
[1] [0] [0x61e0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x61e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x61ec] CONV [#1136]
[1] [0] [0x61ee] NOP 
[1] [0] [0x61f0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x61f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x61fc] CONV [#1137]
[1] [0] [0x61fe] NOP 
[1] [0] [0x6200] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x6204] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x620c] CONV [#1138]
[1] [0] [0x620e] NOP 
[1] [0] [0x6210] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x6214] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x621c] CONV [#1139]
[1] [0] [0x621e] NOP 
[1] [0] [0x6220] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x6224] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x622c] CONV [#1140]
[1] [0] [0x622e] NOP 
[1] [0] [0x6230] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x6234] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x623c] CONV [#1141]
[1] [0] [0x623e] NOP 
[1] [0] [0x6240] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x6244] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x624c] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x6254] CONF [NPU_STORE, en=1]
[1] [0] [0x6258] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x6260] CONV [#1142]
[1] [0] [0x6262] NOP 
[1] [0] [0x6264] CONF [NPU_NEXT0, ch_end=63, ch_start=63]
[1] [0] [0x626c] CONF [NPU_NEXT2, line=1764]
[1] [0] [0x6270] CONF [NPU_TRIM0, hc=0, wc=0]
[1] [0] [0x6278] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[1] [0] [0x6280] CONF [NPU_STORE, en=0]
[1] [0] [0x6284] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[1] [0] [0x6288] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6290] CONV [#1143]
[1] [0] [0x6292] NOP 
[1] [0] [0x6294] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[1] [0] [0x6298] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x62a0] CONV [#1144]
[1] [0] [0x62a2] NOP 
[1] [0] [0x62a4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[1] [0] [0x62a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x62b0] CONV [#1145]
[1] [0] [0x62b2] NOP 
[1] [0] [0x62b4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[1] [0] [0x62b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x62c0] CONV [#1146]
[1] [0] [0x62c2] NOP 
[1] [0] [0x62c4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[1] [0] [0x62c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x62d0] CONV [#1147]
[1] [0] [0x62d2] NOP 
[1] [0] [0x62d4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[1] [0] [0x62d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x62e0] CONV [#1148]
[1] [0] [0x62e2] NOP 
[1] [0] [0x62e4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[1] [0] [0x62e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x62f0] CONV [#1149]
[1] [0] [0x62f2] NOP 
[1] [0] [0x62f4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[1] [0] [0x62f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6300] CONV [#1150]
[1] [0] [0x6302] NOP 
[1] [0] [0x6304] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[1] [0] [0x6308] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[1] [0] [0x6310] CONF [NPU_TRIM0, hc=61, wc=230]
[1] [0] [0x6318] CONF [NPU_STORE, en=1]
[1] [0] [0x631c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[1] [0] [0x6324] CONV [#1151]
[2] [0] [0x6326] NOP 
[2] [0] [0x6328] CONF [NPU_WDMA0_DST0, da=0x60031000]
[2] [0] [0x6330] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[2] [0] [0x6334] WDMA [bank: 0]
[2] [0] [0x6336] NOP 
[2] [0] [0x6338] CONF [NPU_RDMA2_SRC0, sa=0x17d80]
[2] [0] [0x6340] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[2] [0] [0x6344] RDMA [bank: 2]
[2]     [0x6346] SYNC [bar]
[2] [3] [0x6348] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[2] [3] [0x634c] CONF [NPU_GETW0, sa=0x3500000]
[2] [3] [0x6354] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[2] [3] [0x635c] GETW
[2] [3] [0x635e] NOP 
[2] [0] [0x6360] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[2] [0] [0x6364] CONF [NPU_NMEM_PS0, offset_x=422, offset_y=0, config=2]
[2] [0] [0x6368] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[2] [0] [0x636c] CONF [NPU_NEXT0, ch_end=0, ch_start=0]
[2] [0] [0x6374] CONF [NPU_NEXT2, line=0]
[2] [0] [0x6378] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6380] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6388] CONF [NPU_STORE, en=0]
[2] [0] [0x638c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6390] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6398] CONV [#1152]
[2] [0] [0x639a] NOP 
[2] [0] [0x639c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x63a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x63a8] CONV [#1153]
[2] [0] [0x63aa] NOP 
[2] [0] [0x63ac] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x63b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x63b8] CONV [#1154]
[2] [0] [0x63ba] NOP 
[2] [0] [0x63bc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x63c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x63c8] CONV [#1155]
[2] [0] [0x63ca] NOP 
[2] [0] [0x63cc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x63d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x63d8] CONV [#1156]
[2] [0] [0x63da] NOP 
[2] [0] [0x63dc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x63e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x63e8] CONV [#1157]
[2] [0] [0x63ea] NOP 
[2] [0] [0x63ec] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x63f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x63f8] CONV [#1158]
[2] [0] [0x63fa] NOP 
[2] [0] [0x63fc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6400] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6408] CONV [#1159]
[2] [0] [0x640a] NOP 
[2] [0] [0x640c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6410] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6418] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6420] CONF [NPU_STORE, en=1]
[2] [0] [0x6424] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x642c] CONV [#1160]
[2] [0] [0x642e] NOP 
[2] [0] [0x6430] CONF [NPU_NEXT0, ch_end=1, ch_start=1]
[2] [0] [0x6438] CONF [NPU_NEXT2, line=28]
[2] [0] [0x643c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6444] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x644c] CONF [NPU_STORE, en=0]
[2] [0] [0x6450] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6454] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x645c] CONV [#1161]
[2] [0] [0x645e] NOP 
[2] [0] [0x6460] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6464] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x646c] CONV [#1162]
[2] [0] [0x646e] NOP 
[2] [0] [0x6470] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6474] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x647c] CONV [#1163]
[2] [0] [0x647e] NOP 
[2] [0] [0x6480] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6484] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x648c] CONV [#1164]
[2] [0] [0x648e] NOP 
[2] [0] [0x6490] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6494] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x649c] CONV [#1165]
[2] [0] [0x649e] NOP 
[2] [0] [0x64a0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x64a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x64ac] CONV [#1166]
[2] [0] [0x64ae] NOP 
[2] [0] [0x64b0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x64b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x64bc] CONV [#1167]
[2] [0] [0x64be] NOP 
[2] [0] [0x64c0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x64c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x64cc] CONV [#1168]
[2] [0] [0x64ce] NOP 
[2] [0] [0x64d0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x64d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x64dc] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x64e4] CONF [NPU_STORE, en=1]
[2] [0] [0x64e8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x64f0] CONV [#1169]
[2] [0] [0x64f2] NOP 
[2] [0] [0x64f4] CONF [NPU_NEXT0, ch_end=2, ch_start=2]
[2] [0] [0x64fc] CONF [NPU_NEXT2, line=56]
[2] [0] [0x6500] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6508] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6510] CONF [NPU_STORE, en=0]
[2] [0] [0x6514] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6518] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6520] CONV [#1170]
[2] [0] [0x6522] NOP 
[2] [0] [0x6524] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6528] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6530] CONV [#1171]
[2] [0] [0x6532] NOP 
[2] [0] [0x6534] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6538] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6540] CONV [#1172]
[2] [0] [0x6542] NOP 
[2] [0] [0x6544] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6548] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6550] CONV [#1173]
[2] [0] [0x6552] NOP 
[2] [0] [0x6554] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6558] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6560] CONV [#1174]
[2] [0] [0x6562] NOP 
[2] [0] [0x6564] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6568] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6570] CONV [#1175]
[2] [0] [0x6572] NOP 
[2] [0] [0x6574] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6578] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6580] CONV [#1176]
[2] [0] [0x6582] NOP 
[2] [0] [0x6584] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6588] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6590] CONV [#1177]
[2] [0] [0x6592] NOP 
[2] [0] [0x6594] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6598] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x65a0] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x65a8] CONF [NPU_STORE, en=1]
[2] [0] [0x65ac] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x65b4] CONV [#1178]
[2] [0] [0x65b6] NOP 
[2] [0] [0x65b8] CONF [NPU_NEXT0, ch_end=3, ch_start=3]
[2] [0] [0x65c0] CONF [NPU_NEXT2, line=84]
[2] [0] [0x65c4] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x65cc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x65d4] CONF [NPU_STORE, en=0]
[2] [0] [0x65d8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x65dc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x65e4] CONV [#1179]
[2] [0] [0x65e6] NOP 
[2] [0] [0x65e8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x65ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x65f4] CONV [#1180]
[2] [0] [0x65f6] NOP 
[2] [0] [0x65f8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x65fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6604] CONV [#1181]
[2] [0] [0x6606] NOP 
[2] [0] [0x6608] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x660c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6614] CONV [#1182]
[2] [0] [0x6616] NOP 
[2] [0] [0x6618] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x661c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6624] CONV [#1183]
[2] [0] [0x6626] NOP 
[2] [0] [0x6628] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x662c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6634] CONV [#1184]
[2] [0] [0x6636] NOP 
[2] [0] [0x6638] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x663c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6644] CONV [#1185]
[2] [0] [0x6646] NOP 
[2] [0] [0x6648] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x664c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6654] CONV [#1186]
[2] [0] [0x6656] NOP 
[2] [0] [0x6658] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x665c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6664] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x666c] CONF [NPU_STORE, en=1]
[2] [0] [0x6670] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6678] CONV [#1187]
[2] [0] [0x667a] NOP 
[2] [0] [0x667c] CONF [NPU_NEXT0, ch_end=4, ch_start=4]
[2] [0] [0x6684] CONF [NPU_NEXT2, line=112]
[2] [0] [0x6688] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6690] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6698] CONF [NPU_STORE, en=0]
[2] [0] [0x669c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x66a0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x66a8] CONV [#1188]
[2] [0] [0x66aa] NOP 
[2] [0] [0x66ac] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x66b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x66b8] CONV [#1189]
[2] [0] [0x66ba] NOP 
[2] [0] [0x66bc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x66c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x66c8] CONV [#1190]
[2] [0] [0x66ca] NOP 
[2] [0] [0x66cc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x66d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x66d8] CONV [#1191]
[2] [0] [0x66da] NOP 
[2] [0] [0x66dc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x66e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x66e8] CONV [#1192]
[2] [0] [0x66ea] NOP 
[2] [0] [0x66ec] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x66f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x66f8] CONV [#1193]
[2] [0] [0x66fa] NOP 
[2] [0] [0x66fc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6700] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6708] CONV [#1194]
[2] [0] [0x670a] NOP 
[2] [0] [0x670c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6710] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6718] CONV [#1195]
[2] [0] [0x671a] NOP 
[2] [0] [0x671c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6720] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6728] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6730] CONF [NPU_STORE, en=1]
[2] [0] [0x6734] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x673c] CONV [#1196]
[2] [0] [0x673e] NOP 
[2] [0] [0x6740] CONF [NPU_NEXT0, ch_end=5, ch_start=5]
[2] [0] [0x6748] CONF [NPU_NEXT2, line=140]
[2] [0] [0x674c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6754] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x675c] CONF [NPU_STORE, en=0]
[2] [0] [0x6760] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6764] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x676c] CONV [#1197]
[2] [0] [0x676e] NOP 
[2] [0] [0x6770] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6774] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x677c] CONV [#1198]
[2] [0] [0x677e] NOP 
[2] [0] [0x6780] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6784] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x678c] CONV [#1199]
[2] [0] [0x678e] NOP 
[2] [0] [0x6790] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6794] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x679c] CONV [#1200]
[2] [0] [0x679e] NOP 
[2] [0] [0x67a0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x67a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x67ac] CONV [#1201]
[2] [0] [0x67ae] NOP 
[2] [0] [0x67b0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x67b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x67bc] CONV [#1202]
[2] [0] [0x67be] NOP 
[2] [0] [0x67c0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x67c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x67cc] CONV [#1203]
[2] [0] [0x67ce] NOP 
[2] [0] [0x67d0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x67d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x67dc] CONV [#1204]
[2] [0] [0x67de] NOP 
[2] [0] [0x67e0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x67e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x67ec] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x67f4] CONF [NPU_STORE, en=1]
[2] [0] [0x67f8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6800] CONV [#1205]
[2] [0] [0x6802] NOP 
[2] [0] [0x6804] CONF [NPU_NEXT0, ch_end=6, ch_start=6]
[2] [0] [0x680c] CONF [NPU_NEXT2, line=168]
[2] [0] [0x6810] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6818] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6820] CONF [NPU_STORE, en=0]
[2] [0] [0x6824] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6828] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6830] CONV [#1206]
[2] [0] [0x6832] NOP 
[2] [0] [0x6834] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6838] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6840] CONV [#1207]
[2] [0] [0x6842] NOP 
[2] [0] [0x6844] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6848] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6850] CONV [#1208]
[2] [0] [0x6852] NOP 
[2] [0] [0x6854] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6858] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6860] CONV [#1209]
[2] [0] [0x6862] NOP 
[2] [0] [0x6864] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6868] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6870] CONV [#1210]
[2] [0] [0x6872] NOP 
[2] [0] [0x6874] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6878] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6880] CONV [#1211]
[2] [0] [0x6882] NOP 
[2] [0] [0x6884] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6888] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6890] CONV [#1212]
[2] [0] [0x6892] NOP 
[2] [0] [0x6894] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6898] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x68a0] CONV [#1213]
[2] [0] [0x68a2] NOP 
[2] [0] [0x68a4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x68a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x68b0] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x68b8] CONF [NPU_STORE, en=1]
[2] [0] [0x68bc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x68c4] CONV [#1214]
[2] [0] [0x68c6] NOP 
[2] [0] [0x68c8] CONF [NPU_NEXT0, ch_end=7, ch_start=7]
[2] [0] [0x68d0] CONF [NPU_NEXT2, line=196]
[2] [0] [0x68d4] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x68dc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x68e4] CONF [NPU_STORE, en=0]
[2] [0] [0x68e8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x68ec] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x68f4] CONV [#1215]
[2] [0] [0x68f6] NOP 
[2] [0] [0x68f8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x68fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6904] CONV [#1216]
[2] [0] [0x6906] NOP 
[2] [0] [0x6908] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x690c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6914] CONV [#1217]
[2] [0] [0x6916] NOP 
[2] [0] [0x6918] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x691c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6924] CONV [#1218]
[2] [0] [0x6926] NOP 
[2] [0] [0x6928] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x692c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6934] CONV [#1219]
[2] [0] [0x6936] NOP 
[2] [0] [0x6938] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x693c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6944] CONV [#1220]
[2] [0] [0x6946] NOP 
[2] [0] [0x6948] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x694c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6954] CONV [#1221]
[2] [0] [0x6956] NOP 
[2] [0] [0x6958] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x695c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6964] CONV [#1222]
[2] [0] [0x6966] NOP 
[2] [0] [0x6968] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x696c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6974] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x697c] CONF [NPU_STORE, en=1]
[2] [0] [0x6980] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6988] CONV [#1223]
[2] [0] [0x698a] NOP 
[2] [0] [0x698c] CONF [NPU_NEXT0, ch_end=8, ch_start=8]
[2] [0] [0x6994] CONF [NPU_NEXT2, line=224]
[2] [0] [0x6998] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x69a0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x69a8] CONF [NPU_STORE, en=0]
[2] [0] [0x69ac] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x69b0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x69b8] CONV [#1224]
[2] [0] [0x69ba] NOP 
[2] [0] [0x69bc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x69c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x69c8] CONV [#1225]
[2] [0] [0x69ca] NOP 
[2] [0] [0x69cc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x69d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x69d8] CONV [#1226]
[2] [0] [0x69da] NOP 
[2] [0] [0x69dc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x69e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x69e8] CONV [#1227]
[2] [0] [0x69ea] NOP 
[2] [0] [0x69ec] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x69f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x69f8] CONV [#1228]
[2] [0] [0x69fa] NOP 
[2] [0] [0x69fc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6a00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a08] CONV [#1229]
[2] [0] [0x6a0a] NOP 
[2] [0] [0x6a0c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6a10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a18] CONV [#1230]
[2] [0] [0x6a1a] NOP 
[2] [0] [0x6a1c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6a20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a28] CONV [#1231]
[2] [0] [0x6a2a] NOP 
[2] [0] [0x6a2c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6a30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a38] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6a40] CONF [NPU_STORE, en=1]
[2] [0] [0x6a44] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6a4c] CONV [#1232]
[2] [0] [0x6a4e] NOP 
[2] [0] [0x6a50] CONF [NPU_NEXT0, ch_end=9, ch_start=9]
[2] [0] [0x6a58] CONF [NPU_NEXT2, line=252]
[2] [0] [0x6a5c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6a64] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6a6c] CONF [NPU_STORE, en=0]
[2] [0] [0x6a70] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6a74] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a7c] CONV [#1233]
[2] [0] [0x6a7e] NOP 
[2] [0] [0x6a80] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6a84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a8c] CONV [#1234]
[2] [0] [0x6a8e] NOP 
[2] [0] [0x6a90] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6a94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6a9c] CONV [#1235]
[2] [0] [0x6a9e] NOP 
[2] [0] [0x6aa0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6aa4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6aac] CONV [#1236]
[2] [0] [0x6aae] NOP 
[2] [0] [0x6ab0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6ab4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6abc] CONV [#1237]
[2] [0] [0x6abe] NOP 
[2] [0] [0x6ac0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6ac4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6acc] CONV [#1238]
[2] [0] [0x6ace] NOP 
[2] [0] [0x6ad0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6ad4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6adc] CONV [#1239]
[2] [0] [0x6ade] NOP 
[2] [0] [0x6ae0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6ae4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6aec] CONV [#1240]
[2] [0] [0x6aee] NOP 
[2] [0] [0x6af0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6af4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6afc] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6b04] CONF [NPU_STORE, en=1]
[2] [0] [0x6b08] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6b10] CONV [#1241]
[2] [0] [0x6b12] NOP 
[2] [0] [0x6b14] CONF [NPU_NEXT0, ch_end=10, ch_start=10]
[2] [0] [0x6b1c] CONF [NPU_NEXT2, line=280]
[2] [0] [0x6b20] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6b28] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6b30] CONF [NPU_STORE, en=0]
[2] [0] [0x6b34] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6b38] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6b40] CONV [#1242]
[2] [0] [0x6b42] NOP 
[2] [0] [0x6b44] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6b48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6b50] CONV [#1243]
[2] [0] [0x6b52] NOP 
[2] [0] [0x6b54] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6b58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6b60] CONV [#1244]
[2] [0] [0x6b62] NOP 
[2] [0] [0x6b64] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6b68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6b70] CONV [#1245]
[2] [0] [0x6b72] NOP 
[2] [0] [0x6b74] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6b78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6b80] CONV [#1246]
[2] [0] [0x6b82] NOP 
[2] [0] [0x6b84] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6b88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6b90] CONV [#1247]
[2] [0] [0x6b92] NOP 
[2] [0] [0x6b94] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6b98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ba0] CONV [#1248]
[2] [0] [0x6ba2] NOP 
[2] [0] [0x6ba4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6ba8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6bb0] CONV [#1249]
[2] [0] [0x6bb2] NOP 
[2] [0] [0x6bb4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6bb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6bc0] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6bc8] CONF [NPU_STORE, en=1]
[2] [0] [0x6bcc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6bd4] CONV [#1250]
[2] [0] [0x6bd6] NOP 
[2] [0] [0x6bd8] CONF [NPU_NEXT0, ch_end=11, ch_start=11]
[2] [0] [0x6be0] CONF [NPU_NEXT2, line=308]
[2] [0] [0x6be4] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6bec] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6bf4] CONF [NPU_STORE, en=0]
[2] [0] [0x6bf8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6bfc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c04] CONV [#1251]
[2] [0] [0x6c06] NOP 
[2] [0] [0x6c08] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6c0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c14] CONV [#1252]
[2] [0] [0x6c16] NOP 
[2] [0] [0x6c18] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6c1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c24] CONV [#1253]
[2] [0] [0x6c26] NOP 
[2] [0] [0x6c28] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6c2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c34] CONV [#1254]
[2] [0] [0x6c36] NOP 
[2] [0] [0x6c38] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6c3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c44] CONV [#1255]
[2] [0] [0x6c46] NOP 
[2] [0] [0x6c48] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6c4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c54] CONV [#1256]
[2] [0] [0x6c56] NOP 
[2] [0] [0x6c58] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6c5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c64] CONV [#1257]
[2] [0] [0x6c66] NOP 
[2] [0] [0x6c68] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6c6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c74] CONV [#1258]
[2] [0] [0x6c76] NOP 
[2] [0] [0x6c78] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6c7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6c84] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6c8c] CONF [NPU_STORE, en=1]
[2] [0] [0x6c90] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6c98] CONV [#1259]
[2] [0] [0x6c9a] NOP 
[2] [0] [0x6c9c] CONF [NPU_NEXT0, ch_end=12, ch_start=12]
[2] [0] [0x6ca4] CONF [NPU_NEXT2, line=336]
[2] [0] [0x6ca8] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6cb0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6cb8] CONF [NPU_STORE, en=0]
[2] [0] [0x6cbc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6cc0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6cc8] CONV [#1260]
[2] [0] [0x6cca] NOP 
[2] [0] [0x6ccc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6cd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6cd8] CONV [#1261]
[2] [0] [0x6cda] NOP 
[2] [0] [0x6cdc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6ce0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ce8] CONV [#1262]
[2] [0] [0x6cea] NOP 
[2] [0] [0x6cec] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6cf0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6cf8] CONV [#1263]
[2] [0] [0x6cfa] NOP 
[2] [0] [0x6cfc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6d00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d08] CONV [#1264]
[2] [0] [0x6d0a] NOP 
[2] [0] [0x6d0c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6d10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d18] CONV [#1265]
[2] [0] [0x6d1a] NOP 
[2] [0] [0x6d1c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6d20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d28] CONV [#1266]
[2] [0] [0x6d2a] NOP 
[2] [0] [0x6d2c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6d30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d38] CONV [#1267]
[2] [0] [0x6d3a] NOP 
[2] [0] [0x6d3c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6d40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d48] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6d50] CONF [NPU_STORE, en=1]
[2] [0] [0x6d54] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6d5c] CONV [#1268]
[2] [0] [0x6d5e] NOP 
[2] [0] [0x6d60] CONF [NPU_NEXT0, ch_end=13, ch_start=13]
[2] [0] [0x6d68] CONF [NPU_NEXT2, line=364]
[2] [0] [0x6d6c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6d74] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6d7c] CONF [NPU_STORE, en=0]
[2] [0] [0x6d80] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6d84] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d8c] CONV [#1269]
[2] [0] [0x6d8e] NOP 
[2] [0] [0x6d90] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6d94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6d9c] CONV [#1270]
[2] [0] [0x6d9e] NOP 
[2] [0] [0x6da0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6da4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6dac] CONV [#1271]
[2] [0] [0x6dae] NOP 
[2] [0] [0x6db0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6db4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6dbc] CONV [#1272]
[2] [0] [0x6dbe] NOP 
[2] [0] [0x6dc0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6dc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6dcc] CONV [#1273]
[2] [0] [0x6dce] NOP 
[2] [0] [0x6dd0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6dd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ddc] CONV [#1274]
[2] [0] [0x6dde] NOP 
[2] [0] [0x6de0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6de4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6dec] CONV [#1275]
[2] [0] [0x6dee] NOP 
[2] [0] [0x6df0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6df4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6dfc] CONV [#1276]
[2] [0] [0x6dfe] NOP 
[2] [0] [0x6e00] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6e04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6e0c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6e14] CONF [NPU_STORE, en=1]
[2] [0] [0x6e18] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6e20] CONV [#1277]
[2] [0] [0x6e22] NOP 
[2] [0] [0x6e24] CONF [NPU_NEXT0, ch_end=14, ch_start=14]
[2] [0] [0x6e2c] CONF [NPU_NEXT2, line=392]
[2] [0] [0x6e30] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6e38] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6e40] CONF [NPU_STORE, en=0]
[2] [0] [0x6e44] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6e48] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6e50] CONV [#1278]
[2] [0] [0x6e52] NOP 
[2] [0] [0x6e54] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6e58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6e60] CONV [#1279]
[2] [0] [0x6e62] NOP 
[2] [0] [0x6e64] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6e68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6e70] CONV [#1280]
[2] [0] [0x6e72] NOP 
[2] [0] [0x6e74] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6e78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6e80] CONV [#1281]
[2] [0] [0x6e82] NOP 
[2] [0] [0x6e84] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6e88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6e90] CONV [#1282]
[2] [0] [0x6e92] NOP 
[2] [0] [0x6e94] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6e98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ea0] CONV [#1283]
[2] [0] [0x6ea2] NOP 
[2] [0] [0x6ea4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6ea8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6eb0] CONV [#1284]
[2] [0] [0x6eb2] NOP 
[2] [0] [0x6eb4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6eb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ec0] CONV [#1285]
[2] [0] [0x6ec2] NOP 
[2] [0] [0x6ec4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6ec8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ed0] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6ed8] CONF [NPU_STORE, en=1]
[2] [0] [0x6edc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6ee4] CONV [#1286]
[2] [0] [0x6ee6] NOP 
[2] [0] [0x6ee8] CONF [NPU_NEXT0, ch_end=15, ch_start=15]
[2] [0] [0x6ef0] CONF [NPU_NEXT2, line=420]
[2] [0] [0x6ef4] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6efc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6f04] CONF [NPU_STORE, en=0]
[2] [0] [0x6f08] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6f0c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f14] CONV [#1287]
[2] [0] [0x6f16] NOP 
[2] [0] [0x6f18] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6f1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f24] CONV [#1288]
[2] [0] [0x6f26] NOP 
[2] [0] [0x6f28] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6f2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f34] CONV [#1289]
[2] [0] [0x6f36] NOP 
[2] [0] [0x6f38] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x6f3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f44] CONV [#1290]
[2] [0] [0x6f46] NOP 
[2] [0] [0x6f48] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x6f4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f54] CONV [#1291]
[2] [0] [0x6f56] NOP 
[2] [0] [0x6f58] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x6f5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f64] CONV [#1292]
[2] [0] [0x6f66] NOP 
[2] [0] [0x6f68] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x6f6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f74] CONV [#1293]
[2] [0] [0x6f76] NOP 
[2] [0] [0x6f78] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x6f7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f84] CONV [#1294]
[2] [0] [0x6f86] NOP 
[2] [0] [0x6f88] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x6f8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6f94] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x6f9c] CONF [NPU_STORE, en=1]
[2] [0] [0x6fa0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x6fa8] CONV [#1295]
[2] [0] [0x6faa] NOP 
[2] [0] [0x6fac] CONF [NPU_NEXT0, ch_end=16, ch_start=16]
[2] [0] [0x6fb4] CONF [NPU_NEXT2, line=448]
[2] [0] [0x6fb8] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x6fc0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x6fc8] CONF [NPU_STORE, en=0]
[2] [0] [0x6fcc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x6fd0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6fd8] CONV [#1296]
[2] [0] [0x6fda] NOP 
[2] [0] [0x6fdc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x6fe0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6fe8] CONV [#1297]
[2] [0] [0x6fea] NOP 
[2] [0] [0x6fec] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x6ff0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x6ff8] CONV [#1298]
[2] [0] [0x6ffa] NOP 
[2] [0] [0x6ffc] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7000] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7008] CONV [#1299]
[2] [0] [0x700a] NOP 
[2] [0] [0x700c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7010] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7018] CONV [#1300]
[2] [0] [0x701a] NOP 
[2] [0] [0x701c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7020] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7028] CONV [#1301]
[2] [0] [0x702a] NOP 
[2] [0] [0x702c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7030] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7038] CONV [#1302]
[2] [0] [0x703a] NOP 
[2] [0] [0x703c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7040] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7048] CONV [#1303]
[2] [0] [0x704a] NOP 
[2] [0] [0x704c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7050] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7058] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7060] CONF [NPU_STORE, en=1]
[2] [0] [0x7064] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x706c] CONV [#1304]
[2] [0] [0x706e] NOP 
[2] [0] [0x7070] CONF [NPU_NEXT0, ch_end=17, ch_start=17]
[2] [0] [0x7078] CONF [NPU_NEXT2, line=476]
[2] [0] [0x707c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7084] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x708c] CONF [NPU_STORE, en=0]
[2] [0] [0x7090] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7094] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x709c] CONV [#1305]
[2] [0] [0x709e] NOP 
[2] [0] [0x70a0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x70a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x70ac] CONV [#1306]
[2] [0] [0x70ae] NOP 
[2] [0] [0x70b0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x70b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x70bc] CONV [#1307]
[2] [0] [0x70be] NOP 
[2] [0] [0x70c0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x70c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x70cc] CONV [#1308]
[2] [0] [0x70ce] NOP 
[2] [0] [0x70d0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x70d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x70dc] CONV [#1309]
[2] [0] [0x70de] NOP 
[2] [0] [0x70e0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x70e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x70ec] CONV [#1310]
[2] [0] [0x70ee] NOP 
[2] [0] [0x70f0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x70f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x70fc] CONV [#1311]
[2] [0] [0x70fe] NOP 
[2] [0] [0x7100] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7104] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x710c] CONV [#1312]
[2] [0] [0x710e] NOP 
[2] [0] [0x7110] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7114] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x711c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7124] CONF [NPU_STORE, en=1]
[2] [0] [0x7128] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7130] CONV [#1313]
[2] [0] [0x7132] NOP 
[2] [0] [0x7134] CONF [NPU_NEXT0, ch_end=18, ch_start=18]
[2] [0] [0x713c] CONF [NPU_NEXT2, line=504]
[2] [0] [0x7140] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7148] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7150] CONF [NPU_STORE, en=0]
[2] [0] [0x7154] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7158] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7160] CONV [#1314]
[2] [0] [0x7162] NOP 
[2] [0] [0x7164] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7168] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7170] CONV [#1315]
[2] [0] [0x7172] NOP 
[2] [0] [0x7174] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7178] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7180] CONV [#1316]
[2] [0] [0x7182] NOP 
[2] [0] [0x7184] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7188] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7190] CONV [#1317]
[2] [0] [0x7192] NOP 
[2] [0] [0x7194] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7198] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x71a0] CONV [#1318]
[2] [0] [0x71a2] NOP 
[2] [0] [0x71a4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x71a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x71b0] CONV [#1319]
[2] [0] [0x71b2] NOP 
[2] [0] [0x71b4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x71b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x71c0] CONV [#1320]
[2] [0] [0x71c2] NOP 
[2] [0] [0x71c4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x71c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x71d0] CONV [#1321]
[2] [0] [0x71d2] NOP 
[2] [0] [0x71d4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x71d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x71e0] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x71e8] CONF [NPU_STORE, en=1]
[2] [0] [0x71ec] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x71f4] CONV [#1322]
[2] [0] [0x71f6] NOP 
[2] [0] [0x71f8] CONF [NPU_NEXT0, ch_end=19, ch_start=19]
[2] [0] [0x7200] CONF [NPU_NEXT2, line=532]
[2] [0] [0x7204] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x720c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7214] CONF [NPU_STORE, en=0]
[2] [0] [0x7218] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x721c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7224] CONV [#1323]
[2] [0] [0x7226] NOP 
[2] [0] [0x7228] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x722c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7234] CONV [#1324]
[2] [0] [0x7236] NOP 
[2] [0] [0x7238] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x723c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7244] CONV [#1325]
[2] [0] [0x7246] NOP 
[2] [0] [0x7248] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x724c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7254] CONV [#1326]
[2] [0] [0x7256] NOP 
[2] [0] [0x7258] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x725c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7264] CONV [#1327]
[2] [0] [0x7266] NOP 
[2] [0] [0x7268] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x726c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7274] CONV [#1328]
[2] [0] [0x7276] NOP 
[2] [0] [0x7278] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x727c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7284] CONV [#1329]
[2] [0] [0x7286] NOP 
[2] [0] [0x7288] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x728c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7294] CONV [#1330]
[2] [0] [0x7296] NOP 
[2] [0] [0x7298] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x729c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x72a4] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x72ac] CONF [NPU_STORE, en=1]
[2] [0] [0x72b0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x72b8] CONV [#1331]
[2] [0] [0x72ba] NOP 
[2] [0] [0x72bc] CONF [NPU_NEXT0, ch_end=20, ch_start=20]
[2] [0] [0x72c4] CONF [NPU_NEXT2, line=560]
[2] [0] [0x72c8] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x72d0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x72d8] CONF [NPU_STORE, en=0]
[2] [0] [0x72dc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x72e0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x72e8] CONV [#1332]
[2] [0] [0x72ea] NOP 
[2] [0] [0x72ec] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x72f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x72f8] CONV [#1333]
[2] [0] [0x72fa] NOP 
[2] [0] [0x72fc] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7300] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7308] CONV [#1334]
[2] [0] [0x730a] NOP 
[2] [0] [0x730c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7310] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7318] CONV [#1335]
[2] [0] [0x731a] NOP 
[2] [0] [0x731c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7320] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7328] CONV [#1336]
[2] [0] [0x732a] NOP 
[2] [0] [0x732c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7330] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7338] CONV [#1337]
[2] [0] [0x733a] NOP 
[2] [0] [0x733c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7340] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7348] CONV [#1338]
[2] [0] [0x734a] NOP 
[2] [0] [0x734c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7350] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7358] CONV [#1339]
[2] [0] [0x735a] NOP 
[2] [0] [0x735c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7360] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7368] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7370] CONF [NPU_STORE, en=1]
[2] [0] [0x7374] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x737c] CONV [#1340]
[2] [0] [0x737e] NOP 
[2] [0] [0x7380] CONF [NPU_NEXT0, ch_end=21, ch_start=21]
[2] [0] [0x7388] CONF [NPU_NEXT2, line=588]
[2] [0] [0x738c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7394] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x739c] CONF [NPU_STORE, en=0]
[2] [0] [0x73a0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x73a4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x73ac] CONV [#1341]
[2] [0] [0x73ae] NOP 
[2] [0] [0x73b0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x73b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x73bc] CONV [#1342]
[2] [0] [0x73be] NOP 
[2] [0] [0x73c0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x73c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x73cc] CONV [#1343]
[2] [0] [0x73ce] NOP 
[2] [0] [0x73d0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x73d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x73dc] CONV [#1344]
[2] [0] [0x73de] NOP 
[2] [0] [0x73e0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x73e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x73ec] CONV [#1345]
[2] [0] [0x73ee] NOP 
[2] [0] [0x73f0] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x73f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x73fc] CONV [#1346]
[2] [0] [0x73fe] NOP 
[2] [0] [0x7400] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7404] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x740c] CONV [#1347]
[2] [0] [0x740e] NOP 
[2] [0] [0x7410] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7414] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x741c] CONV [#1348]
[2] [0] [0x741e] NOP 
[2] [0] [0x7420] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7424] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x742c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7434] CONF [NPU_STORE, en=1]
[2] [0] [0x7438] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7440] CONV [#1349]
[2] [0] [0x7442] NOP 
[2] [0] [0x7444] CONF [NPU_NEXT0, ch_end=22, ch_start=22]
[2] [0] [0x744c] CONF [NPU_NEXT2, line=616]
[2] [0] [0x7450] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7458] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7460] CONF [NPU_STORE, en=0]
[2] [0] [0x7464] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7468] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7470] CONV [#1350]
[2] [0] [0x7472] NOP 
[2] [0] [0x7474] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7478] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7480] CONV [#1351]
[2] [0] [0x7482] NOP 
[2] [0] [0x7484] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7488] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7490] CONV [#1352]
[2] [0] [0x7492] NOP 
[2] [0] [0x7494] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7498] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x74a0] CONV [#1353]
[2] [0] [0x74a2] NOP 
[2] [0] [0x74a4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x74a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x74b0] CONV [#1354]
[2] [0] [0x74b2] NOP 
[2] [0] [0x74b4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x74b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x74c0] CONV [#1355]
[2] [0] [0x74c2] NOP 
[2] [0] [0x74c4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x74c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x74d0] CONV [#1356]
[2] [0] [0x74d2] NOP 
[2] [0] [0x74d4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x74d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x74e0] CONV [#1357]
[2] [0] [0x74e2] NOP 
[2] [0] [0x74e4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x74e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x74f0] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x74f8] CONF [NPU_STORE, en=1]
[2] [0] [0x74fc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7504] CONV [#1358]
[2] [0] [0x7506] NOP 
[2] [0] [0x7508] CONF [NPU_NEXT0, ch_end=23, ch_start=23]
[2] [0] [0x7510] CONF [NPU_NEXT2, line=644]
[2] [0] [0x7514] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x751c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7524] CONF [NPU_STORE, en=0]
[2] [0] [0x7528] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x752c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7534] CONV [#1359]
[2] [0] [0x7536] NOP 
[2] [0] [0x7538] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x753c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7544] CONV [#1360]
[2] [0] [0x7546] NOP 
[2] [0] [0x7548] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x754c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7554] CONV [#1361]
[2] [0] [0x7556] NOP 
[2] [0] [0x7558] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x755c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7564] CONV [#1362]
[2] [0] [0x7566] NOP 
[2] [0] [0x7568] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x756c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7574] CONV [#1363]
[2] [0] [0x7576] NOP 
[2] [0] [0x7578] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x757c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7584] CONV [#1364]
[2] [0] [0x7586] NOP 
[2] [0] [0x7588] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x758c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7594] CONV [#1365]
[2] [0] [0x7596] NOP 
[2] [0] [0x7598] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x759c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x75a4] CONV [#1366]
[2] [0] [0x75a6] NOP 
[2] [0] [0x75a8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x75ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x75b4] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x75bc] CONF [NPU_STORE, en=1]
[2] [0] [0x75c0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x75c8] CONV [#1367]
[2] [0] [0x75ca] NOP 
[2] [0] [0x75cc] CONF [NPU_NEXT0, ch_end=24, ch_start=24]
[2] [0] [0x75d4] CONF [NPU_NEXT2, line=672]
[2] [0] [0x75d8] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x75e0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x75e8] CONF [NPU_STORE, en=0]
[2] [0] [0x75ec] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x75f0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x75f8] CONV [#1368]
[2] [0] [0x75fa] NOP 
[2] [0] [0x75fc] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7600] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7608] CONV [#1369]
[2] [0] [0x760a] NOP 
[2] [0] [0x760c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7610] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7618] CONV [#1370]
[2] [0] [0x761a] NOP 
[2] [0] [0x761c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7620] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7628] CONV [#1371]
[2] [0] [0x762a] NOP 
[2] [0] [0x762c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7630] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7638] CONV [#1372]
[2] [0] [0x763a] NOP 
[2] [0] [0x763c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7640] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7648] CONV [#1373]
[2] [0] [0x764a] NOP 
[2] [0] [0x764c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7650] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7658] CONV [#1374]
[2] [0] [0x765a] NOP 
[2] [0] [0x765c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7660] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7668] CONV [#1375]
[2] [0] [0x766a] NOP 
[2] [0] [0x766c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7670] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7678] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7680] CONF [NPU_STORE, en=1]
[2] [0] [0x7684] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x768c] CONV [#1376]
[2] [0] [0x768e] NOP 
[2] [0] [0x7690] CONF [NPU_NEXT0, ch_end=25, ch_start=25]
[2] [0] [0x7698] CONF [NPU_NEXT2, line=700]
[2] [0] [0x769c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x76a4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x76ac] CONF [NPU_STORE, en=0]
[2] [0] [0x76b0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x76b4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x76bc] CONV [#1377]
[2] [0] [0x76be] NOP 
[2] [0] [0x76c0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x76c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x76cc] CONV [#1378]
[2] [0] [0x76ce] NOP 
[2] [0] [0x76d0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x76d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x76dc] CONV [#1379]
[2] [0] [0x76de] NOP 
[2] [0] [0x76e0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x76e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x76ec] CONV [#1380]
[2] [0] [0x76ee] NOP 
[2] [0] [0x76f0] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x76f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x76fc] CONV [#1381]
[2] [0] [0x76fe] NOP 
[2] [0] [0x7700] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7704] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x770c] CONV [#1382]
[2] [0] [0x770e] NOP 
[2] [0] [0x7710] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7714] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x771c] CONV [#1383]
[2] [0] [0x771e] NOP 
[2] [0] [0x7720] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7724] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x772c] CONV [#1384]
[2] [0] [0x772e] NOP 
[2] [0] [0x7730] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7734] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x773c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7744] CONF [NPU_STORE, en=1]
[2] [0] [0x7748] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7750] CONV [#1385]
[2] [0] [0x7752] NOP 
[2] [0] [0x7754] CONF [NPU_NEXT0, ch_end=26, ch_start=26]
[2] [0] [0x775c] CONF [NPU_NEXT2, line=728]
[2] [0] [0x7760] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7768] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7770] CONF [NPU_STORE, en=0]
[2] [0] [0x7774] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7778] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7780] CONV [#1386]
[2] [0] [0x7782] NOP 
[2] [0] [0x7784] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7788] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7790] CONV [#1387]
[2] [0] [0x7792] NOP 
[2] [0] [0x7794] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7798] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x77a0] CONV [#1388]
[2] [0] [0x77a2] NOP 
[2] [0] [0x77a4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x77a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x77b0] CONV [#1389]
[2] [0] [0x77b2] NOP 
[2] [0] [0x77b4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x77b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x77c0] CONV [#1390]
[2] [0] [0x77c2] NOP 
[2] [0] [0x77c4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x77c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x77d0] CONV [#1391]
[2] [0] [0x77d2] NOP 
[2] [0] [0x77d4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x77d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x77e0] CONV [#1392]
[2] [0] [0x77e2] NOP 
[2] [0] [0x77e4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x77e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x77f0] CONV [#1393]
[2] [0] [0x77f2] NOP 
[2] [0] [0x77f4] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x77f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7800] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7808] CONF [NPU_STORE, en=1]
[2] [0] [0x780c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7814] CONV [#1394]
[2] [0] [0x7816] NOP 
[2] [0] [0x7818] CONF [NPU_NEXT0, ch_end=27, ch_start=27]
[2] [0] [0x7820] CONF [NPU_NEXT2, line=756]
[2] [0] [0x7824] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x782c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7834] CONF [NPU_STORE, en=0]
[2] [0] [0x7838] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x783c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7844] CONV [#1395]
[2] [0] [0x7846] NOP 
[2] [0] [0x7848] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x784c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7854] CONV [#1396]
[2] [0] [0x7856] NOP 
[2] [0] [0x7858] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x785c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7864] CONV [#1397]
[2] [0] [0x7866] NOP 
[2] [0] [0x7868] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x786c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7874] CONV [#1398]
[2] [0] [0x7876] NOP 
[2] [0] [0x7878] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x787c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7884] CONV [#1399]
[2] [0] [0x7886] NOP 
[2] [0] [0x7888] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x788c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7894] CONV [#1400]
[2] [0] [0x7896] NOP 
[2] [0] [0x7898] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x789c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x78a4] CONV [#1401]
[2] [0] [0x78a6] NOP 
[2] [0] [0x78a8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x78ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x78b4] CONV [#1402]
[2] [0] [0x78b6] NOP 
[2] [0] [0x78b8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x78bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x78c4] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x78cc] CONF [NPU_STORE, en=1]
[2] [0] [0x78d0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x78d8] CONV [#1403]
[2] [0] [0x78da] NOP 
[2] [0] [0x78dc] CONF [NPU_NEXT0, ch_end=28, ch_start=28]
[2] [0] [0x78e4] CONF [NPU_NEXT2, line=784]
[2] [0] [0x78e8] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x78f0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x78f8] CONF [NPU_STORE, en=0]
[2] [0] [0x78fc] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7900] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7908] CONV [#1404]
[2] [0] [0x790a] NOP 
[2] [0] [0x790c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7910] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7918] CONV [#1405]
[2] [0] [0x791a] NOP 
[2] [0] [0x791c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7920] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7928] CONV [#1406]
[2] [0] [0x792a] NOP 
[2] [0] [0x792c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7930] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7938] CONV [#1407]
[2] [0] [0x793a] NOP 
[2] [0] [0x793c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7940] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7948] CONV [#1408]
[2] [0] [0x794a] NOP 
[2] [0] [0x794c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7950] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7958] CONV [#1409]
[2] [0] [0x795a] NOP 
[2] [0] [0x795c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7960] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7968] CONV [#1410]
[2] [0] [0x796a] NOP 
[2] [0] [0x796c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7970] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7978] CONV [#1411]
[2] [0] [0x797a] NOP 
[2] [0] [0x797c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7980] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7988] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7990] CONF [NPU_STORE, en=1]
[2] [0] [0x7994] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x799c] CONV [#1412]
[2] [0] [0x799e] NOP 
[2] [0] [0x79a0] CONF [NPU_NEXT0, ch_end=29, ch_start=29]
[2] [0] [0x79a8] CONF [NPU_NEXT2, line=812]
[2] [0] [0x79ac] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x79b4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x79bc] CONF [NPU_STORE, en=0]
[2] [0] [0x79c0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x79c4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x79cc] CONV [#1413]
[2] [0] [0x79ce] NOP 
[2] [0] [0x79d0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x79d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x79dc] CONV [#1414]
[2] [0] [0x79de] NOP 
[2] [0] [0x79e0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x79e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x79ec] CONV [#1415]
[2] [0] [0x79ee] NOP 
[2] [0] [0x79f0] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x79f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x79fc] CONV [#1416]
[2] [0] [0x79fe] NOP 
[2] [0] [0x7a00] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7a04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7a0c] CONV [#1417]
[2] [0] [0x7a0e] NOP 
[2] [0] [0x7a10] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7a14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7a1c] CONV [#1418]
[2] [0] [0x7a1e] NOP 
[2] [0] [0x7a20] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7a24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7a2c] CONV [#1419]
[2] [0] [0x7a2e] NOP 
[2] [0] [0x7a30] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7a34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7a3c] CONV [#1420]
[2] [0] [0x7a3e] NOP 
[2] [0] [0x7a40] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7a44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7a4c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7a54] CONF [NPU_STORE, en=1]
[2] [0] [0x7a58] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7a60] CONV [#1421]
[2] [0] [0x7a62] NOP 
[2] [0] [0x7a64] CONF [NPU_NEXT0, ch_end=30, ch_start=30]
[2] [0] [0x7a6c] CONF [NPU_NEXT2, line=840]
[2] [0] [0x7a70] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7a78] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7a80] CONF [NPU_STORE, en=0]
[2] [0] [0x7a84] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7a88] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7a90] CONV [#1422]
[2] [0] [0x7a92] NOP 
[2] [0] [0x7a94] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7a98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7aa0] CONV [#1423]
[2] [0] [0x7aa2] NOP 
[2] [0] [0x7aa4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7aa8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ab0] CONV [#1424]
[2] [0] [0x7ab2] NOP 
[2] [0] [0x7ab4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7ab8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ac0] CONV [#1425]
[2] [0] [0x7ac2] NOP 
[2] [0] [0x7ac4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7ac8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ad0] CONV [#1426]
[2] [0] [0x7ad2] NOP 
[2] [0] [0x7ad4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7ad8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ae0] CONV [#1427]
[2] [0] [0x7ae2] NOP 
[2] [0] [0x7ae4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7ae8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7af0] CONV [#1428]
[2] [0] [0x7af2] NOP 
[2] [0] [0x7af4] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7af8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b00] CONV [#1429]
[2] [0] [0x7b02] NOP 
[2] [0] [0x7b04] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7b08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b10] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7b18] CONF [NPU_STORE, en=1]
[2] [0] [0x7b1c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7b24] CONV [#1430]
[2] [0] [0x7b26] NOP 
[2] [0] [0x7b28] CONF [NPU_NEXT0, ch_end=31, ch_start=31]
[2] [0] [0x7b30] CONF [NPU_NEXT2, line=868]
[2] [0] [0x7b34] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7b3c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7b44] CONF [NPU_STORE, en=0]
[2] [0] [0x7b48] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7b4c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b54] CONV [#1431]
[2] [0] [0x7b56] NOP 
[2] [0] [0x7b58] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7b5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b64] CONV [#1432]
[2] [0] [0x7b66] NOP 
[2] [0] [0x7b68] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7b6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b74] CONV [#1433]
[2] [0] [0x7b76] NOP 
[2] [0] [0x7b78] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7b7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b84] CONV [#1434]
[2] [0] [0x7b86] NOP 
[2] [0] [0x7b88] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7b8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7b94] CONV [#1435]
[2] [0] [0x7b96] NOP 
[2] [0] [0x7b98] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7b9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ba4] CONV [#1436]
[2] [0] [0x7ba6] NOP 
[2] [0] [0x7ba8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7bac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7bb4] CONV [#1437]
[2] [0] [0x7bb6] NOP 
[2] [0] [0x7bb8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7bbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7bc4] CONV [#1438]
[2] [0] [0x7bc6] NOP 
[2] [0] [0x7bc8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7bcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7bd4] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7bdc] CONF [NPU_STORE, en=1]
[2] [0] [0x7be0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7be8] CONV [#1439]
[2] [0] [0x7bea] NOP 
[2] [0] [0x7bec] CONF [NPU_NEXT0, ch_end=32, ch_start=32]
[2] [0] [0x7bf4] CONF [NPU_NEXT2, line=896]
[2] [0] [0x7bf8] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7c00] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7c08] CONF [NPU_STORE, en=0]
[2] [0] [0x7c0c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7c10] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c18] CONV [#1440]
[2] [0] [0x7c1a] NOP 
[2] [0] [0x7c1c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7c20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c28] CONV [#1441]
[2] [0] [0x7c2a] NOP 
[2] [0] [0x7c2c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7c30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c38] CONV [#1442]
[2] [0] [0x7c3a] NOP 
[2] [0] [0x7c3c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7c40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c48] CONV [#1443]
[2] [0] [0x7c4a] NOP 
[2] [0] [0x7c4c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7c50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c58] CONV [#1444]
[2] [0] [0x7c5a] NOP 
[2] [0] [0x7c5c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7c60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c68] CONV [#1445]
[2] [0] [0x7c6a] NOP 
[2] [0] [0x7c6c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7c70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c78] CONV [#1446]
[2] [0] [0x7c7a] NOP 
[2] [0] [0x7c7c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7c80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c88] CONV [#1447]
[2] [0] [0x7c8a] NOP 
[2] [0] [0x7c8c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7c90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7c98] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7ca0] CONF [NPU_STORE, en=1]
[2] [0] [0x7ca4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7cac] CONV [#1448]
[2] [0] [0x7cae] NOP 
[2] [0] [0x7cb0] CONF [NPU_NEXT0, ch_end=33, ch_start=33]
[2] [0] [0x7cb8] CONF [NPU_NEXT2, line=924]
[2] [0] [0x7cbc] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7cc4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7ccc] CONF [NPU_STORE, en=0]
[2] [0] [0x7cd0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7cd4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7cdc] CONV [#1449]
[2] [0] [0x7cde] NOP 
[2] [0] [0x7ce0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7ce4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7cec] CONV [#1450]
[2] [0] [0x7cee] NOP 
[2] [0] [0x7cf0] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7cf4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7cfc] CONV [#1451]
[2] [0] [0x7cfe] NOP 
[2] [0] [0x7d00] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7d04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7d0c] CONV [#1452]
[2] [0] [0x7d0e] NOP 
[2] [0] [0x7d10] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7d14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7d1c] CONV [#1453]
[2] [0] [0x7d1e] NOP 
[2] [0] [0x7d20] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7d24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7d2c] CONV [#1454]
[2] [0] [0x7d2e] NOP 
[2] [0] [0x7d30] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7d34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7d3c] CONV [#1455]
[2] [0] [0x7d3e] NOP 
[2] [0] [0x7d40] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7d44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7d4c] CONV [#1456]
[2] [0] [0x7d4e] NOP 
[2] [0] [0x7d50] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7d54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7d5c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7d64] CONF [NPU_STORE, en=1]
[2] [0] [0x7d68] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7d70] CONV [#1457]
[2] [0] [0x7d72] NOP 
[2] [0] [0x7d74] CONF [NPU_NEXT0, ch_end=34, ch_start=34]
[2] [0] [0x7d7c] CONF [NPU_NEXT2, line=952]
[2] [0] [0x7d80] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7d88] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7d90] CONF [NPU_STORE, en=0]
[2] [0] [0x7d94] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7d98] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7da0] CONV [#1458]
[2] [0] [0x7da2] NOP 
[2] [0] [0x7da4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7da8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7db0] CONV [#1459]
[2] [0] [0x7db2] NOP 
[2] [0] [0x7db4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7db8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7dc0] CONV [#1460]
[2] [0] [0x7dc2] NOP 
[2] [0] [0x7dc4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7dc8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7dd0] CONV [#1461]
[2] [0] [0x7dd2] NOP 
[2] [0] [0x7dd4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7dd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7de0] CONV [#1462]
[2] [0] [0x7de2] NOP 
[2] [0] [0x7de4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7de8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7df0] CONV [#1463]
[2] [0] [0x7df2] NOP 
[2] [0] [0x7df4] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7df8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e00] CONV [#1464]
[2] [0] [0x7e02] NOP 
[2] [0] [0x7e04] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7e08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e10] CONV [#1465]
[2] [0] [0x7e12] NOP 
[2] [0] [0x7e14] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7e18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e20] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7e28] CONF [NPU_STORE, en=1]
[2] [0] [0x7e2c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7e34] CONV [#1466]
[2] [0] [0x7e36] NOP 
[2] [0] [0x7e38] CONF [NPU_NEXT0, ch_end=35, ch_start=35]
[2] [0] [0x7e40] CONF [NPU_NEXT2, line=980]
[2] [0] [0x7e44] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7e4c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7e54] CONF [NPU_STORE, en=0]
[2] [0] [0x7e58] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7e5c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e64] CONV [#1467]
[2] [0] [0x7e66] NOP 
[2] [0] [0x7e68] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7e6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e74] CONV [#1468]
[2] [0] [0x7e76] NOP 
[2] [0] [0x7e78] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7e7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e84] CONV [#1469]
[2] [0] [0x7e86] NOP 
[2] [0] [0x7e88] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7e8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7e94] CONV [#1470]
[2] [0] [0x7e96] NOP 
[2] [0] [0x7e98] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7e9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ea4] CONV [#1471]
[2] [0] [0x7ea6] NOP 
[2] [0] [0x7ea8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7eac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7eb4] CONV [#1472]
[2] [0] [0x7eb6] NOP 
[2] [0] [0x7eb8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7ebc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ec4] CONV [#1473]
[2] [0] [0x7ec6] NOP 
[2] [0] [0x7ec8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7ecc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ed4] CONV [#1474]
[2] [0] [0x7ed6] NOP 
[2] [0] [0x7ed8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7edc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ee4] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7eec] CONF [NPU_STORE, en=1]
[2] [0] [0x7ef0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7ef8] CONV [#1475]
[2] [0] [0x7efa] NOP 
[2] [0] [0x7efc] CONF [NPU_NEXT0, ch_end=36, ch_start=36]
[2] [0] [0x7f04] CONF [NPU_NEXT2, line=1008]
[2] [0] [0x7f08] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7f10] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7f18] CONF [NPU_STORE, en=0]
[2] [0] [0x7f1c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7f20] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f28] CONV [#1476]
[2] [0] [0x7f2a] NOP 
[2] [0] [0x7f2c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7f30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f38] CONV [#1477]
[2] [0] [0x7f3a] NOP 
[2] [0] [0x7f3c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x7f40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f48] CONV [#1478]
[2] [0] [0x7f4a] NOP 
[2] [0] [0x7f4c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x7f50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f58] CONV [#1479]
[2] [0] [0x7f5a] NOP 
[2] [0] [0x7f5c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x7f60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f68] CONV [#1480]
[2] [0] [0x7f6a] NOP 
[2] [0] [0x7f6c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x7f70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f78] CONV [#1481]
[2] [0] [0x7f7a] NOP 
[2] [0] [0x7f7c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x7f80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f88] CONV [#1482]
[2] [0] [0x7f8a] NOP 
[2] [0] [0x7f8c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x7f90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7f98] CONV [#1483]
[2] [0] [0x7f9a] NOP 
[2] [0] [0x7f9c] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x7fa0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7fa8] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x7fb0] CONF [NPU_STORE, en=1]
[2] [0] [0x7fb4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x7fbc] CONV [#1484]
[2] [0] [0x7fbe] NOP 
[2] [0] [0x7fc0] CONF [NPU_NEXT0, ch_end=37, ch_start=37]
[2] [0] [0x7fc8] CONF [NPU_NEXT2, line=1036]
[2] [0] [0x7fcc] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x7fd4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x7fdc] CONF [NPU_STORE, en=0]
[2] [0] [0x7fe0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x7fe4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7fec] CONV [#1485]
[2] [0] [0x7fee] NOP 
[2] [0] [0x7ff0] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x7ff4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x7ffc] CONV [#1486]
[2] [0] [0x7ffe] NOP 
[2] [0] [0x8000] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8004] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x800c] CONV [#1487]
[2] [0] [0x800e] NOP 
[2] [0] [0x8010] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8014] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x801c] CONV [#1488]
[2] [0] [0x801e] NOP 
[2] [0] [0x8020] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8024] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x802c] CONV [#1489]
[2] [0] [0x802e] NOP 
[2] [0] [0x8030] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8034] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x803c] CONV [#1490]
[2] [0] [0x803e] NOP 
[2] [0] [0x8040] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8044] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x804c] CONV [#1491]
[2] [0] [0x804e] NOP 
[2] [0] [0x8050] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8054] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x805c] CONV [#1492]
[2] [0] [0x805e] NOP 
[2] [0] [0x8060] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8064] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x806c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8074] CONF [NPU_STORE, en=1]
[2] [0] [0x8078] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8080] CONV [#1493]
[2] [0] [0x8082] NOP 
[2] [0] [0x8084] CONF [NPU_NEXT0, ch_end=38, ch_start=38]
[2] [0] [0x808c] CONF [NPU_NEXT2, line=1064]
[2] [0] [0x8090] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8098] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x80a0] CONF [NPU_STORE, en=0]
[2] [0] [0x80a4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x80a8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x80b0] CONV [#1494]
[2] [0] [0x80b2] NOP 
[2] [0] [0x80b4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x80b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x80c0] CONV [#1495]
[2] [0] [0x80c2] NOP 
[2] [0] [0x80c4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x80c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x80d0] CONV [#1496]
[2] [0] [0x80d2] NOP 
[2] [0] [0x80d4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x80d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x80e0] CONV [#1497]
[2] [0] [0x80e2] NOP 
[2] [0] [0x80e4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x80e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x80f0] CONV [#1498]
[2] [0] [0x80f2] NOP 
[2] [0] [0x80f4] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x80f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8100] CONV [#1499]
[2] [0] [0x8102] NOP 
[2] [0] [0x8104] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8108] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8110] CONV [#1500]
[2] [0] [0x8112] NOP 
[2] [0] [0x8114] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8118] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8120] CONV [#1501]
[2] [0] [0x8122] NOP 
[2] [0] [0x8124] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8128] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8130] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8138] CONF [NPU_STORE, en=1]
[2] [0] [0x813c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8144] CONV [#1502]
[2] [0] [0x8146] NOP 
[2] [0] [0x8148] CONF [NPU_NEXT0, ch_end=39, ch_start=39]
[2] [0] [0x8150] CONF [NPU_NEXT2, line=1092]
[2] [0] [0x8154] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x815c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8164] CONF [NPU_STORE, en=0]
[2] [0] [0x8168] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x816c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8174] CONV [#1503]
[2] [0] [0x8176] NOP 
[2] [0] [0x8178] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x817c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8184] CONV [#1504]
[2] [0] [0x8186] NOP 
[2] [0] [0x8188] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x818c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8194] CONV [#1505]
[2] [0] [0x8196] NOP 
[2] [0] [0x8198] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x819c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x81a4] CONV [#1506]
[2] [0] [0x81a6] NOP 
[2] [0] [0x81a8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x81ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x81b4] CONV [#1507]
[2] [0] [0x81b6] NOP 
[2] [0] [0x81b8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x81bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x81c4] CONV [#1508]
[2] [0] [0x81c6] NOP 
[2] [0] [0x81c8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x81cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x81d4] CONV [#1509]
[2] [0] [0x81d6] NOP 
[2] [0] [0x81d8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x81dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x81e4] CONV [#1510]
[2] [0] [0x81e6] NOP 
[2] [0] [0x81e8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x81ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x81f4] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x81fc] CONF [NPU_STORE, en=1]
[2] [0] [0x8200] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8208] CONV [#1511]
[2] [0] [0x820a] NOP 
[2] [0] [0x820c] CONF [NPU_NEXT0, ch_end=40, ch_start=40]
[2] [0] [0x8214] CONF [NPU_NEXT2, line=1120]
[2] [0] [0x8218] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8220] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8228] CONF [NPU_STORE, en=0]
[2] [0] [0x822c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8230] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8238] CONV [#1512]
[2] [0] [0x823a] NOP 
[2] [0] [0x823c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8240] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8248] CONV [#1513]
[2] [0] [0x824a] NOP 
[2] [0] [0x824c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8250] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8258] CONV [#1514]
[2] [0] [0x825a] NOP 
[2] [0] [0x825c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8260] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8268] CONV [#1515]
[2] [0] [0x826a] NOP 
[2] [0] [0x826c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8270] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8278] CONV [#1516]
[2] [0] [0x827a] NOP 
[2] [0] [0x827c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8280] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8288] CONV [#1517]
[2] [0] [0x828a] NOP 
[2] [0] [0x828c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8290] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8298] CONV [#1518]
[2] [0] [0x829a] NOP 
[2] [0] [0x829c] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x82a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x82a8] CONV [#1519]
[2] [0] [0x82aa] NOP 
[2] [0] [0x82ac] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x82b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x82b8] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x82c0] CONF [NPU_STORE, en=1]
[2] [0] [0x82c4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x82cc] CONV [#1520]
[2] [0] [0x82ce] NOP 
[2] [0] [0x82d0] CONF [NPU_NEXT0, ch_end=41, ch_start=41]
[2] [0] [0x82d8] CONF [NPU_NEXT2, line=1148]
[2] [0] [0x82dc] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x82e4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x82ec] CONF [NPU_STORE, en=0]
[2] [0] [0x82f0] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x82f4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x82fc] CONV [#1521]
[2] [0] [0x82fe] NOP 
[2] [0] [0x8300] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8304] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x830c] CONV [#1522]
[2] [0] [0x830e] NOP 
[2] [0] [0x8310] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8314] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x831c] CONV [#1523]
[2] [0] [0x831e] NOP 
[2] [0] [0x8320] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8324] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x832c] CONV [#1524]
[2] [0] [0x832e] NOP 
[2] [0] [0x8330] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8334] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x833c] CONV [#1525]
[2] [0] [0x833e] NOP 
[2] [0] [0x8340] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8344] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x834c] CONV [#1526]
[2] [0] [0x834e] NOP 
[2] [0] [0x8350] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8354] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x835c] CONV [#1527]
[2] [0] [0x835e] NOP 
[2] [0] [0x8360] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8364] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x836c] CONV [#1528]
[2] [0] [0x836e] NOP 
[2] [0] [0x8370] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8374] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x837c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8384] CONF [NPU_STORE, en=1]
[2] [0] [0x8388] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8390] CONV [#1529]
[2] [0] [0x8392] NOP 
[2] [0] [0x8394] CONF [NPU_NEXT0, ch_end=42, ch_start=42]
[2] [0] [0x839c] CONF [NPU_NEXT2, line=1176]
[2] [0] [0x83a0] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x83a8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x83b0] CONF [NPU_STORE, en=0]
[2] [0] [0x83b4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x83b8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x83c0] CONV [#1530]
[2] [0] [0x83c2] NOP 
[2] [0] [0x83c4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x83c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x83d0] CONV [#1531]
[2] [0] [0x83d2] NOP 
[2] [0] [0x83d4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x83d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x83e0] CONV [#1532]
[2] [0] [0x83e2] NOP 
[2] [0] [0x83e4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x83e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x83f0] CONV [#1533]
[2] [0] [0x83f2] NOP 
[2] [0] [0x83f4] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x83f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8400] CONV [#1534]
[2] [0] [0x8402] NOP 
[2] [0] [0x8404] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8408] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8410] CONV [#1535]
[2] [0] [0x8412] NOP 
[2] [0] [0x8414] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8418] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8420] CONV [#1536]
[2] [0] [0x8422] NOP 
[2] [0] [0x8424] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8428] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8430] CONV [#1537]
[2] [0] [0x8432] NOP 
[2] [0] [0x8434] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8438] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8440] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8448] CONF [NPU_STORE, en=1]
[2] [0] [0x844c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8454] CONV [#1538]
[2] [0] [0x8456] NOP 
[2] [0] [0x8458] CONF [NPU_NEXT0, ch_end=43, ch_start=43]
[2] [0] [0x8460] CONF [NPU_NEXT2, line=1204]
[2] [0] [0x8464] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x846c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8474] CONF [NPU_STORE, en=0]
[2] [0] [0x8478] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x847c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8484] CONV [#1539]
[2] [0] [0x8486] NOP 
[2] [0] [0x8488] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x848c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8494] CONV [#1540]
[2] [0] [0x8496] NOP 
[2] [0] [0x8498] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x849c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x84a4] CONV [#1541]
[2] [0] [0x84a6] NOP 
[2] [0] [0x84a8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x84ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x84b4] CONV [#1542]
[2] [0] [0x84b6] NOP 
[2] [0] [0x84b8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x84bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x84c4] CONV [#1543]
[2] [0] [0x84c6] NOP 
[2] [0] [0x84c8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x84cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x84d4] CONV [#1544]
[2] [0] [0x84d6] NOP 
[2] [0] [0x84d8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x84dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x84e4] CONV [#1545]
[2] [0] [0x84e6] NOP 
[2] [0] [0x84e8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x84ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x84f4] CONV [#1546]
[2] [0] [0x84f6] NOP 
[2] [0] [0x84f8] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x84fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8504] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x850c] CONF [NPU_STORE, en=1]
[2] [0] [0x8510] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8518] CONV [#1547]
[2] [0] [0x851a] NOP 
[2] [0] [0x851c] CONF [NPU_NEXT0, ch_end=44, ch_start=44]
[2] [0] [0x8524] CONF [NPU_NEXT2, line=1232]
[2] [0] [0x8528] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8530] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8538] CONF [NPU_STORE, en=0]
[2] [0] [0x853c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8540] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8548] CONV [#1548]
[2] [0] [0x854a] NOP 
[2] [0] [0x854c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8550] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8558] CONV [#1549]
[2] [0] [0x855a] NOP 
[2] [0] [0x855c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8560] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8568] CONV [#1550]
[2] [0] [0x856a] NOP 
[2] [0] [0x856c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8570] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8578] CONV [#1551]
[2] [0] [0x857a] NOP 
[2] [0] [0x857c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8580] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8588] CONV [#1552]
[2] [0] [0x858a] NOP 
[2] [0] [0x858c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8590] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8598] CONV [#1553]
[2] [0] [0x859a] NOP 
[2] [0] [0x859c] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x85a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x85a8] CONV [#1554]
[2] [0] [0x85aa] NOP 
[2] [0] [0x85ac] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x85b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x85b8] CONV [#1555]
[2] [0] [0x85ba] NOP 
[2] [0] [0x85bc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x85c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x85c8] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x85d0] CONF [NPU_STORE, en=1]
[2] [0] [0x85d4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x85dc] CONV [#1556]
[2] [0] [0x85de] NOP 
[2] [0] [0x85e0] CONF [NPU_NEXT0, ch_end=45, ch_start=45]
[2] [0] [0x85e8] CONF [NPU_NEXT2, line=1260]
[2] [0] [0x85ec] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x85f4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x85fc] CONF [NPU_STORE, en=0]
[2] [0] [0x8600] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8604] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x860c] CONV [#1557]
[2] [0] [0x860e] NOP 
[2] [0] [0x8610] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8614] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x861c] CONV [#1558]
[2] [0] [0x861e] NOP 
[2] [0] [0x8620] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8624] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x862c] CONV [#1559]
[2] [0] [0x862e] NOP 
[2] [0] [0x8630] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8634] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x863c] CONV [#1560]
[2] [0] [0x863e] NOP 
[2] [0] [0x8640] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8644] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x864c] CONV [#1561]
[2] [0] [0x864e] NOP 
[2] [0] [0x8650] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8654] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x865c] CONV [#1562]
[2] [0] [0x865e] NOP 
[2] [0] [0x8660] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8664] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x866c] CONV [#1563]
[2] [0] [0x866e] NOP 
[2] [0] [0x8670] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8674] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x867c] CONV [#1564]
[2] [0] [0x867e] NOP 
[2] [0] [0x8680] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8684] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x868c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8694] CONF [NPU_STORE, en=1]
[2] [0] [0x8698] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x86a0] CONV [#1565]
[2] [0] [0x86a2] NOP 
[2] [0] [0x86a4] CONF [NPU_NEXT0, ch_end=46, ch_start=46]
[2] [0] [0x86ac] CONF [NPU_NEXT2, line=1288]
[2] [0] [0x86b0] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x86b8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x86c0] CONF [NPU_STORE, en=0]
[2] [0] [0x86c4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x86c8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x86d0] CONV [#1566]
[2] [0] [0x86d2] NOP 
[2] [0] [0x86d4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x86d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x86e0] CONV [#1567]
[2] [0] [0x86e2] NOP 
[2] [0] [0x86e4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x86e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x86f0] CONV [#1568]
[2] [0] [0x86f2] NOP 
[2] [0] [0x86f4] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x86f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8700] CONV [#1569]
[2] [0] [0x8702] NOP 
[2] [0] [0x8704] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8708] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8710] CONV [#1570]
[2] [0] [0x8712] NOP 
[2] [0] [0x8714] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8718] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8720] CONV [#1571]
[2] [0] [0x8722] NOP 
[2] [0] [0x8724] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8728] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8730] CONV [#1572]
[2] [0] [0x8732] NOP 
[2] [0] [0x8734] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8738] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8740] CONV [#1573]
[2] [0] [0x8742] NOP 
[2] [0] [0x8744] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8748] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8750] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8758] CONF [NPU_STORE, en=1]
[2] [0] [0x875c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8764] CONV [#1574]
[2] [0] [0x8766] NOP 
[2] [0] [0x8768] CONF [NPU_NEXT0, ch_end=47, ch_start=47]
[2] [0] [0x8770] CONF [NPU_NEXT2, line=1316]
[2] [0] [0x8774] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x877c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8784] CONF [NPU_STORE, en=0]
[2] [0] [0x8788] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x878c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8794] CONV [#1575]
[2] [0] [0x8796] NOP 
[2] [0] [0x8798] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x879c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x87a4] CONV [#1576]
[2] [0] [0x87a6] NOP 
[2] [0] [0x87a8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x87ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x87b4] CONV [#1577]
[2] [0] [0x87b6] NOP 
[2] [0] [0x87b8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x87bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x87c4] CONV [#1578]
[2] [0] [0x87c6] NOP 
[2] [0] [0x87c8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x87cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x87d4] CONV [#1579]
[2] [0] [0x87d6] NOP 
[2] [0] [0x87d8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x87dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x87e4] CONV [#1580]
[2] [0] [0x87e6] NOP 
[2] [0] [0x87e8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x87ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x87f4] CONV [#1581]
[2] [0] [0x87f6] NOP 
[2] [0] [0x87f8] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x87fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8804] CONV [#1582]
[2] [0] [0x8806] NOP 
[2] [0] [0x8808] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x880c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8814] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x881c] CONF [NPU_STORE, en=1]
[2] [0] [0x8820] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8828] CONV [#1583]
[2] [0] [0x882a] NOP 
[2] [0] [0x882c] CONF [NPU_NEXT0, ch_end=48, ch_start=48]
[2] [0] [0x8834] CONF [NPU_NEXT2, line=1344]
[2] [0] [0x8838] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8840] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8848] CONF [NPU_STORE, en=0]
[2] [0] [0x884c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8850] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8858] CONV [#1584]
[2] [0] [0x885a] NOP 
[2] [0] [0x885c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8860] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8868] CONV [#1585]
[2] [0] [0x886a] NOP 
[2] [0] [0x886c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8870] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8878] CONV [#1586]
[2] [0] [0x887a] NOP 
[2] [0] [0x887c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8880] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8888] CONV [#1587]
[2] [0] [0x888a] NOP 
[2] [0] [0x888c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8890] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8898] CONV [#1588]
[2] [0] [0x889a] NOP 
[2] [0] [0x889c] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x88a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x88a8] CONV [#1589]
[2] [0] [0x88aa] NOP 
[2] [0] [0x88ac] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x88b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x88b8] CONV [#1590]
[2] [0] [0x88ba] NOP 
[2] [0] [0x88bc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x88c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x88c8] CONV [#1591]
[2] [0] [0x88ca] NOP 
[2] [0] [0x88cc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x88d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x88d8] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x88e0] CONF [NPU_STORE, en=1]
[2] [0] [0x88e4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x88ec] CONV [#1592]
[2] [0] [0x88ee] NOP 
[2] [0] [0x88f0] CONF [NPU_NEXT0, ch_end=49, ch_start=49]
[2] [0] [0x88f8] CONF [NPU_NEXT2, line=1372]
[2] [0] [0x88fc] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8904] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x890c] CONF [NPU_STORE, en=0]
[2] [0] [0x8910] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8914] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x891c] CONV [#1593]
[2] [0] [0x891e] NOP 
[2] [0] [0x8920] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8924] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x892c] CONV [#1594]
[2] [0] [0x892e] NOP 
[2] [0] [0x8930] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8934] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x893c] CONV [#1595]
[2] [0] [0x893e] NOP 
[2] [0] [0x8940] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8944] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x894c] CONV [#1596]
[2] [0] [0x894e] NOP 
[2] [0] [0x8950] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8954] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x895c] CONV [#1597]
[2] [0] [0x895e] NOP 
[2] [0] [0x8960] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8964] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x896c] CONV [#1598]
[2] [0] [0x896e] NOP 
[2] [0] [0x8970] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8974] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x897c] CONV [#1599]
[2] [0] [0x897e] NOP 
[2] [0] [0x8980] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8984] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x898c] CONV [#1600]
[2] [0] [0x898e] NOP 
[2] [0] [0x8990] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8994] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x899c] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x89a4] CONF [NPU_STORE, en=1]
[2] [0] [0x89a8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x89b0] CONV [#1601]
[2] [0] [0x89b2] NOP 
[2] [0] [0x89b4] CONF [NPU_NEXT0, ch_end=50, ch_start=50]
[2] [0] [0x89bc] CONF [NPU_NEXT2, line=1400]
[2] [0] [0x89c0] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x89c8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x89d0] CONF [NPU_STORE, en=0]
[2] [0] [0x89d4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x89d8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x89e0] CONV [#1602]
[2] [0] [0x89e2] NOP 
[2] [0] [0x89e4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x89e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x89f0] CONV [#1603]
[2] [0] [0x89f2] NOP 
[2] [0] [0x89f4] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x89f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a00] CONV [#1604]
[2] [0] [0x8a02] NOP 
[2] [0] [0x8a04] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8a08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a10] CONV [#1605]
[2] [0] [0x8a12] NOP 
[2] [0] [0x8a14] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8a18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a20] CONV [#1606]
[2] [0] [0x8a22] NOP 
[2] [0] [0x8a24] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8a28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a30] CONV [#1607]
[2] [0] [0x8a32] NOP 
[2] [0] [0x8a34] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8a38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a40] CONV [#1608]
[2] [0] [0x8a42] NOP 
[2] [0] [0x8a44] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8a48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a50] CONV [#1609]
[2] [0] [0x8a52] NOP 
[2] [0] [0x8a54] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8a58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8a60] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8a68] CONF [NPU_STORE, en=1]
[2] [0] [0x8a6c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8a74] CONV [#1610]
[2] [0] [0x8a76] NOP 
[2] [0] [0x8a78] CONF [NPU_NEXT0, ch_end=51, ch_start=51]
[2] [0] [0x8a80] CONF [NPU_NEXT2, line=1428]
[2] [0] [0x8a84] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8a8c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8a94] CONF [NPU_STORE, en=0]
[2] [0] [0x8a98] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8a9c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8aa4] CONV [#1611]
[2] [0] [0x8aa6] NOP 
[2] [0] [0x8aa8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8aac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ab4] CONV [#1612]
[2] [0] [0x8ab6] NOP 
[2] [0] [0x8ab8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8abc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ac4] CONV [#1613]
[2] [0] [0x8ac6] NOP 
[2] [0] [0x8ac8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8acc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ad4] CONV [#1614]
[2] [0] [0x8ad6] NOP 
[2] [0] [0x8ad8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8adc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ae4] CONV [#1615]
[2] [0] [0x8ae6] NOP 
[2] [0] [0x8ae8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8aec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8af4] CONV [#1616]
[2] [0] [0x8af6] NOP 
[2] [0] [0x8af8] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8afc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b04] CONV [#1617]
[2] [0] [0x8b06] NOP 
[2] [0] [0x8b08] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8b0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b14] CONV [#1618]
[2] [0] [0x8b16] NOP 
[2] [0] [0x8b18] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8b1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b24] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8b2c] CONF [NPU_STORE, en=1]
[2] [0] [0x8b30] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8b38] CONV [#1619]
[2] [0] [0x8b3a] NOP 
[2] [0] [0x8b3c] CONF [NPU_NEXT0, ch_end=52, ch_start=52]
[2] [0] [0x8b44] CONF [NPU_NEXT2, line=1456]
[2] [0] [0x8b48] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8b50] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8b58] CONF [NPU_STORE, en=0]
[2] [0] [0x8b5c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8b60] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b68] CONV [#1620]
[2] [0] [0x8b6a] NOP 
[2] [0] [0x8b6c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8b70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b78] CONV [#1621]
[2] [0] [0x8b7a] NOP 
[2] [0] [0x8b7c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8b80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b88] CONV [#1622]
[2] [0] [0x8b8a] NOP 
[2] [0] [0x8b8c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8b90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8b98] CONV [#1623]
[2] [0] [0x8b9a] NOP 
[2] [0] [0x8b9c] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8ba0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ba8] CONV [#1624]
[2] [0] [0x8baa] NOP 
[2] [0] [0x8bac] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8bb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8bb8] CONV [#1625]
[2] [0] [0x8bba] NOP 
[2] [0] [0x8bbc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8bc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8bc8] CONV [#1626]
[2] [0] [0x8bca] NOP 
[2] [0] [0x8bcc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8bd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8bd8] CONV [#1627]
[2] [0] [0x8bda] NOP 
[2] [0] [0x8bdc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8be0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8be8] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8bf0] CONF [NPU_STORE, en=1]
[2] [0] [0x8bf4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8bfc] CONV [#1628]
[2] [0] [0x8bfe] NOP 
[2] [0] [0x8c00] CONF [NPU_NEXT0, ch_end=53, ch_start=53]
[2] [0] [0x8c08] CONF [NPU_NEXT2, line=1484]
[2] [0] [0x8c0c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8c14] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8c1c] CONF [NPU_STORE, en=0]
[2] [0] [0x8c20] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8c24] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c2c] CONV [#1629]
[2] [0] [0x8c2e] NOP 
[2] [0] [0x8c30] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8c34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c3c] CONV [#1630]
[2] [0] [0x8c3e] NOP 
[2] [0] [0x8c40] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8c44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c4c] CONV [#1631]
[2] [0] [0x8c4e] NOP 
[2] [0] [0x8c50] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8c54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c5c] CONV [#1632]
[2] [0] [0x8c5e] NOP 
[2] [0] [0x8c60] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8c64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c6c] CONV [#1633]
[2] [0] [0x8c6e] NOP 
[2] [0] [0x8c70] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8c74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c7c] CONV [#1634]
[2] [0] [0x8c7e] NOP 
[2] [0] [0x8c80] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8c84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c8c] CONV [#1635]
[2] [0] [0x8c8e] NOP 
[2] [0] [0x8c90] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8c94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8c9c] CONV [#1636]
[2] [0] [0x8c9e] NOP 
[2] [0] [0x8ca0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8ca4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8cac] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8cb4] CONF [NPU_STORE, en=1]
[2] [0] [0x8cb8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8cc0] CONV [#1637]
[2] [0] [0x8cc2] NOP 
[2] [0] [0x8cc4] CONF [NPU_NEXT0, ch_end=54, ch_start=54]
[2] [0] [0x8ccc] CONF [NPU_NEXT2, line=1512]
[2] [0] [0x8cd0] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8cd8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8ce0] CONF [NPU_STORE, en=0]
[2] [0] [0x8ce4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8ce8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8cf0] CONV [#1638]
[2] [0] [0x8cf2] NOP 
[2] [0] [0x8cf4] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8cf8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d00] CONV [#1639]
[2] [0] [0x8d02] NOP 
[2] [0] [0x8d04] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8d08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d10] CONV [#1640]
[2] [0] [0x8d12] NOP 
[2] [0] [0x8d14] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8d18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d20] CONV [#1641]
[2] [0] [0x8d22] NOP 
[2] [0] [0x8d24] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8d28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d30] CONV [#1642]
[2] [0] [0x8d32] NOP 
[2] [0] [0x8d34] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8d38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d40] CONV [#1643]
[2] [0] [0x8d42] NOP 
[2] [0] [0x8d44] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8d48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d50] CONV [#1644]
[2] [0] [0x8d52] NOP 
[2] [0] [0x8d54] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8d58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d60] CONV [#1645]
[2] [0] [0x8d62] NOP 
[2] [0] [0x8d64] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8d68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8d70] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8d78] CONF [NPU_STORE, en=1]
[2] [0] [0x8d7c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8d84] CONV [#1646]
[2] [0] [0x8d86] NOP 
[2] [0] [0x8d88] CONF [NPU_NEXT0, ch_end=55, ch_start=55]
[2] [0] [0x8d90] CONF [NPU_NEXT2, line=1540]
[2] [0] [0x8d94] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8d9c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8da4] CONF [NPU_STORE, en=0]
[2] [0] [0x8da8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8dac] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8db4] CONV [#1647]
[2] [0] [0x8db6] NOP 
[2] [0] [0x8db8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8dbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8dc4] CONV [#1648]
[2] [0] [0x8dc6] NOP 
[2] [0] [0x8dc8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8dcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8dd4] CONV [#1649]
[2] [0] [0x8dd6] NOP 
[2] [0] [0x8dd8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8ddc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8de4] CONV [#1650]
[2] [0] [0x8de6] NOP 
[2] [0] [0x8de8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8dec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8df4] CONV [#1651]
[2] [0] [0x8df6] NOP 
[2] [0] [0x8df8] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8dfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e04] CONV [#1652]
[2] [0] [0x8e06] NOP 
[2] [0] [0x8e08] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8e0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e14] CONV [#1653]
[2] [0] [0x8e16] NOP 
[2] [0] [0x8e18] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8e1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e24] CONV [#1654]
[2] [0] [0x8e26] NOP 
[2] [0] [0x8e28] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8e2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e34] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8e3c] CONF [NPU_STORE, en=1]
[2] [0] [0x8e40] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8e48] CONV [#1655]
[2] [0] [0x8e4a] NOP 
[2] [0] [0x8e4c] CONF [NPU_NEXT0, ch_end=56, ch_start=56]
[2] [0] [0x8e54] CONF [NPU_NEXT2, line=1568]
[2] [0] [0x8e58] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8e60] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8e68] CONF [NPU_STORE, en=0]
[2] [0] [0x8e6c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8e70] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e78] CONV [#1656]
[2] [0] [0x8e7a] NOP 
[2] [0] [0x8e7c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8e80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e88] CONV [#1657]
[2] [0] [0x8e8a] NOP 
[2] [0] [0x8e8c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8e90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8e98] CONV [#1658]
[2] [0] [0x8e9a] NOP 
[2] [0] [0x8e9c] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8ea0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ea8] CONV [#1659]
[2] [0] [0x8eaa] NOP 
[2] [0] [0x8eac] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8eb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8eb8] CONV [#1660]
[2] [0] [0x8eba] NOP 
[2] [0] [0x8ebc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8ec0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ec8] CONV [#1661]
[2] [0] [0x8eca] NOP 
[2] [0] [0x8ecc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8ed0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ed8] CONV [#1662]
[2] [0] [0x8eda] NOP 
[2] [0] [0x8edc] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8ee0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ee8] CONV [#1663]
[2] [0] [0x8eea] NOP 
[2] [0] [0x8eec] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8ef0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8ef8] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8f00] CONF [NPU_STORE, en=1]
[2] [0] [0x8f04] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8f0c] CONV [#1664]
[2] [0] [0x8f0e] NOP 
[2] [0] [0x8f10] CONF [NPU_NEXT0, ch_end=57, ch_start=57]
[2] [0] [0x8f18] CONF [NPU_NEXT2, line=1596]
[2] [0] [0x8f1c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8f24] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8f2c] CONF [NPU_STORE, en=0]
[2] [0] [0x8f30] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8f34] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f3c] CONV [#1665]
[2] [0] [0x8f3e] NOP 
[2] [0] [0x8f40] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x8f44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f4c] CONV [#1666]
[2] [0] [0x8f4e] NOP 
[2] [0] [0x8f50] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x8f54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f5c] CONV [#1667]
[2] [0] [0x8f5e] NOP 
[2] [0] [0x8f60] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x8f64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f6c] CONV [#1668]
[2] [0] [0x8f6e] NOP 
[2] [0] [0x8f70] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x8f74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f7c] CONV [#1669]
[2] [0] [0x8f7e] NOP 
[2] [0] [0x8f80] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x8f84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f8c] CONV [#1670]
[2] [0] [0x8f8e] NOP 
[2] [0] [0x8f90] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x8f94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8f9c] CONV [#1671]
[2] [0] [0x8f9e] NOP 
[2] [0] [0x8fa0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x8fa4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8fac] CONV [#1672]
[2] [0] [0x8fae] NOP 
[2] [0] [0x8fb0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x8fb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x8fbc] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x8fc4] CONF [NPU_STORE, en=1]
[2] [0] [0x8fc8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x8fd0] CONV [#1673]
[2] [0] [0x8fd2] NOP 
[2] [0] [0x8fd4] CONF [NPU_NEXT0, ch_end=58, ch_start=58]
[2] [0] [0x8fdc] CONF [NPU_NEXT2, line=1624]
[2] [0] [0x8fe0] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x8fe8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x8ff0] CONF [NPU_STORE, en=0]
[2] [0] [0x8ff4] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x8ff8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9000] CONV [#1674]
[2] [0] [0x9002] NOP 
[2] [0] [0x9004] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x9008] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9010] CONV [#1675]
[2] [0] [0x9012] NOP 
[2] [0] [0x9014] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x9018] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9020] CONV [#1676]
[2] [0] [0x9022] NOP 
[2] [0] [0x9024] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x9028] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9030] CONV [#1677]
[2] [0] [0x9032] NOP 
[2] [0] [0x9034] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x9038] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9040] CONV [#1678]
[2] [0] [0x9042] NOP 
[2] [0] [0x9044] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x9048] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9050] CONV [#1679]
[2] [0] [0x9052] NOP 
[2] [0] [0x9054] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x9058] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9060] CONV [#1680]
[2] [0] [0x9062] NOP 
[2] [0] [0x9064] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x9068] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9070] CONV [#1681]
[2] [0] [0x9072] NOP 
[2] [0] [0x9074] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x9078] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9080] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x9088] CONF [NPU_STORE, en=1]
[2] [0] [0x908c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x9094] CONV [#1682]
[2] [0] [0x9096] NOP 
[2] [0] [0x9098] CONF [NPU_NEXT0, ch_end=59, ch_start=59]
[2] [0] [0x90a0] CONF [NPU_NEXT2, line=1652]
[2] [0] [0x90a4] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x90ac] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x90b4] CONF [NPU_STORE, en=0]
[2] [0] [0x90b8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x90bc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x90c4] CONV [#1683]
[2] [0] [0x90c6] NOP 
[2] [0] [0x90c8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x90cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x90d4] CONV [#1684]
[2] [0] [0x90d6] NOP 
[2] [0] [0x90d8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x90dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x90e4] CONV [#1685]
[2] [0] [0x90e6] NOP 
[2] [0] [0x90e8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x90ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x90f4] CONV [#1686]
[2] [0] [0x90f6] NOP 
[2] [0] [0x90f8] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x90fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9104] CONV [#1687]
[2] [0] [0x9106] NOP 
[2] [0] [0x9108] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x910c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9114] CONV [#1688]
[2] [0] [0x9116] NOP 
[2] [0] [0x9118] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x911c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9124] CONV [#1689]
[2] [0] [0x9126] NOP 
[2] [0] [0x9128] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x912c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9134] CONV [#1690]
[2] [0] [0x9136] NOP 
[2] [0] [0x9138] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x913c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9144] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x914c] CONF [NPU_STORE, en=1]
[2] [0] [0x9150] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x9158] CONV [#1691]
[2] [0] [0x915a] NOP 
[2] [0] [0x915c] CONF [NPU_NEXT0, ch_end=60, ch_start=60]
[2] [0] [0x9164] CONF [NPU_NEXT2, line=1680]
[2] [0] [0x9168] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x9170] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x9178] CONF [NPU_STORE, en=0]
[2] [0] [0x917c] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x9180] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9188] CONV [#1692]
[2] [0] [0x918a] NOP 
[2] [0] [0x918c] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x9190] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9198] CONV [#1693]
[2] [0] [0x919a] NOP 
[2] [0] [0x919c] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x91a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x91a8] CONV [#1694]
[2] [0] [0x91aa] NOP 
[2] [0] [0x91ac] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x91b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x91b8] CONV [#1695]
[2] [0] [0x91ba] NOP 
[2] [0] [0x91bc] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x91c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x91c8] CONV [#1696]
[2] [0] [0x91ca] NOP 
[2] [0] [0x91cc] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x91d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x91d8] CONV [#1697]
[2] [0] [0x91da] NOP 
[2] [0] [0x91dc] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x91e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x91e8] CONV [#1698]
[2] [0] [0x91ea] NOP 
[2] [0] [0x91ec] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x91f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x91f8] CONV [#1699]
[2] [0] [0x91fa] NOP 
[2] [0] [0x91fc] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x9200] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9208] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x9210] CONF [NPU_STORE, en=1]
[2] [0] [0x9214] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x921c] CONV [#1700]
[2] [0] [0x921e] NOP 
[2] [0] [0x9220] CONF [NPU_NEXT0, ch_end=61, ch_start=61]
[2] [0] [0x9228] CONF [NPU_NEXT2, line=1708]
[2] [0] [0x922c] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x9234] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x923c] CONF [NPU_STORE, en=0]
[2] [0] [0x9240] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x9244] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x924c] CONV [#1701]
[2] [0] [0x924e] NOP 
[2] [0] [0x9250] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x9254] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x925c] CONV [#1702]
[2] [0] [0x925e] NOP 
[2] [0] [0x9260] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x9264] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x926c] CONV [#1703]
[2] [0] [0x926e] NOP 
[2] [0] [0x9270] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x9274] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x927c] CONV [#1704]
[2] [0] [0x927e] NOP 
[2] [0] [0x9280] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x9284] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x928c] CONV [#1705]
[2] [0] [0x928e] NOP 
[2] [0] [0x9290] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x9294] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x929c] CONV [#1706]
[2] [0] [0x929e] NOP 
[2] [0] [0x92a0] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x92a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x92ac] CONV [#1707]
[2] [0] [0x92ae] NOP 
[2] [0] [0x92b0] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x92b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x92bc] CONV [#1708]
[2] [0] [0x92be] NOP 
[2] [0] [0x92c0] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x92c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x92cc] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x92d4] CONF [NPU_STORE, en=1]
[2] [0] [0x92d8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x92e0] CONV [#1709]
[2] [0] [0x92e2] NOP 
[2] [0] [0x92e4] CONF [NPU_NEXT0, ch_end=62, ch_start=62]
[2] [0] [0x92ec] CONF [NPU_NEXT2, line=1736]
[2] [0] [0x92f0] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x92f8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x9300] CONF [NPU_STORE, en=0]
[2] [0] [0x9304] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x9308] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9310] CONV [#1710]
[2] [0] [0x9312] NOP 
[2] [0] [0x9314] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x9318] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9320] CONV [#1711]
[2] [0] [0x9322] NOP 
[2] [0] [0x9324] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x9328] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9330] CONV [#1712]
[2] [0] [0x9332] NOP 
[2] [0] [0x9334] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x9338] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9340] CONV [#1713]
[2] [0] [0x9342] NOP 
[2] [0] [0x9344] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x9348] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9350] CONV [#1714]
[2] [0] [0x9352] NOP 
[2] [0] [0x9354] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x9358] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9360] CONV [#1715]
[2] [0] [0x9362] NOP 
[2] [0] [0x9364] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x9368] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9370] CONV [#1716]
[2] [0] [0x9372] NOP 
[2] [0] [0x9374] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x9378] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9380] CONV [#1717]
[2] [0] [0x9382] NOP 
[2] [0] [0x9384] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x9388] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9390] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x9398] CONF [NPU_STORE, en=1]
[2] [0] [0x939c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x93a4] CONV [#1718]
[2] [0] [0x93a6] NOP 
[2] [0] [0x93a8] CONF [NPU_NEXT0, ch_end=63, ch_start=63]
[2] [0] [0x93b0] CONF [NPU_NEXT2, line=1764]
[2] [0] [0x93b4] CONF [NPU_TRIM0, hc=0, wc=0]
[2] [0] [0x93bc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[2] [0] [0x93c4] CONF [NPU_STORE, en=0]
[2] [0] [0x93c8] CONF [NPU_ZPAD, b=0, r=3, l=9, t=6]
[2] [0] [0x93cc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x93d4] CONV [#1719]
[2] [0] [0x93d6] NOP 
[2] [0] [0x93d8] CONF [NPU_ZPAD, b=0, r=6, l=6, t=6]
[2] [0] [0x93dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x93e4] CONV [#1720]
[2] [0] [0x93e6] NOP 
[2] [0] [0x93e8] CONF [NPU_ZPAD, b=0, r=9, l=3, t=6]
[2] [0] [0x93ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x93f4] CONV [#1721]
[2] [0] [0x93f6] NOP 
[2] [0] [0x93f8] CONF [NPU_ZPAD, b=3, r=3, l=9, t=3]
[2] [0] [0x93fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9404] CONV [#1722]
[2] [0] [0x9406] NOP 
[2] [0] [0x9408] CONF [NPU_ZPAD, b=3, r=6, l=6, t=3]
[2] [0] [0x940c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9414] CONV [#1723]
[2] [0] [0x9416] NOP 
[2] [0] [0x9418] CONF [NPU_ZPAD, b=3, r=9, l=3, t=3]
[2] [0] [0x941c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9424] CONV [#1724]
[2] [0] [0x9426] NOP 
[2] [0] [0x9428] CONF [NPU_ZPAD, b=6, r=3, l=9, t=0]
[2] [0] [0x942c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9434] CONV [#1725]
[2] [0] [0x9436] NOP 
[2] [0] [0x9438] CONF [NPU_ZPAD, b=6, r=6, l=6, t=0]
[2] [0] [0x943c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9444] CONV [#1726]
[2] [0] [0x9446] NOP 
[2] [0] [0x9448] CONF [NPU_ZPAD, b=6, r=9, l=3, t=0]
[2] [0] [0x944c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[2] [0] [0x9454] CONF [NPU_TRIM0, hc=61, wc=230]
[2] [0] [0x945c] CONF [NPU_STORE, en=1]
[2] [0] [0x9460] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[2] [0] [0x9468] CONV [#1727]
[3] [0] [0x946a] NOP 
[3] [0] [0x946c] CONF [NPU_WDMA0_DST0, da=0x60062000]
[3] [0] [0x9474] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[3] [0] [0x9478] WDMA [bank: 0]
[3] [0] [0x947a] NOP 
[3] [0] [0x947c] CONF [NPU_RDMA2_SRC0, sa=0x24180]
[3] [0] [0x9484] CONF [NPU_RDMA2_BLK, line=58]
[3] [0] [0x9488] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[3] [0] [0x948c] CONF [NPU_NMEM_RDMA1, h=59, w=4]
[3] [0] [0x9490] RDMA [bank: 2]
[3]     [0x9492] SYNC [bar]
[3] [3] [0x9494] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[3] [3] [0x9498] CONF [NPU_GETW0, sa=0x3500000]
[3] [3] [0x94a0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[3] [3] [0x94a8] GETW
[3] [3] [0x94aa] NOP 
[3] [0] [0x94ac] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[3] [0] [0x94b0] CONF [NPU_NMEM_FM1, h=59, w=4]
[3] [0] [0x94b4] CONF [NPU_NMEM_PS0, offset_x=422, offset_y=0, config=1]
[3] [0] [0x94b8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[3] [0] [0x94bc] CONF [NPU_FMAP0, row=59, col=224]
[3] [0] [0x94c0] CONF [NPU_NEXT0, ch_end=0, ch_start=0]
[3] [0] [0x94c8] CONF [NPU_NEXT2, line=0]
[3] [0] [0x94cc] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x94d4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x94dc] CONF [NPU_STORE, en=0]
[3] [0] [0x94e0] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x94e4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x94ec] CONV [#1728]
[3] [0] [0x94ee] NOP 
[3] [0] [0x94f0] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x94f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x94fc] CONV [#1729]
[3] [0] [0x94fe] NOP 
[3] [0] [0x9500] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9504] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x950c] CONV [#1730]
[3] [0] [0x950e] NOP 
[3] [0] [0x9510] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9514] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x951c] CONV [#1731]
[3] [0] [0x951e] NOP 
[3] [0] [0x9520] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9524] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x952c] CONV [#1732]
[3] [0] [0x952e] NOP 
[3] [0] [0x9530] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9534] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x953c] CONV [#1733]
[3] [0] [0x953e] NOP 
[3] [0] [0x9540] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9544] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x954c] CONV [#1734]
[3] [0] [0x954e] NOP 
[3] [0] [0x9550] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9554] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x955c] CONV [#1735]
[3] [0] [0x955e] NOP 
[3] [0] [0x9560] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9564] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x956c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9574] CONF [NPU_STORE, en=1]
[3] [0] [0x9578] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9580] CONV [#1736]
[3] [0] [0x9582] NOP 
[3] [0] [0x9584] CONF [NPU_NEXT0, ch_end=1, ch_start=1]
[3] [0] [0x958c] CONF [NPU_NEXT2, line=28]
[3] [0] [0x9590] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9598] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x95a0] CONF [NPU_STORE, en=0]
[3] [0] [0x95a4] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x95a8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x95b0] CONV [#1737]
[3] [0] [0x95b2] NOP 
[3] [0] [0x95b4] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x95b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x95c0] CONV [#1738]
[3] [0] [0x95c2] NOP 
[3] [0] [0x95c4] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x95c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x95d0] CONV [#1739]
[3] [0] [0x95d2] NOP 
[3] [0] [0x95d4] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x95d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x95e0] CONV [#1740]
[3] [0] [0x95e2] NOP 
[3] [0] [0x95e4] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x95e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x95f0] CONV [#1741]
[3] [0] [0x95f2] NOP 
[3] [0] [0x95f4] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x95f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9600] CONV [#1742]
[3] [0] [0x9602] NOP 
[3] [0] [0x9604] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9608] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9610] CONV [#1743]
[3] [0] [0x9612] NOP 
[3] [0] [0x9614] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9618] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9620] CONV [#1744]
[3] [0] [0x9622] NOP 
[3] [0] [0x9624] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9628] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9630] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9638] CONF [NPU_STORE, en=1]
[3] [0] [0x963c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9644] CONV [#1745]
[3] [0] [0x9646] NOP 
[3] [0] [0x9648] CONF [NPU_NEXT0, ch_end=2, ch_start=2]
[3] [0] [0x9650] CONF [NPU_NEXT2, line=56]
[3] [0] [0x9654] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x965c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9664] CONF [NPU_STORE, en=0]
[3] [0] [0x9668] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x966c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9674] CONV [#1746]
[3] [0] [0x9676] NOP 
[3] [0] [0x9678] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x967c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9684] CONV [#1747]
[3] [0] [0x9686] NOP 
[3] [0] [0x9688] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x968c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9694] CONV [#1748]
[3] [0] [0x9696] NOP 
[3] [0] [0x9698] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x969c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x96a4] CONV [#1749]
[3] [0] [0x96a6] NOP 
[3] [0] [0x96a8] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x96ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x96b4] CONV [#1750]
[3] [0] [0x96b6] NOP 
[3] [0] [0x96b8] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x96bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x96c4] CONV [#1751]
[3] [0] [0x96c6] NOP 
[3] [0] [0x96c8] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x96cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x96d4] CONV [#1752]
[3] [0] [0x96d6] NOP 
[3] [0] [0x96d8] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x96dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x96e4] CONV [#1753]
[3] [0] [0x96e6] NOP 
[3] [0] [0x96e8] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x96ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x96f4] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x96fc] CONF [NPU_STORE, en=1]
[3] [0] [0x9700] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9708] CONV [#1754]
[3] [0] [0x970a] NOP 
[3] [0] [0x970c] CONF [NPU_NEXT0, ch_end=3, ch_start=3]
[3] [0] [0x9714] CONF [NPU_NEXT2, line=84]
[3] [0] [0x9718] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9720] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9728] CONF [NPU_STORE, en=0]
[3] [0] [0x972c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9730] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9738] CONV [#1755]
[3] [0] [0x973a] NOP 
[3] [0] [0x973c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9740] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9748] CONV [#1756]
[3] [0] [0x974a] NOP 
[3] [0] [0x974c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9750] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9758] CONV [#1757]
[3] [0] [0x975a] NOP 
[3] [0] [0x975c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9760] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9768] CONV [#1758]
[3] [0] [0x976a] NOP 
[3] [0] [0x976c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9770] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9778] CONV [#1759]
[3] [0] [0x977a] NOP 
[3] [0] [0x977c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9780] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9788] CONV [#1760]
[3] [0] [0x978a] NOP 
[3] [0] [0x978c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9790] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9798] CONV [#1761]
[3] [0] [0x979a] NOP 
[3] [0] [0x979c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x97a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x97a8] CONV [#1762]
[3] [0] [0x97aa] NOP 
[3] [0] [0x97ac] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x97b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x97b8] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x97c0] CONF [NPU_STORE, en=1]
[3] [0] [0x97c4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x97cc] CONV [#1763]
[3] [0] [0x97ce] NOP 
[3] [0] [0x97d0] CONF [NPU_NEXT0, ch_end=4, ch_start=4]
[3] [0] [0x97d8] CONF [NPU_NEXT2, line=112]
[3] [0] [0x97dc] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x97e4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x97ec] CONF [NPU_STORE, en=0]
[3] [0] [0x97f0] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x97f4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x97fc] CONV [#1764]
[3] [0] [0x97fe] NOP 
[3] [0] [0x9800] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9804] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x980c] CONV [#1765]
[3] [0] [0x980e] NOP 
[3] [0] [0x9810] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9814] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x981c] CONV [#1766]
[3] [0] [0x981e] NOP 
[3] [0] [0x9820] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9824] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x982c] CONV [#1767]
[3] [0] [0x982e] NOP 
[3] [0] [0x9830] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9834] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x983c] CONV [#1768]
[3] [0] [0x983e] NOP 
[3] [0] [0x9840] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9844] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x984c] CONV [#1769]
[3] [0] [0x984e] NOP 
[3] [0] [0x9850] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9854] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x985c] CONV [#1770]
[3] [0] [0x985e] NOP 
[3] [0] [0x9860] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9864] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x986c] CONV [#1771]
[3] [0] [0x986e] NOP 
[3] [0] [0x9870] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9874] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x987c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9884] CONF [NPU_STORE, en=1]
[3] [0] [0x9888] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9890] CONV [#1772]
[3] [0] [0x9892] NOP 
[3] [0] [0x9894] CONF [NPU_NEXT0, ch_end=5, ch_start=5]
[3] [0] [0x989c] CONF [NPU_NEXT2, line=140]
[3] [0] [0x98a0] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x98a8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x98b0] CONF [NPU_STORE, en=0]
[3] [0] [0x98b4] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x98b8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x98c0] CONV [#1773]
[3] [0] [0x98c2] NOP 
[3] [0] [0x98c4] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x98c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x98d0] CONV [#1774]
[3] [0] [0x98d2] NOP 
[3] [0] [0x98d4] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x98d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x98e0] CONV [#1775]
[3] [0] [0x98e2] NOP 
[3] [0] [0x98e4] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x98e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x98f0] CONV [#1776]
[3] [0] [0x98f2] NOP 
[3] [0] [0x98f4] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x98f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9900] CONV [#1777]
[3] [0] [0x9902] NOP 
[3] [0] [0x9904] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9908] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9910] CONV [#1778]
[3] [0] [0x9912] NOP 
[3] [0] [0x9914] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9918] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9920] CONV [#1779]
[3] [0] [0x9922] NOP 
[3] [0] [0x9924] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9928] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9930] CONV [#1780]
[3] [0] [0x9932] NOP 
[3] [0] [0x9934] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9938] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9940] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9948] CONF [NPU_STORE, en=1]
[3] [0] [0x994c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9954] CONV [#1781]
[3] [0] [0x9956] NOP 
[3] [0] [0x9958] CONF [NPU_NEXT0, ch_end=6, ch_start=6]
[3] [0] [0x9960] CONF [NPU_NEXT2, line=168]
[3] [0] [0x9964] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x996c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9974] CONF [NPU_STORE, en=0]
[3] [0] [0x9978] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x997c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9984] CONV [#1782]
[3] [0] [0x9986] NOP 
[3] [0] [0x9988] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x998c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9994] CONV [#1783]
[3] [0] [0x9996] NOP 
[3] [0] [0x9998] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x999c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x99a4] CONV [#1784]
[3] [0] [0x99a6] NOP 
[3] [0] [0x99a8] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x99ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x99b4] CONV [#1785]
[3] [0] [0x99b6] NOP 
[3] [0] [0x99b8] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x99bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x99c4] CONV [#1786]
[3] [0] [0x99c6] NOP 
[3] [0] [0x99c8] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x99cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x99d4] CONV [#1787]
[3] [0] [0x99d6] NOP 
[3] [0] [0x99d8] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x99dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x99e4] CONV [#1788]
[3] [0] [0x99e6] NOP 
[3] [0] [0x99e8] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x99ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x99f4] CONV [#1789]
[3] [0] [0x99f6] NOP 
[3] [0] [0x99f8] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x99fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a04] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9a0c] CONF [NPU_STORE, en=1]
[3] [0] [0x9a10] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9a18] CONV [#1790]
[3] [0] [0x9a1a] NOP 
[3] [0] [0x9a1c] CONF [NPU_NEXT0, ch_end=7, ch_start=7]
[3] [0] [0x9a24] CONF [NPU_NEXT2, line=196]
[3] [0] [0x9a28] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9a30] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9a38] CONF [NPU_STORE, en=0]
[3] [0] [0x9a3c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9a40] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a48] CONV [#1791]
[3] [0] [0x9a4a] NOP 
[3] [0] [0x9a4c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9a50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a58] CONV [#1792]
[3] [0] [0x9a5a] NOP 
[3] [0] [0x9a5c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9a60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a68] CONV [#1793]
[3] [0] [0x9a6a] NOP 
[3] [0] [0x9a6c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9a70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a78] CONV [#1794]
[3] [0] [0x9a7a] NOP 
[3] [0] [0x9a7c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9a80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a88] CONV [#1795]
[3] [0] [0x9a8a] NOP 
[3] [0] [0x9a8c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9a90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9a98] CONV [#1796]
[3] [0] [0x9a9a] NOP 
[3] [0] [0x9a9c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9aa0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9aa8] CONV [#1797]
[3] [0] [0x9aaa] NOP 
[3] [0] [0x9aac] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9ab0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ab8] CONV [#1798]
[3] [0] [0x9aba] NOP 
[3] [0] [0x9abc] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9ac0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ac8] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9ad0] CONF [NPU_STORE, en=1]
[3] [0] [0x9ad4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9adc] CONV [#1799]
[3] [0] [0x9ade] NOP 
[3] [0] [0x9ae0] CONF [NPU_NEXT0, ch_end=8, ch_start=8]
[3] [0] [0x9ae8] CONF [NPU_NEXT2, line=224]
[3] [0] [0x9aec] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9af4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9afc] CONF [NPU_STORE, en=0]
[3] [0] [0x9b00] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9b04] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b0c] CONV [#1800]
[3] [0] [0x9b0e] NOP 
[3] [0] [0x9b10] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9b14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b1c] CONV [#1801]
[3] [0] [0x9b1e] NOP 
[3] [0] [0x9b20] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9b24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b2c] CONV [#1802]
[3] [0] [0x9b2e] NOP 
[3] [0] [0x9b30] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9b34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b3c] CONV [#1803]
[3] [0] [0x9b3e] NOP 
[3] [0] [0x9b40] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9b44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b4c] CONV [#1804]
[3] [0] [0x9b4e] NOP 
[3] [0] [0x9b50] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9b54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b5c] CONV [#1805]
[3] [0] [0x9b5e] NOP 
[3] [0] [0x9b60] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9b64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b6c] CONV [#1806]
[3] [0] [0x9b6e] NOP 
[3] [0] [0x9b70] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9b74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b7c] CONV [#1807]
[3] [0] [0x9b7e] NOP 
[3] [0] [0x9b80] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9b84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9b8c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9b94] CONF [NPU_STORE, en=1]
[3] [0] [0x9b98] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9ba0] CONV [#1808]
[3] [0] [0x9ba2] NOP 
[3] [0] [0x9ba4] CONF [NPU_NEXT0, ch_end=9, ch_start=9]
[3] [0] [0x9bac] CONF [NPU_NEXT2, line=252]
[3] [0] [0x9bb0] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9bb8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9bc0] CONF [NPU_STORE, en=0]
[3] [0] [0x9bc4] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9bc8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9bd0] CONV [#1809]
[3] [0] [0x9bd2] NOP 
[3] [0] [0x9bd4] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9bd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9be0] CONV [#1810]
[3] [0] [0x9be2] NOP 
[3] [0] [0x9be4] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9be8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9bf0] CONV [#1811]
[3] [0] [0x9bf2] NOP 
[3] [0] [0x9bf4] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9bf8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c00] CONV [#1812]
[3] [0] [0x9c02] NOP 
[3] [0] [0x9c04] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9c08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c10] CONV [#1813]
[3] [0] [0x9c12] NOP 
[3] [0] [0x9c14] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9c18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c20] CONV [#1814]
[3] [0] [0x9c22] NOP 
[3] [0] [0x9c24] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9c28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c30] CONV [#1815]
[3] [0] [0x9c32] NOP 
[3] [0] [0x9c34] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9c38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c40] CONV [#1816]
[3] [0] [0x9c42] NOP 
[3] [0] [0x9c44] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9c48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c50] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9c58] CONF [NPU_STORE, en=1]
[3] [0] [0x9c5c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9c64] CONV [#1817]
[3] [0] [0x9c66] NOP 
[3] [0] [0x9c68] CONF [NPU_NEXT0, ch_end=10, ch_start=10]
[3] [0] [0x9c70] CONF [NPU_NEXT2, line=280]
[3] [0] [0x9c74] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9c7c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9c84] CONF [NPU_STORE, en=0]
[3] [0] [0x9c88] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9c8c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9c94] CONV [#1818]
[3] [0] [0x9c96] NOP 
[3] [0] [0x9c98] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9c9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ca4] CONV [#1819]
[3] [0] [0x9ca6] NOP 
[3] [0] [0x9ca8] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9cac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9cb4] CONV [#1820]
[3] [0] [0x9cb6] NOP 
[3] [0] [0x9cb8] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9cbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9cc4] CONV [#1821]
[3] [0] [0x9cc6] NOP 
[3] [0] [0x9cc8] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9ccc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9cd4] CONV [#1822]
[3] [0] [0x9cd6] NOP 
[3] [0] [0x9cd8] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9cdc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ce4] CONV [#1823]
[3] [0] [0x9ce6] NOP 
[3] [0] [0x9ce8] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9cec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9cf4] CONV [#1824]
[3] [0] [0x9cf6] NOP 
[3] [0] [0x9cf8] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9cfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d04] CONV [#1825]
[3] [0] [0x9d06] NOP 
[3] [0] [0x9d08] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9d0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d14] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9d1c] CONF [NPU_STORE, en=1]
[3] [0] [0x9d20] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9d28] CONV [#1826]
[3] [0] [0x9d2a] NOP 
[3] [0] [0x9d2c] CONF [NPU_NEXT0, ch_end=11, ch_start=11]
[3] [0] [0x9d34] CONF [NPU_NEXT2, line=308]
[3] [0] [0x9d38] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9d40] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9d48] CONF [NPU_STORE, en=0]
[3] [0] [0x9d4c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9d50] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d58] CONV [#1827]
[3] [0] [0x9d5a] NOP 
[3] [0] [0x9d5c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9d60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d68] CONV [#1828]
[3] [0] [0x9d6a] NOP 
[3] [0] [0x9d6c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9d70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d78] CONV [#1829]
[3] [0] [0x9d7a] NOP 
[3] [0] [0x9d7c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9d80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d88] CONV [#1830]
[3] [0] [0x9d8a] NOP 
[3] [0] [0x9d8c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9d90] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9d98] CONV [#1831]
[3] [0] [0x9d9a] NOP 
[3] [0] [0x9d9c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9da0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9da8] CONV [#1832]
[3] [0] [0x9daa] NOP 
[3] [0] [0x9dac] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9db0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9db8] CONV [#1833]
[3] [0] [0x9dba] NOP 
[3] [0] [0x9dbc] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9dc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9dc8] CONV [#1834]
[3] [0] [0x9dca] NOP 
[3] [0] [0x9dcc] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9dd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9dd8] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9de0] CONF [NPU_STORE, en=1]
[3] [0] [0x9de4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9dec] CONV [#1835]
[3] [0] [0x9dee] NOP 
[3] [0] [0x9df0] CONF [NPU_NEXT0, ch_end=12, ch_start=12]
[3] [0] [0x9df8] CONF [NPU_NEXT2, line=336]
[3] [0] [0x9dfc] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9e04] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9e0c] CONF [NPU_STORE, en=0]
[3] [0] [0x9e10] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9e14] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e1c] CONV [#1836]
[3] [0] [0x9e1e] NOP 
[3] [0] [0x9e20] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9e24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e2c] CONV [#1837]
[3] [0] [0x9e2e] NOP 
[3] [0] [0x9e30] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9e34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e3c] CONV [#1838]
[3] [0] [0x9e3e] NOP 
[3] [0] [0x9e40] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9e44] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e4c] CONV [#1839]
[3] [0] [0x9e4e] NOP 
[3] [0] [0x9e50] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9e54] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e5c] CONV [#1840]
[3] [0] [0x9e5e] NOP 
[3] [0] [0x9e60] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9e64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e6c] CONV [#1841]
[3] [0] [0x9e6e] NOP 
[3] [0] [0x9e70] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9e74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e7c] CONV [#1842]
[3] [0] [0x9e7e] NOP 
[3] [0] [0x9e80] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9e84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e8c] CONV [#1843]
[3] [0] [0x9e8e] NOP 
[3] [0] [0x9e90] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9e94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9e9c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9ea4] CONF [NPU_STORE, en=1]
[3] [0] [0x9ea8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9eb0] CONV [#1844]
[3] [0] [0x9eb2] NOP 
[3] [0] [0x9eb4] CONF [NPU_NEXT0, ch_end=13, ch_start=13]
[3] [0] [0x9ebc] CONF [NPU_NEXT2, line=364]
[3] [0] [0x9ec0] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9ec8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9ed0] CONF [NPU_STORE, en=0]
[3] [0] [0x9ed4] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9ed8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ee0] CONV [#1845]
[3] [0] [0x9ee2] NOP 
[3] [0] [0x9ee4] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9ee8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ef0] CONV [#1846]
[3] [0] [0x9ef2] NOP 
[3] [0] [0x9ef4] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9ef8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f00] CONV [#1847]
[3] [0] [0x9f02] NOP 
[3] [0] [0x9f04] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9f08] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f10] CONV [#1848]
[3] [0] [0x9f12] NOP 
[3] [0] [0x9f14] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9f18] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f20] CONV [#1849]
[3] [0] [0x9f22] NOP 
[3] [0] [0x9f24] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9f28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f30] CONV [#1850]
[3] [0] [0x9f32] NOP 
[3] [0] [0x9f34] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9f38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f40] CONV [#1851]
[3] [0] [0x9f42] NOP 
[3] [0] [0x9f44] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0x9f48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f50] CONV [#1852]
[3] [0] [0x9f52] NOP 
[3] [0] [0x9f54] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0x9f58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9f60] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0x9f68] CONF [NPU_STORE, en=1]
[3] [0] [0x9f6c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0x9f74] CONV [#1853]
[3] [0] [0x9f76] NOP 
[3] [0] [0x9f78] CONF [NPU_NEXT0, ch_end=14, ch_start=14]
[3] [0] [0x9f80] CONF [NPU_NEXT2, line=392]
[3] [0] [0x9f84] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0x9f8c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0x9f94] CONF [NPU_STORE, en=0]
[3] [0] [0x9f98] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0x9f9c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9fa4] CONV [#1854]
[3] [0] [0x9fa6] NOP 
[3] [0] [0x9fa8] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0x9fac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9fb4] CONV [#1855]
[3] [0] [0x9fb6] NOP 
[3] [0] [0x9fb8] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0x9fbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9fc4] CONV [#1856]
[3] [0] [0x9fc6] NOP 
[3] [0] [0x9fc8] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0x9fcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9fd4] CONV [#1857]
[3] [0] [0x9fd6] NOP 
[3] [0] [0x9fd8] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0x9fdc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9fe4] CONV [#1858]
[3] [0] [0x9fe6] NOP 
[3] [0] [0x9fe8] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0x9fec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0x9ff4] CONV [#1859]
[3] [0] [0x9ff6] NOP 
[3] [0] [0x9ff8] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0x9ffc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa004] CONV [#1860]
[3] [0] [0xa006] NOP 
[3] [0] [0xa008] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa00c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa014] CONV [#1861]
[3] [0] [0xa016] NOP 
[3] [0] [0xa018] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa01c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa024] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa02c] CONF [NPU_STORE, en=1]
[3] [0] [0xa030] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa038] CONV [#1862]
[3] [0] [0xa03a] NOP 
[3] [0] [0xa03c] CONF [NPU_NEXT0, ch_end=15, ch_start=15]
[3] [0] [0xa044] CONF [NPU_NEXT2, line=420]
[3] [0] [0xa048] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa050] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa058] CONF [NPU_STORE, en=0]
[3] [0] [0xa05c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa060] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa068] CONV [#1863]
[3] [0] [0xa06a] NOP 
[3] [0] [0xa06c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa070] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa078] CONV [#1864]
[3] [0] [0xa07a] NOP 
[3] [0] [0xa07c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa080] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa088] CONV [#1865]
[3] [0] [0xa08a] NOP 
[3] [0] [0xa08c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa090] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa098] CONV [#1866]
[3] [0] [0xa09a] NOP 
[3] [0] [0xa09c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa0a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa0a8] CONV [#1867]
[3] [0] [0xa0aa] NOP 
[3] [0] [0xa0ac] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa0b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa0b8] CONV [#1868]
[3] [0] [0xa0ba] NOP 
[3] [0] [0xa0bc] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa0c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa0c8] CONV [#1869]
[3] [0] [0xa0ca] NOP 
[3] [0] [0xa0cc] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa0d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa0d8] CONV [#1870]
[3] [0] [0xa0da] NOP 
[3] [0] [0xa0dc] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa0e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa0e8] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa0f0] CONF [NPU_STORE, en=1]
[3] [0] [0xa0f4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa0fc] CONV [#1871]
[3] [0] [0xa0fe] NOP 
[3] [0] [0xa100] CONF [NPU_NEXT0, ch_end=16, ch_start=16]
[3] [0] [0xa108] CONF [NPU_NEXT2, line=448]
[3] [0] [0xa10c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa114] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa11c] CONF [NPU_STORE, en=0]
[3] [0] [0xa120] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa124] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa12c] CONV [#1872]
[3] [0] [0xa12e] NOP 
[3] [0] [0xa130] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa134] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa13c] CONV [#1873]
[3] [0] [0xa13e] NOP 
[3] [0] [0xa140] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa144] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa14c] CONV [#1874]
[3] [0] [0xa14e] NOP 
[3] [0] [0xa150] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa154] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa15c] CONV [#1875]
[3] [0] [0xa15e] NOP 
[3] [0] [0xa160] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa164] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa16c] CONV [#1876]
[3] [0] [0xa16e] NOP 
[3] [0] [0xa170] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa174] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa17c] CONV [#1877]
[3] [0] [0xa17e] NOP 
[3] [0] [0xa180] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa184] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa18c] CONV [#1878]
[3] [0] [0xa18e] NOP 
[3] [0] [0xa190] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa194] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa19c] CONV [#1879]
[3] [0] [0xa19e] NOP 
[3] [0] [0xa1a0] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa1a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa1ac] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa1b4] CONF [NPU_STORE, en=1]
[3] [0] [0xa1b8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa1c0] CONV [#1880]
[3] [0] [0xa1c2] NOP 
[3] [0] [0xa1c4] CONF [NPU_NEXT0, ch_end=17, ch_start=17]
[3] [0] [0xa1cc] CONF [NPU_NEXT2, line=476]
[3] [0] [0xa1d0] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa1d8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa1e0] CONF [NPU_STORE, en=0]
[3] [0] [0xa1e4] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa1e8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa1f0] CONV [#1881]
[3] [0] [0xa1f2] NOP 
[3] [0] [0xa1f4] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa1f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa200] CONV [#1882]
[3] [0] [0xa202] NOP 
[3] [0] [0xa204] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa208] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa210] CONV [#1883]
[3] [0] [0xa212] NOP 
[3] [0] [0xa214] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa218] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa220] CONV [#1884]
[3] [0] [0xa222] NOP 
[3] [0] [0xa224] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa228] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa230] CONV [#1885]
[3] [0] [0xa232] NOP 
[3] [0] [0xa234] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa238] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa240] CONV [#1886]
[3] [0] [0xa242] NOP 
[3] [0] [0xa244] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa248] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa250] CONV [#1887]
[3] [0] [0xa252] NOP 
[3] [0] [0xa254] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa258] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa260] CONV [#1888]
[3] [0] [0xa262] NOP 
[3] [0] [0xa264] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa268] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa270] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa278] CONF [NPU_STORE, en=1]
[3] [0] [0xa27c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa284] CONV [#1889]
[3] [0] [0xa286] NOP 
[3] [0] [0xa288] CONF [NPU_NEXT0, ch_end=18, ch_start=18]
[3] [0] [0xa290] CONF [NPU_NEXT2, line=504]
[3] [0] [0xa294] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa29c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa2a4] CONF [NPU_STORE, en=0]
[3] [0] [0xa2a8] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa2ac] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa2b4] CONV [#1890]
[3] [0] [0xa2b6] NOP 
[3] [0] [0xa2b8] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa2bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa2c4] CONV [#1891]
[3] [0] [0xa2c6] NOP 
[3] [0] [0xa2c8] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa2cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa2d4] CONV [#1892]
[3] [0] [0xa2d6] NOP 
[3] [0] [0xa2d8] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa2dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa2e4] CONV [#1893]
[3] [0] [0xa2e6] NOP 
[3] [0] [0xa2e8] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa2ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa2f4] CONV [#1894]
[3] [0] [0xa2f6] NOP 
[3] [0] [0xa2f8] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa2fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa304] CONV [#1895]
[3] [0] [0xa306] NOP 
[3] [0] [0xa308] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa30c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa314] CONV [#1896]
[3] [0] [0xa316] NOP 
[3] [0] [0xa318] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa31c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa324] CONV [#1897]
[3] [0] [0xa326] NOP 
[3] [0] [0xa328] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa32c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa334] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa33c] CONF [NPU_STORE, en=1]
[3] [0] [0xa340] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa348] CONV [#1898]
[3] [0] [0xa34a] NOP 
[3] [0] [0xa34c] CONF [NPU_NEXT0, ch_end=19, ch_start=19]
[3] [0] [0xa354] CONF [NPU_NEXT2, line=532]
[3] [0] [0xa358] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa360] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa368] CONF [NPU_STORE, en=0]
[3] [0] [0xa36c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa370] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa378] CONV [#1899]
[3] [0] [0xa37a] NOP 
[3] [0] [0xa37c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa380] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa388] CONV [#1900]
[3] [0] [0xa38a] NOP 
[3] [0] [0xa38c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa390] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa398] CONV [#1901]
[3] [0] [0xa39a] NOP 
[3] [0] [0xa39c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa3a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa3a8] CONV [#1902]
[3] [0] [0xa3aa] NOP 
[3] [0] [0xa3ac] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa3b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa3b8] CONV [#1903]
[3] [0] [0xa3ba] NOP 
[3] [0] [0xa3bc] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa3c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa3c8] CONV [#1904]
[3] [0] [0xa3ca] NOP 
[3] [0] [0xa3cc] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa3d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa3d8] CONV [#1905]
[3] [0] [0xa3da] NOP 
[3] [0] [0xa3dc] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa3e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa3e8] CONV [#1906]
[3] [0] [0xa3ea] NOP 
[3] [0] [0xa3ec] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa3f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa3f8] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa400] CONF [NPU_STORE, en=1]
[3] [0] [0xa404] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa40c] CONV [#1907]
[3] [0] [0xa40e] NOP 
[3] [0] [0xa410] CONF [NPU_NEXT0, ch_end=20, ch_start=20]
[3] [0] [0xa418] CONF [NPU_NEXT2, line=560]
[3] [0] [0xa41c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa424] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa42c] CONF [NPU_STORE, en=0]
[3] [0] [0xa430] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa434] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa43c] CONV [#1908]
[3] [0] [0xa43e] NOP 
[3] [0] [0xa440] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa444] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa44c] CONV [#1909]
[3] [0] [0xa44e] NOP 
[3] [0] [0xa450] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa454] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa45c] CONV [#1910]
[3] [0] [0xa45e] NOP 
[3] [0] [0xa460] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa464] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa46c] CONV [#1911]
[3] [0] [0xa46e] NOP 
[3] [0] [0xa470] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa474] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa47c] CONV [#1912]
[3] [0] [0xa47e] NOP 
[3] [0] [0xa480] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa484] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa48c] CONV [#1913]
[3] [0] [0xa48e] NOP 
[3] [0] [0xa490] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa494] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa49c] CONV [#1914]
[3] [0] [0xa49e] NOP 
[3] [0] [0xa4a0] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa4a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa4ac] CONV [#1915]
[3] [0] [0xa4ae] NOP 
[3] [0] [0xa4b0] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa4b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa4bc] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa4c4] CONF [NPU_STORE, en=1]
[3] [0] [0xa4c8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa4d0] CONV [#1916]
[3] [0] [0xa4d2] NOP 
[3] [0] [0xa4d4] CONF [NPU_NEXT0, ch_end=21, ch_start=21]
[3] [0] [0xa4dc] CONF [NPU_NEXT2, line=588]
[3] [0] [0xa4e0] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa4e8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa4f0] CONF [NPU_STORE, en=0]
[3] [0] [0xa4f4] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa4f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa500] CONV [#1917]
[3] [0] [0xa502] NOP 
[3] [0] [0xa504] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa508] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa510] CONV [#1918]
[3] [0] [0xa512] NOP 
[3] [0] [0xa514] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa518] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa520] CONV [#1919]
[3] [0] [0xa522] NOP 
[3] [0] [0xa524] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa528] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa530] CONV [#1920]
[3] [0] [0xa532] NOP 
[3] [0] [0xa534] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa538] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa540] CONV [#1921]
[3] [0] [0xa542] NOP 
[3] [0] [0xa544] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa548] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa550] CONV [#1922]
[3] [0] [0xa552] NOP 
[3] [0] [0xa554] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa558] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa560] CONV [#1923]
[3] [0] [0xa562] NOP 
[3] [0] [0xa564] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa568] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa570] CONV [#1924]
[3] [0] [0xa572] NOP 
[3] [0] [0xa574] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa578] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa580] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa588] CONF [NPU_STORE, en=1]
[3] [0] [0xa58c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa594] CONV [#1925]
[3] [0] [0xa596] NOP 
[3] [0] [0xa598] CONF [NPU_NEXT0, ch_end=22, ch_start=22]
[3] [0] [0xa5a0] CONF [NPU_NEXT2, line=616]
[3] [0] [0xa5a4] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa5ac] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa5b4] CONF [NPU_STORE, en=0]
[3] [0] [0xa5b8] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa5bc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa5c4] CONV [#1926]
[3] [0] [0xa5c6] NOP 
[3] [0] [0xa5c8] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa5cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa5d4] CONV [#1927]
[3] [0] [0xa5d6] NOP 
[3] [0] [0xa5d8] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa5dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa5e4] CONV [#1928]
[3] [0] [0xa5e6] NOP 
[3] [0] [0xa5e8] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa5ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa5f4] CONV [#1929]
[3] [0] [0xa5f6] NOP 
[3] [0] [0xa5f8] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa5fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa604] CONV [#1930]
[3] [0] [0xa606] NOP 
[3] [0] [0xa608] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa60c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa614] CONV [#1931]
[3] [0] [0xa616] NOP 
[3] [0] [0xa618] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa61c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa624] CONV [#1932]
[3] [0] [0xa626] NOP 
[3] [0] [0xa628] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa62c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa634] CONV [#1933]
[3] [0] [0xa636] NOP 
[3] [0] [0xa638] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa63c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa644] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa64c] CONF [NPU_STORE, en=1]
[3] [0] [0xa650] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa658] CONV [#1934]
[3] [0] [0xa65a] NOP 
[3] [0] [0xa65c] CONF [NPU_NEXT0, ch_end=23, ch_start=23]
[3] [0] [0xa664] CONF [NPU_NEXT2, line=644]
[3] [0] [0xa668] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa670] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa678] CONF [NPU_STORE, en=0]
[3] [0] [0xa67c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa680] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa688] CONV [#1935]
[3] [0] [0xa68a] NOP 
[3] [0] [0xa68c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa690] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa698] CONV [#1936]
[3] [0] [0xa69a] NOP 
[3] [0] [0xa69c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa6a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa6a8] CONV [#1937]
[3] [0] [0xa6aa] NOP 
[3] [0] [0xa6ac] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa6b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa6b8] CONV [#1938]
[3] [0] [0xa6ba] NOP 
[3] [0] [0xa6bc] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa6c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa6c8] CONV [#1939]
[3] [0] [0xa6ca] NOP 
[3] [0] [0xa6cc] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa6d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa6d8] CONV [#1940]
[3] [0] [0xa6da] NOP 
[3] [0] [0xa6dc] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa6e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa6e8] CONV [#1941]
[3] [0] [0xa6ea] NOP 
[3] [0] [0xa6ec] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa6f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa6f8] CONV [#1942]
[3] [0] [0xa6fa] NOP 
[3] [0] [0xa6fc] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa700] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa708] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa710] CONF [NPU_STORE, en=1]
[3] [0] [0xa714] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa71c] CONV [#1943]
[3] [0] [0xa71e] NOP 
[3] [0] [0xa720] CONF [NPU_NEXT0, ch_end=24, ch_start=24]
[3] [0] [0xa728] CONF [NPU_NEXT2, line=672]
[3] [0] [0xa72c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa734] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa73c] CONF [NPU_STORE, en=0]
[3] [0] [0xa740] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa744] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa74c] CONV [#1944]
[3] [0] [0xa74e] NOP 
[3] [0] [0xa750] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa754] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa75c] CONV [#1945]
[3] [0] [0xa75e] NOP 
[3] [0] [0xa760] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa764] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa76c] CONV [#1946]
[3] [0] [0xa76e] NOP 
[3] [0] [0xa770] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa774] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa77c] CONV [#1947]
[3] [0] [0xa77e] NOP 
[3] [0] [0xa780] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa784] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa78c] CONV [#1948]
[3] [0] [0xa78e] NOP 
[3] [0] [0xa790] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa794] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa79c] CONV [#1949]
[3] [0] [0xa79e] NOP 
[3] [0] [0xa7a0] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa7a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa7ac] CONV [#1950]
[3] [0] [0xa7ae] NOP 
[3] [0] [0xa7b0] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa7b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa7bc] CONV [#1951]
[3] [0] [0xa7be] NOP 
[3] [0] [0xa7c0] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa7c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa7cc] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa7d4] CONF [NPU_STORE, en=1]
[3] [0] [0xa7d8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa7e0] CONV [#1952]
[3] [0] [0xa7e2] NOP 
[3] [0] [0xa7e4] CONF [NPU_NEXT0, ch_end=25, ch_start=25]
[3] [0] [0xa7ec] CONF [NPU_NEXT2, line=700]
[3] [0] [0xa7f0] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa7f8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa800] CONF [NPU_STORE, en=0]
[3] [0] [0xa804] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa808] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa810] CONV [#1953]
[3] [0] [0xa812] NOP 
[3] [0] [0xa814] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa818] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa820] CONV [#1954]
[3] [0] [0xa822] NOP 
[3] [0] [0xa824] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa828] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa830] CONV [#1955]
[3] [0] [0xa832] NOP 
[3] [0] [0xa834] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa838] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa840] CONV [#1956]
[3] [0] [0xa842] NOP 
[3] [0] [0xa844] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa848] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa850] CONV [#1957]
[3] [0] [0xa852] NOP 
[3] [0] [0xa854] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa858] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa860] CONV [#1958]
[3] [0] [0xa862] NOP 
[3] [0] [0xa864] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa868] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa870] CONV [#1959]
[3] [0] [0xa872] NOP 
[3] [0] [0xa874] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa878] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa880] CONV [#1960]
[3] [0] [0xa882] NOP 
[3] [0] [0xa884] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa888] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa890] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa898] CONF [NPU_STORE, en=1]
[3] [0] [0xa89c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa8a4] CONV [#1961]
[3] [0] [0xa8a6] NOP 
[3] [0] [0xa8a8] CONF [NPU_NEXT0, ch_end=26, ch_start=26]
[3] [0] [0xa8b0] CONF [NPU_NEXT2, line=728]
[3] [0] [0xa8b4] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa8bc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa8c4] CONF [NPU_STORE, en=0]
[3] [0] [0xa8c8] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa8cc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa8d4] CONV [#1962]
[3] [0] [0xa8d6] NOP 
[3] [0] [0xa8d8] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa8dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa8e4] CONV [#1963]
[3] [0] [0xa8e6] NOP 
[3] [0] [0xa8e8] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa8ec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa8f4] CONV [#1964]
[3] [0] [0xa8f6] NOP 
[3] [0] [0xa8f8] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa8fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa904] CONV [#1965]
[3] [0] [0xa906] NOP 
[3] [0] [0xa908] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa90c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa914] CONV [#1966]
[3] [0] [0xa916] NOP 
[3] [0] [0xa918] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa91c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa924] CONV [#1967]
[3] [0] [0xa926] NOP 
[3] [0] [0xa928] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa92c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa934] CONV [#1968]
[3] [0] [0xa936] NOP 
[3] [0] [0xa938] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xa93c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa944] CONV [#1969]
[3] [0] [0xa946] NOP 
[3] [0] [0xa948] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xa94c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa954] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xa95c] CONF [NPU_STORE, en=1]
[3] [0] [0xa960] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xa968] CONV [#1970]
[3] [0] [0xa96a] NOP 
[3] [0] [0xa96c] CONF [NPU_NEXT0, ch_end=27, ch_start=27]
[3] [0] [0xa974] CONF [NPU_NEXT2, line=756]
[3] [0] [0xa978] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xa980] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xa988] CONF [NPU_STORE, en=0]
[3] [0] [0xa98c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xa990] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa998] CONV [#1971]
[3] [0] [0xa99a] NOP 
[3] [0] [0xa99c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xa9a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa9a8] CONV [#1972]
[3] [0] [0xa9aa] NOP 
[3] [0] [0xa9ac] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xa9b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa9b8] CONV [#1973]
[3] [0] [0xa9ba] NOP 
[3] [0] [0xa9bc] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xa9c0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa9c8] CONV [#1974]
[3] [0] [0xa9ca] NOP 
[3] [0] [0xa9cc] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xa9d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa9d8] CONV [#1975]
[3] [0] [0xa9da] NOP 
[3] [0] [0xa9dc] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xa9e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa9e8] CONV [#1976]
[3] [0] [0xa9ea] NOP 
[3] [0] [0xa9ec] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xa9f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xa9f8] CONV [#1977]
[3] [0] [0xa9fa] NOP 
[3] [0] [0xa9fc] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xaa00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa08] CONV [#1978]
[3] [0] [0xaa0a] NOP 
[3] [0] [0xaa0c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xaa10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa18] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xaa20] CONF [NPU_STORE, en=1]
[3] [0] [0xaa24] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xaa2c] CONV [#1979]
[3] [0] [0xaa2e] NOP 
[3] [0] [0xaa30] CONF [NPU_NEXT0, ch_end=28, ch_start=28]
[3] [0] [0xaa38] CONF [NPU_NEXT2, line=784]
[3] [0] [0xaa3c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xaa44] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xaa4c] CONF [NPU_STORE, en=0]
[3] [0] [0xaa50] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xaa54] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa5c] CONV [#1980]
[3] [0] [0xaa5e] NOP 
[3] [0] [0xaa60] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xaa64] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa6c] CONV [#1981]
[3] [0] [0xaa6e] NOP 
[3] [0] [0xaa70] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xaa74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa7c] CONV [#1982]
[3] [0] [0xaa7e] NOP 
[3] [0] [0xaa80] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xaa84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa8c] CONV [#1983]
[3] [0] [0xaa8e] NOP 
[3] [0] [0xaa90] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xaa94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaa9c] CONV [#1984]
[3] [0] [0xaa9e] NOP 
[3] [0] [0xaaa0] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xaaa4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaaac] CONV [#1985]
[3] [0] [0xaaae] NOP 
[3] [0] [0xaab0] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xaab4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaabc] CONV [#1986]
[3] [0] [0xaabe] NOP 
[3] [0] [0xaac0] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xaac4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaacc] CONV [#1987]
[3] [0] [0xaace] NOP 
[3] [0] [0xaad0] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xaad4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaadc] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xaae4] CONF [NPU_STORE, en=1]
[3] [0] [0xaae8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xaaf0] CONV [#1988]
[3] [0] [0xaaf2] NOP 
[3] [0] [0xaaf4] CONF [NPU_NEXT0, ch_end=29, ch_start=29]
[3] [0] [0xaafc] CONF [NPU_NEXT2, line=812]
[3] [0] [0xab00] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xab08] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xab10] CONF [NPU_STORE, en=0]
[3] [0] [0xab14] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xab18] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab20] CONV [#1989]
[3] [0] [0xab22] NOP 
[3] [0] [0xab24] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xab28] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab30] CONV [#1990]
[3] [0] [0xab32] NOP 
[3] [0] [0xab34] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xab38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab40] CONV [#1991]
[3] [0] [0xab42] NOP 
[3] [0] [0xab44] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xab48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab50] CONV [#1992]
[3] [0] [0xab52] NOP 
[3] [0] [0xab54] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xab58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab60] CONV [#1993]
[3] [0] [0xab62] NOP 
[3] [0] [0xab64] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xab68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab70] CONV [#1994]
[3] [0] [0xab72] NOP 
[3] [0] [0xab74] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xab78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab80] CONV [#1995]
[3] [0] [0xab82] NOP 
[3] [0] [0xab84] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xab88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xab90] CONV [#1996]
[3] [0] [0xab92] NOP 
[3] [0] [0xab94] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xab98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaba0] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xaba8] CONF [NPU_STORE, en=1]
[3] [0] [0xabac] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xabb4] CONV [#1997]
[3] [0] [0xabb6] NOP 
[3] [0] [0xabb8] CONF [NPU_NEXT0, ch_end=30, ch_start=30]
[3] [0] [0xabc0] CONF [NPU_NEXT2, line=840]
[3] [0] [0xabc4] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xabcc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xabd4] CONF [NPU_STORE, en=0]
[3] [0] [0xabd8] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xabdc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xabe4] CONV [#1998]
[3] [0] [0xabe6] NOP 
[3] [0] [0xabe8] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xabec] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xabf4] CONV [#1999]
[3] [0] [0xabf6] NOP 
[3] [0] [0xabf8] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xabfc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac04] CONV [#2000]
[3] [0] [0xac06] NOP 
[3] [0] [0xac08] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xac0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac14] CONV [#2001]
[3] [0] [0xac16] NOP 
[3] [0] [0xac18] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xac1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac24] CONV [#2002]
[3] [0] [0xac26] NOP 
[3] [0] [0xac28] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xac2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac34] CONV [#2003]
[3] [0] [0xac36] NOP 
[3] [0] [0xac38] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xac3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac44] CONV [#2004]
[3] [0] [0xac46] NOP 
[3] [0] [0xac48] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xac4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac54] CONV [#2005]
[3] [0] [0xac56] NOP 
[3] [0] [0xac58] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xac5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xac64] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xac6c] CONF [NPU_STORE, en=1]
[3] [0] [0xac70] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xac78] CONV [#2006]
[3] [0] [0xac7a] NOP 
[3] [0] [0xac7c] CONF [NPU_NEXT0, ch_end=31, ch_start=31]
[3] [0] [0xac84] CONF [NPU_NEXT2, line=868]
[3] [0] [0xac88] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xac90] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xac98] CONF [NPU_STORE, en=0]
[3] [0] [0xac9c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xaca0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaca8] CONV [#2007]
[3] [0] [0xacaa] NOP 
[3] [0] [0xacac] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xacb0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xacb8] CONV [#2008]
[3] [0] [0xacba] NOP 
[3] [0] [0xacbc] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xacc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xacc8] CONV [#2009]
[3] [0] [0xacca] NOP 
[3] [0] [0xaccc] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xacd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xacd8] CONV [#2010]
[3] [0] [0xacda] NOP 
[3] [0] [0xacdc] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xace0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xace8] CONV [#2011]
[3] [0] [0xacea] NOP 
[3] [0] [0xacec] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xacf0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xacf8] CONV [#2012]
[3] [0] [0xacfa] NOP 
[3] [0] [0xacfc] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xad00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad08] CONV [#2013]
[3] [0] [0xad0a] NOP 
[3] [0] [0xad0c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xad10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad18] CONV [#2014]
[3] [0] [0xad1a] NOP 
[3] [0] [0xad1c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xad20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad28] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xad30] CONF [NPU_STORE, en=1]
[3] [0] [0xad34] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xad3c] CONV [#2015]
[3] [0] [0xad3e] NOP 
[3] [0] [0xad40] CONF [NPU_NEXT0, ch_end=32, ch_start=32]
[3] [0] [0xad48] CONF [NPU_NEXT2, line=896]
[3] [0] [0xad4c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xad54] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xad5c] CONF [NPU_STORE, en=0]
[3] [0] [0xad60] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xad64] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad6c] CONV [#2016]
[3] [0] [0xad6e] NOP 
[3] [0] [0xad70] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xad74] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad7c] CONV [#2017]
[3] [0] [0xad7e] NOP 
[3] [0] [0xad80] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xad84] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad8c] CONV [#2018]
[3] [0] [0xad8e] NOP 
[3] [0] [0xad90] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xad94] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xad9c] CONV [#2019]
[3] [0] [0xad9e] NOP 
[3] [0] [0xada0] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xada4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xadac] CONV [#2020]
[3] [0] [0xadae] NOP 
[3] [0] [0xadb0] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xadb4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xadbc] CONV [#2021]
[3] [0] [0xadbe] NOP 
[3] [0] [0xadc0] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xadc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xadcc] CONV [#2022]
[3] [0] [0xadce] NOP 
[3] [0] [0xadd0] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xadd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaddc] CONV [#2023]
[3] [0] [0xadde] NOP 
[3] [0] [0xade0] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xade4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xadec] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xadf4] CONF [NPU_STORE, en=1]
[3] [0] [0xadf8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xae00] CONV [#2024]
[3] [0] [0xae02] NOP 
[3] [0] [0xae04] CONF [NPU_NEXT0, ch_end=33, ch_start=33]
[3] [0] [0xae0c] CONF [NPU_NEXT2, line=924]
[3] [0] [0xae10] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xae18] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xae20] CONF [NPU_STORE, en=0]
[3] [0] [0xae24] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xae28] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae30] CONV [#2025]
[3] [0] [0xae32] NOP 
[3] [0] [0xae34] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xae38] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae40] CONV [#2026]
[3] [0] [0xae42] NOP 
[3] [0] [0xae44] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xae48] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae50] CONV [#2027]
[3] [0] [0xae52] NOP 
[3] [0] [0xae54] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xae58] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae60] CONV [#2028]
[3] [0] [0xae62] NOP 
[3] [0] [0xae64] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xae68] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae70] CONV [#2029]
[3] [0] [0xae72] NOP 
[3] [0] [0xae74] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xae78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae80] CONV [#2030]
[3] [0] [0xae82] NOP 
[3] [0] [0xae84] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xae88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xae90] CONV [#2031]
[3] [0] [0xae92] NOP 
[3] [0] [0xae94] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xae98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaea0] CONV [#2032]
[3] [0] [0xaea2] NOP 
[3] [0] [0xaea4] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xaea8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaeb0] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xaeb8] CONF [NPU_STORE, en=1]
[3] [0] [0xaebc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xaec4] CONV [#2033]
[3] [0] [0xaec6] NOP 
[3] [0] [0xaec8] CONF [NPU_NEXT0, ch_end=34, ch_start=34]
[3] [0] [0xaed0] CONF [NPU_NEXT2, line=952]
[3] [0] [0xaed4] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xaedc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xaee4] CONF [NPU_STORE, en=0]
[3] [0] [0xaee8] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xaeec] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaef4] CONV [#2034]
[3] [0] [0xaef6] NOP 
[3] [0] [0xaef8] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xaefc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf04] CONV [#2035]
[3] [0] [0xaf06] NOP 
[3] [0] [0xaf08] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xaf0c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf14] CONV [#2036]
[3] [0] [0xaf16] NOP 
[3] [0] [0xaf18] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xaf1c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf24] CONV [#2037]
[3] [0] [0xaf26] NOP 
[3] [0] [0xaf28] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xaf2c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf34] CONV [#2038]
[3] [0] [0xaf36] NOP 
[3] [0] [0xaf38] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xaf3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf44] CONV [#2039]
[3] [0] [0xaf46] NOP 
[3] [0] [0xaf48] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xaf4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf54] CONV [#2040]
[3] [0] [0xaf56] NOP 
[3] [0] [0xaf58] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xaf5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf64] CONV [#2041]
[3] [0] [0xaf66] NOP 
[3] [0] [0xaf68] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xaf6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaf74] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xaf7c] CONF [NPU_STORE, en=1]
[3] [0] [0xaf80] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xaf88] CONV [#2042]
[3] [0] [0xaf8a] NOP 
[3] [0] [0xaf8c] CONF [NPU_NEXT0, ch_end=35, ch_start=35]
[3] [0] [0xaf94] CONF [NPU_NEXT2, line=980]
[3] [0] [0xaf98] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xafa0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xafa8] CONF [NPU_STORE, en=0]
[3] [0] [0xafac] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xafb0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xafb8] CONV [#2043]
[3] [0] [0xafba] NOP 
[3] [0] [0xafbc] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xafc0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xafc8] CONV [#2044]
[3] [0] [0xafca] NOP 
[3] [0] [0xafcc] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xafd0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xafd8] CONV [#2045]
[3] [0] [0xafda] NOP 
[3] [0] [0xafdc] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xafe0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xafe8] CONV [#2046]
[3] [0] [0xafea] NOP 
[3] [0] [0xafec] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xaff0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xaff8] CONV [#2047]
[3] [0] [0xaffa] NOP 
[3] [0] [0xaffc] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb000] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb008] CONV [#2048]
[3] [0] [0xb00a] NOP 
[3] [0] [0xb00c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb010] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb018] CONV [#2049]
[3] [0] [0xb01a] NOP 
[3] [0] [0xb01c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb020] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb028] CONV [#2050]
[3] [0] [0xb02a] NOP 
[3] [0] [0xb02c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb030] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb038] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb040] CONF [NPU_STORE, en=1]
[3] [0] [0xb044] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb04c] CONV [#2051]
[3] [0] [0xb04e] NOP 
[3] [0] [0xb050] CONF [NPU_NEXT0, ch_end=36, ch_start=36]
[3] [0] [0xb058] CONF [NPU_NEXT2, line=1008]
[3] [0] [0xb05c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb064] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb06c] CONF [NPU_STORE, en=0]
[3] [0] [0xb070] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb074] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb07c] CONV [#2052]
[3] [0] [0xb07e] NOP 
[3] [0] [0xb080] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb084] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb08c] CONV [#2053]
[3] [0] [0xb08e] NOP 
[3] [0] [0xb090] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb094] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb09c] CONV [#2054]
[3] [0] [0xb09e] NOP 
[3] [0] [0xb0a0] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb0a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb0ac] CONV [#2055]
[3] [0] [0xb0ae] NOP 
[3] [0] [0xb0b0] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb0b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb0bc] CONV [#2056]
[3] [0] [0xb0be] NOP 
[3] [0] [0xb0c0] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb0c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb0cc] CONV [#2057]
[3] [0] [0xb0ce] NOP 
[3] [0] [0xb0d0] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb0d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb0dc] CONV [#2058]
[3] [0] [0xb0de] NOP 
[3] [0] [0xb0e0] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb0e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb0ec] CONV [#2059]
[3] [0] [0xb0ee] NOP 
[3] [0] [0xb0f0] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb0f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb0fc] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb104] CONF [NPU_STORE, en=1]
[3] [0] [0xb108] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb110] CONV [#2060]
[3] [0] [0xb112] NOP 
[3] [0] [0xb114] CONF [NPU_NEXT0, ch_end=37, ch_start=37]
[3] [0] [0xb11c] CONF [NPU_NEXT2, line=1036]
[3] [0] [0xb120] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb128] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb130] CONF [NPU_STORE, en=0]
[3] [0] [0xb134] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb138] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb140] CONV [#2061]
[3] [0] [0xb142] NOP 
[3] [0] [0xb144] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb148] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb150] CONV [#2062]
[3] [0] [0xb152] NOP 
[3] [0] [0xb154] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb158] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb160] CONV [#2063]
[3] [0] [0xb162] NOP 
[3] [0] [0xb164] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb168] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb170] CONV [#2064]
[3] [0] [0xb172] NOP 
[3] [0] [0xb174] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb178] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb180] CONV [#2065]
[3] [0] [0xb182] NOP 
[3] [0] [0xb184] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb188] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb190] CONV [#2066]
[3] [0] [0xb192] NOP 
[3] [0] [0xb194] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb198] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb1a0] CONV [#2067]
[3] [0] [0xb1a2] NOP 
[3] [0] [0xb1a4] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb1a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb1b0] CONV [#2068]
[3] [0] [0xb1b2] NOP 
[3] [0] [0xb1b4] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb1b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb1c0] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb1c8] CONF [NPU_STORE, en=1]
[3] [0] [0xb1cc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb1d4] CONV [#2069]
[3] [0] [0xb1d6] NOP 
[3] [0] [0xb1d8] CONF [NPU_NEXT0, ch_end=38, ch_start=38]
[3] [0] [0xb1e0] CONF [NPU_NEXT2, line=1064]
[3] [0] [0xb1e4] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb1ec] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb1f4] CONF [NPU_STORE, en=0]
[3] [0] [0xb1f8] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb1fc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb204] CONV [#2070]
[3] [0] [0xb206] NOP 
[3] [0] [0xb208] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb20c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb214] CONV [#2071]
[3] [0] [0xb216] NOP 
[3] [0] [0xb218] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb21c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb224] CONV [#2072]
[3] [0] [0xb226] NOP 
[3] [0] [0xb228] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb22c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb234] CONV [#2073]
[3] [0] [0xb236] NOP 
[3] [0] [0xb238] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb23c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb244] CONV [#2074]
[3] [0] [0xb246] NOP 
[3] [0] [0xb248] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb24c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb254] CONV [#2075]
[3] [0] [0xb256] NOP 
[3] [0] [0xb258] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb25c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb264] CONV [#2076]
[3] [0] [0xb266] NOP 
[3] [0] [0xb268] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb26c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb274] CONV [#2077]
[3] [0] [0xb276] NOP 
[3] [0] [0xb278] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb27c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb284] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb28c] CONF [NPU_STORE, en=1]
[3] [0] [0xb290] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb298] CONV [#2078]
[3] [0] [0xb29a] NOP 
[3] [0] [0xb29c] CONF [NPU_NEXT0, ch_end=39, ch_start=39]
[3] [0] [0xb2a4] CONF [NPU_NEXT2, line=1092]
[3] [0] [0xb2a8] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb2b0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb2b8] CONF [NPU_STORE, en=0]
[3] [0] [0xb2bc] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb2c0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb2c8] CONV [#2079]
[3] [0] [0xb2ca] NOP 
[3] [0] [0xb2cc] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb2d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb2d8] CONV [#2080]
[3] [0] [0xb2da] NOP 
[3] [0] [0xb2dc] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb2e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb2e8] CONV [#2081]
[3] [0] [0xb2ea] NOP 
[3] [0] [0xb2ec] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb2f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb2f8] CONV [#2082]
[3] [0] [0xb2fa] NOP 
[3] [0] [0xb2fc] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb300] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb308] CONV [#2083]
[3] [0] [0xb30a] NOP 
[3] [0] [0xb30c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb310] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb318] CONV [#2084]
[3] [0] [0xb31a] NOP 
[3] [0] [0xb31c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb320] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb328] CONV [#2085]
[3] [0] [0xb32a] NOP 
[3] [0] [0xb32c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb330] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb338] CONV [#2086]
[3] [0] [0xb33a] NOP 
[3] [0] [0xb33c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb340] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb348] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb350] CONF [NPU_STORE, en=1]
[3] [0] [0xb354] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb35c] CONV [#2087]
[3] [0] [0xb35e] NOP 
[3] [0] [0xb360] CONF [NPU_NEXT0, ch_end=40, ch_start=40]
[3] [0] [0xb368] CONF [NPU_NEXT2, line=1120]
[3] [0] [0xb36c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb374] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb37c] CONF [NPU_STORE, en=0]
[3] [0] [0xb380] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb384] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb38c] CONV [#2088]
[3] [0] [0xb38e] NOP 
[3] [0] [0xb390] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb394] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb39c] CONV [#2089]
[3] [0] [0xb39e] NOP 
[3] [0] [0xb3a0] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb3a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb3ac] CONV [#2090]
[3] [0] [0xb3ae] NOP 
[3] [0] [0xb3b0] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb3b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb3bc] CONV [#2091]
[3] [0] [0xb3be] NOP 
[3] [0] [0xb3c0] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb3c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb3cc] CONV [#2092]
[3] [0] [0xb3ce] NOP 
[3] [0] [0xb3d0] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb3d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb3dc] CONV [#2093]
[3] [0] [0xb3de] NOP 
[3] [0] [0xb3e0] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb3e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb3ec] CONV [#2094]
[3] [0] [0xb3ee] NOP 
[3] [0] [0xb3f0] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb3f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb3fc] CONV [#2095]
[3] [0] [0xb3fe] NOP 
[3] [0] [0xb400] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb404] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb40c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb414] CONF [NPU_STORE, en=1]
[3] [0] [0xb418] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb420] CONV [#2096]
[3] [0] [0xb422] NOP 
[3] [0] [0xb424] CONF [NPU_NEXT0, ch_end=41, ch_start=41]
[3] [0] [0xb42c] CONF [NPU_NEXT2, line=1148]
[3] [0] [0xb430] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb438] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb440] CONF [NPU_STORE, en=0]
[3] [0] [0xb444] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb448] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb450] CONV [#2097]
[3] [0] [0xb452] NOP 
[3] [0] [0xb454] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb458] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb460] CONV [#2098]
[3] [0] [0xb462] NOP 
[3] [0] [0xb464] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb468] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb470] CONV [#2099]
[3] [0] [0xb472] NOP 
[3] [0] [0xb474] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb478] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb480] CONV [#2100]
[3] [0] [0xb482] NOP 
[3] [0] [0xb484] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb488] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb490] CONV [#2101]
[3] [0] [0xb492] NOP 
[3] [0] [0xb494] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb498] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb4a0] CONV [#2102]
[3] [0] [0xb4a2] NOP 
[3] [0] [0xb4a4] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb4a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb4b0] CONV [#2103]
[3] [0] [0xb4b2] NOP 
[3] [0] [0xb4b4] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb4b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb4c0] CONV [#2104]
[3] [0] [0xb4c2] NOP 
[3] [0] [0xb4c4] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb4c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb4d0] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb4d8] CONF [NPU_STORE, en=1]
[3] [0] [0xb4dc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb4e4] CONV [#2105]
[3] [0] [0xb4e6] NOP 
[3] [0] [0xb4e8] CONF [NPU_NEXT0, ch_end=42, ch_start=42]
[3] [0] [0xb4f0] CONF [NPU_NEXT2, line=1176]
[3] [0] [0xb4f4] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb4fc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb504] CONF [NPU_STORE, en=0]
[3] [0] [0xb508] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb50c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb514] CONV [#2106]
[3] [0] [0xb516] NOP 
[3] [0] [0xb518] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb51c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb524] CONV [#2107]
[3] [0] [0xb526] NOP 
[3] [0] [0xb528] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb52c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb534] CONV [#2108]
[3] [0] [0xb536] NOP 
[3] [0] [0xb538] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb53c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb544] CONV [#2109]
[3] [0] [0xb546] NOP 
[3] [0] [0xb548] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb54c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb554] CONV [#2110]
[3] [0] [0xb556] NOP 
[3] [0] [0xb558] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb55c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb564] CONV [#2111]
[3] [0] [0xb566] NOP 
[3] [0] [0xb568] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb56c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb574] CONV [#2112]
[3] [0] [0xb576] NOP 
[3] [0] [0xb578] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb57c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb584] CONV [#2113]
[3] [0] [0xb586] NOP 
[3] [0] [0xb588] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb58c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb594] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb59c] CONF [NPU_STORE, en=1]
[3] [0] [0xb5a0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb5a8] CONV [#2114]
[3] [0] [0xb5aa] NOP 
[3] [0] [0xb5ac] CONF [NPU_NEXT0, ch_end=43, ch_start=43]
[3] [0] [0xb5b4] CONF [NPU_NEXT2, line=1204]
[3] [0] [0xb5b8] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb5c0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb5c8] CONF [NPU_STORE, en=0]
[3] [0] [0xb5cc] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb5d0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb5d8] CONV [#2115]
[3] [0] [0xb5da] NOP 
[3] [0] [0xb5dc] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb5e0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb5e8] CONV [#2116]
[3] [0] [0xb5ea] NOP 
[3] [0] [0xb5ec] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb5f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb5f8] CONV [#2117]
[3] [0] [0xb5fa] NOP 
[3] [0] [0xb5fc] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb600] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb608] CONV [#2118]
[3] [0] [0xb60a] NOP 
[3] [0] [0xb60c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb610] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb618] CONV [#2119]
[3] [0] [0xb61a] NOP 
[3] [0] [0xb61c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb620] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb628] CONV [#2120]
[3] [0] [0xb62a] NOP 
[3] [0] [0xb62c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb630] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb638] CONV [#2121]
[3] [0] [0xb63a] NOP 
[3] [0] [0xb63c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb640] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb648] CONV [#2122]
[3] [0] [0xb64a] NOP 
[3] [0] [0xb64c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb650] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb658] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb660] CONF [NPU_STORE, en=1]
[3] [0] [0xb664] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb66c] CONV [#2123]
[3] [0] [0xb66e] NOP 
[3] [0] [0xb670] CONF [NPU_NEXT0, ch_end=44, ch_start=44]
[3] [0] [0xb678] CONF [NPU_NEXT2, line=1232]
[3] [0] [0xb67c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb684] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb68c] CONF [NPU_STORE, en=0]
[3] [0] [0xb690] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb694] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb69c] CONV [#2124]
[3] [0] [0xb69e] NOP 
[3] [0] [0xb6a0] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb6a4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb6ac] CONV [#2125]
[3] [0] [0xb6ae] NOP 
[3] [0] [0xb6b0] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb6b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb6bc] CONV [#2126]
[3] [0] [0xb6be] NOP 
[3] [0] [0xb6c0] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb6c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb6cc] CONV [#2127]
[3] [0] [0xb6ce] NOP 
[3] [0] [0xb6d0] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb6d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb6dc] CONV [#2128]
[3] [0] [0xb6de] NOP 
[3] [0] [0xb6e0] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb6e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb6ec] CONV [#2129]
[3] [0] [0xb6ee] NOP 
[3] [0] [0xb6f0] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb6f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb6fc] CONV [#2130]
[3] [0] [0xb6fe] NOP 
[3] [0] [0xb700] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb704] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb70c] CONV [#2131]
[3] [0] [0xb70e] NOP 
[3] [0] [0xb710] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb714] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb71c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb724] CONF [NPU_STORE, en=1]
[3] [0] [0xb728] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb730] CONV [#2132]
[3] [0] [0xb732] NOP 
[3] [0] [0xb734] CONF [NPU_NEXT0, ch_end=45, ch_start=45]
[3] [0] [0xb73c] CONF [NPU_NEXT2, line=1260]
[3] [0] [0xb740] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb748] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb750] CONF [NPU_STORE, en=0]
[3] [0] [0xb754] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb758] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb760] CONV [#2133]
[3] [0] [0xb762] NOP 
[3] [0] [0xb764] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb768] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb770] CONV [#2134]
[3] [0] [0xb772] NOP 
[3] [0] [0xb774] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb778] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb780] CONV [#2135]
[3] [0] [0xb782] NOP 
[3] [0] [0xb784] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb788] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb790] CONV [#2136]
[3] [0] [0xb792] NOP 
[3] [0] [0xb794] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb798] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb7a0] CONV [#2137]
[3] [0] [0xb7a2] NOP 
[3] [0] [0xb7a4] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb7a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb7b0] CONV [#2138]
[3] [0] [0xb7b2] NOP 
[3] [0] [0xb7b4] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb7b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb7c0] CONV [#2139]
[3] [0] [0xb7c2] NOP 
[3] [0] [0xb7c4] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb7c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb7d0] CONV [#2140]
[3] [0] [0xb7d2] NOP 
[3] [0] [0xb7d4] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb7d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb7e0] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb7e8] CONF [NPU_STORE, en=1]
[3] [0] [0xb7ec] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb7f4] CONV [#2141]
[3] [0] [0xb7f6] NOP 
[3] [0] [0xb7f8] CONF [NPU_NEXT0, ch_end=46, ch_start=46]
[3] [0] [0xb800] CONF [NPU_NEXT2, line=1288]
[3] [0] [0xb804] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb80c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb814] CONF [NPU_STORE, en=0]
[3] [0] [0xb818] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb81c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb824] CONV [#2142]
[3] [0] [0xb826] NOP 
[3] [0] [0xb828] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb82c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb834] CONV [#2143]
[3] [0] [0xb836] NOP 
[3] [0] [0xb838] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb83c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb844] CONV [#2144]
[3] [0] [0xb846] NOP 
[3] [0] [0xb848] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb84c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb854] CONV [#2145]
[3] [0] [0xb856] NOP 
[3] [0] [0xb858] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb85c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb864] CONV [#2146]
[3] [0] [0xb866] NOP 
[3] [0] [0xb868] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb86c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb874] CONV [#2147]
[3] [0] [0xb876] NOP 
[3] [0] [0xb878] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb87c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb884] CONV [#2148]
[3] [0] [0xb886] NOP 
[3] [0] [0xb888] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb88c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb894] CONV [#2149]
[3] [0] [0xb896] NOP 
[3] [0] [0xb898] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb89c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb8a4] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb8ac] CONF [NPU_STORE, en=1]
[3] [0] [0xb8b0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb8b8] CONV [#2150]
[3] [0] [0xb8ba] NOP 
[3] [0] [0xb8bc] CONF [NPU_NEXT0, ch_end=47, ch_start=47]
[3] [0] [0xb8c4] CONF [NPU_NEXT2, line=1316]
[3] [0] [0xb8c8] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb8d0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb8d8] CONF [NPU_STORE, en=0]
[3] [0] [0xb8dc] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb8e0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb8e8] CONV [#2151]
[3] [0] [0xb8ea] NOP 
[3] [0] [0xb8ec] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb8f0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb8f8] CONV [#2152]
[3] [0] [0xb8fa] NOP 
[3] [0] [0xb8fc] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb900] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb908] CONV [#2153]
[3] [0] [0xb90a] NOP 
[3] [0] [0xb90c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb910] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb918] CONV [#2154]
[3] [0] [0xb91a] NOP 
[3] [0] [0xb91c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb920] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb928] CONV [#2155]
[3] [0] [0xb92a] NOP 
[3] [0] [0xb92c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb930] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb938] CONV [#2156]
[3] [0] [0xb93a] NOP 
[3] [0] [0xb93c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xb940] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb948] CONV [#2157]
[3] [0] [0xb94a] NOP 
[3] [0] [0xb94c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xb950] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb958] CONV [#2158]
[3] [0] [0xb95a] NOP 
[3] [0] [0xb95c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xb960] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb968] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xb970] CONF [NPU_STORE, en=1]
[3] [0] [0xb974] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xb97c] CONV [#2159]
[3] [0] [0xb97e] NOP 
[3] [0] [0xb980] CONF [NPU_NEXT0, ch_end=48, ch_start=48]
[3] [0] [0xb988] CONF [NPU_NEXT2, line=1344]
[3] [0] [0xb98c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xb994] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xb99c] CONF [NPU_STORE, en=0]
[3] [0] [0xb9a0] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xb9a4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb9ac] CONV [#2160]
[3] [0] [0xb9ae] NOP 
[3] [0] [0xb9b0] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xb9b4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb9bc] CONV [#2161]
[3] [0] [0xb9be] NOP 
[3] [0] [0xb9c0] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xb9c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb9cc] CONV [#2162]
[3] [0] [0xb9ce] NOP 
[3] [0] [0xb9d0] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xb9d4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb9dc] CONV [#2163]
[3] [0] [0xb9de] NOP 
[3] [0] [0xb9e0] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xb9e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb9ec] CONV [#2164]
[3] [0] [0xb9ee] NOP 
[3] [0] [0xb9f0] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xb9f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xb9fc] CONV [#2165]
[3] [0] [0xb9fe] NOP 
[3] [0] [0xba00] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xba04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xba0c] CONV [#2166]
[3] [0] [0xba0e] NOP 
[3] [0] [0xba10] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xba14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xba1c] CONV [#2167]
[3] [0] [0xba1e] NOP 
[3] [0] [0xba20] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xba24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xba2c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xba34] CONF [NPU_STORE, en=1]
[3] [0] [0xba38] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xba40] CONV [#2168]
[3] [0] [0xba42] NOP 
[3] [0] [0xba44] CONF [NPU_NEXT0, ch_end=49, ch_start=49]
[3] [0] [0xba4c] CONF [NPU_NEXT2, line=1372]
[3] [0] [0xba50] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xba58] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xba60] CONF [NPU_STORE, en=0]
[3] [0] [0xba64] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xba68] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xba70] CONV [#2169]
[3] [0] [0xba72] NOP 
[3] [0] [0xba74] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xba78] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xba80] CONV [#2170]
[3] [0] [0xba82] NOP 
[3] [0] [0xba84] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xba88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xba90] CONV [#2171]
[3] [0] [0xba92] NOP 
[3] [0] [0xba94] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xba98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbaa0] CONV [#2172]
[3] [0] [0xbaa2] NOP 
[3] [0] [0xbaa4] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbaa8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbab0] CONV [#2173]
[3] [0] [0xbab2] NOP 
[3] [0] [0xbab4] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbab8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbac0] CONV [#2174]
[3] [0] [0xbac2] NOP 
[3] [0] [0xbac4] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbac8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbad0] CONV [#2175]
[3] [0] [0xbad2] NOP 
[3] [0] [0xbad4] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbad8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbae0] CONV [#2176]
[3] [0] [0xbae2] NOP 
[3] [0] [0xbae4] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbae8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbaf0] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbaf8] CONF [NPU_STORE, en=1]
[3] [0] [0xbafc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbb04] CONV [#2177]
[3] [0] [0xbb06] NOP 
[3] [0] [0xbb08] CONF [NPU_NEXT0, ch_end=50, ch_start=50]
[3] [0] [0xbb10] CONF [NPU_NEXT2, line=1400]
[3] [0] [0xbb14] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbb1c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbb24] CONF [NPU_STORE, en=0]
[3] [0] [0xbb28] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbb2c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb34] CONV [#2178]
[3] [0] [0xbb36] NOP 
[3] [0] [0xbb38] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbb3c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb44] CONV [#2179]
[3] [0] [0xbb46] NOP 
[3] [0] [0xbb48] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbb4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb54] CONV [#2180]
[3] [0] [0xbb56] NOP 
[3] [0] [0xbb58] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbb5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb64] CONV [#2181]
[3] [0] [0xbb66] NOP 
[3] [0] [0xbb68] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbb6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb74] CONV [#2182]
[3] [0] [0xbb76] NOP 
[3] [0] [0xbb78] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbb7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb84] CONV [#2183]
[3] [0] [0xbb86] NOP 
[3] [0] [0xbb88] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbb8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbb94] CONV [#2184]
[3] [0] [0xbb96] NOP 
[3] [0] [0xbb98] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbb9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbba4] CONV [#2185]
[3] [0] [0xbba6] NOP 
[3] [0] [0xbba8] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbbac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbbb4] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbbbc] CONF [NPU_STORE, en=1]
[3] [0] [0xbbc0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbbc8] CONV [#2186]
[3] [0] [0xbbca] NOP 
[3] [0] [0xbbcc] CONF [NPU_NEXT0, ch_end=51, ch_start=51]
[3] [0] [0xbbd4] CONF [NPU_NEXT2, line=1428]
[3] [0] [0xbbd8] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbbe0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbbe8] CONF [NPU_STORE, en=0]
[3] [0] [0xbbec] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbbf0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbbf8] CONV [#2187]
[3] [0] [0xbbfa] NOP 
[3] [0] [0xbbfc] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbc00] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc08] CONV [#2188]
[3] [0] [0xbc0a] NOP 
[3] [0] [0xbc0c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbc10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc18] CONV [#2189]
[3] [0] [0xbc1a] NOP 
[3] [0] [0xbc1c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbc20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc28] CONV [#2190]
[3] [0] [0xbc2a] NOP 
[3] [0] [0xbc2c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbc30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc38] CONV [#2191]
[3] [0] [0xbc3a] NOP 
[3] [0] [0xbc3c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbc40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc48] CONV [#2192]
[3] [0] [0xbc4a] NOP 
[3] [0] [0xbc4c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbc50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc58] CONV [#2193]
[3] [0] [0xbc5a] NOP 
[3] [0] [0xbc5c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbc60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc68] CONV [#2194]
[3] [0] [0xbc6a] NOP 
[3] [0] [0xbc6c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbc70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbc78] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbc80] CONF [NPU_STORE, en=1]
[3] [0] [0xbc84] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbc8c] CONV [#2195]
[3] [0] [0xbc8e] NOP 
[3] [0] [0xbc90] CONF [NPU_NEXT0, ch_end=52, ch_start=52]
[3] [0] [0xbc98] CONF [NPU_NEXT2, line=1456]
[3] [0] [0xbc9c] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbca4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbcac] CONF [NPU_STORE, en=0]
[3] [0] [0xbcb0] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbcb4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbcbc] CONV [#2196]
[3] [0] [0xbcbe] NOP 
[3] [0] [0xbcc0] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbcc4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbccc] CONV [#2197]
[3] [0] [0xbcce] NOP 
[3] [0] [0xbcd0] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbcd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbcdc] CONV [#2198]
[3] [0] [0xbcde] NOP 
[3] [0] [0xbce0] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbce4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbcec] CONV [#2199]
[3] [0] [0xbcee] NOP 
[3] [0] [0xbcf0] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbcf4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbcfc] CONV [#2200]
[3] [0] [0xbcfe] NOP 
[3] [0] [0xbd00] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbd04] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbd0c] CONV [#2201]
[3] [0] [0xbd0e] NOP 
[3] [0] [0xbd10] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbd14] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbd1c] CONV [#2202]
[3] [0] [0xbd1e] NOP 
[3] [0] [0xbd20] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbd24] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbd2c] CONV [#2203]
[3] [0] [0xbd2e] NOP 
[3] [0] [0xbd30] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbd34] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbd3c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbd44] CONF [NPU_STORE, en=1]
[3] [0] [0xbd48] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbd50] CONV [#2204]
[3] [0] [0xbd52] NOP 
[3] [0] [0xbd54] CONF [NPU_NEXT0, ch_end=53, ch_start=53]
[3] [0] [0xbd5c] CONF [NPU_NEXT2, line=1484]
[3] [0] [0xbd60] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbd68] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbd70] CONF [NPU_STORE, en=0]
[3] [0] [0xbd74] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbd78] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbd80] CONV [#2205]
[3] [0] [0xbd82] NOP 
[3] [0] [0xbd84] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbd88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbd90] CONV [#2206]
[3] [0] [0xbd92] NOP 
[3] [0] [0xbd94] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbd98] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbda0] CONV [#2207]
[3] [0] [0xbda2] NOP 
[3] [0] [0xbda4] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbda8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbdb0] CONV [#2208]
[3] [0] [0xbdb2] NOP 
[3] [0] [0xbdb4] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbdb8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbdc0] CONV [#2209]
[3] [0] [0xbdc2] NOP 
[3] [0] [0xbdc4] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbdc8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbdd0] CONV [#2210]
[3] [0] [0xbdd2] NOP 
[3] [0] [0xbdd4] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbdd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbde0] CONV [#2211]
[3] [0] [0xbde2] NOP 
[3] [0] [0xbde4] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbde8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbdf0] CONV [#2212]
[3] [0] [0xbdf2] NOP 
[3] [0] [0xbdf4] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbdf8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe00] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbe08] CONF [NPU_STORE, en=1]
[3] [0] [0xbe0c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbe14] CONV [#2213]
[3] [0] [0xbe16] NOP 
[3] [0] [0xbe18] CONF [NPU_NEXT0, ch_end=54, ch_start=54]
[3] [0] [0xbe20] CONF [NPU_NEXT2, line=1512]
[3] [0] [0xbe24] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbe2c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbe34] CONF [NPU_STORE, en=0]
[3] [0] [0xbe38] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbe3c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe44] CONV [#2214]
[3] [0] [0xbe46] NOP 
[3] [0] [0xbe48] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbe4c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe54] CONV [#2215]
[3] [0] [0xbe56] NOP 
[3] [0] [0xbe58] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbe5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe64] CONV [#2216]
[3] [0] [0xbe66] NOP 
[3] [0] [0xbe68] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbe6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe74] CONV [#2217]
[3] [0] [0xbe76] NOP 
[3] [0] [0xbe78] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbe7c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe84] CONV [#2218]
[3] [0] [0xbe86] NOP 
[3] [0] [0xbe88] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbe8c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbe94] CONV [#2219]
[3] [0] [0xbe96] NOP 
[3] [0] [0xbe98] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbe9c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbea4] CONV [#2220]
[3] [0] [0xbea6] NOP 
[3] [0] [0xbea8] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbeac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbeb4] CONV [#2221]
[3] [0] [0xbeb6] NOP 
[3] [0] [0xbeb8] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbebc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbec4] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbecc] CONF [NPU_STORE, en=1]
[3] [0] [0xbed0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbed8] CONV [#2222]
[3] [0] [0xbeda] NOP 
[3] [0] [0xbedc] CONF [NPU_NEXT0, ch_end=55, ch_start=55]
[3] [0] [0xbee4] CONF [NPU_NEXT2, line=1540]
[3] [0] [0xbee8] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbef0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbef8] CONF [NPU_STORE, en=0]
[3] [0] [0xbefc] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbf00] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf08] CONV [#2223]
[3] [0] [0xbf0a] NOP 
[3] [0] [0xbf0c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbf10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf18] CONV [#2224]
[3] [0] [0xbf1a] NOP 
[3] [0] [0xbf1c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbf20] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf28] CONV [#2225]
[3] [0] [0xbf2a] NOP 
[3] [0] [0xbf2c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbf30] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf38] CONV [#2226]
[3] [0] [0xbf3a] NOP 
[3] [0] [0xbf3c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xbf40] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf48] CONV [#2227]
[3] [0] [0xbf4a] NOP 
[3] [0] [0xbf4c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xbf50] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf58] CONV [#2228]
[3] [0] [0xbf5a] NOP 
[3] [0] [0xbf5c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xbf60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf68] CONV [#2229]
[3] [0] [0xbf6a] NOP 
[3] [0] [0xbf6c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xbf70] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf78] CONV [#2230]
[3] [0] [0xbf7a] NOP 
[3] [0] [0xbf7c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xbf80] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbf88] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xbf90] CONF [NPU_STORE, en=1]
[3] [0] [0xbf94] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xbf9c] CONV [#2231]
[3] [0] [0xbf9e] NOP 
[3] [0] [0xbfa0] CONF [NPU_NEXT0, ch_end=56, ch_start=56]
[3] [0] [0xbfa8] CONF [NPU_NEXT2, line=1568]
[3] [0] [0xbfac] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xbfb4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xbfbc] CONF [NPU_STORE, en=0]
[3] [0] [0xbfc0] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xbfc4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbfcc] CONV [#2232]
[3] [0] [0xbfce] NOP 
[3] [0] [0xbfd0] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xbfd4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbfdc] CONV [#2233]
[3] [0] [0xbfde] NOP 
[3] [0] [0xbfe0] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xbfe4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbfec] CONV [#2234]
[3] [0] [0xbfee] NOP 
[3] [0] [0xbff0] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xbff4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xbffc] CONV [#2235]
[3] [0] [0xbffe] NOP 
[3] [0] [0xc000] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc004] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc00c] CONV [#2236]
[3] [0] [0xc00e] NOP 
[3] [0] [0xc010] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc014] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc01c] CONV [#2237]
[3] [0] [0xc01e] NOP 
[3] [0] [0xc020] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc024] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc02c] CONV [#2238]
[3] [0] [0xc02e] NOP 
[3] [0] [0xc030] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc034] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc03c] CONV [#2239]
[3] [0] [0xc03e] NOP 
[3] [0] [0xc040] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc044] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc04c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc054] CONF [NPU_STORE, en=1]
[3] [0] [0xc058] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc060] CONV [#2240]
[3] [0] [0xc062] NOP 
[3] [0] [0xc064] CONF [NPU_NEXT0, ch_end=57, ch_start=57]
[3] [0] [0xc06c] CONF [NPU_NEXT2, line=1596]
[3] [0] [0xc070] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc078] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc080] CONF [NPU_STORE, en=0]
[3] [0] [0xc084] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc088] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc090] CONV [#2241]
[3] [0] [0xc092] NOP 
[3] [0] [0xc094] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc098] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc0a0] CONV [#2242]
[3] [0] [0xc0a2] NOP 
[3] [0] [0xc0a4] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc0a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc0b0] CONV [#2243]
[3] [0] [0xc0b2] NOP 
[3] [0] [0xc0b4] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc0b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc0c0] CONV [#2244]
[3] [0] [0xc0c2] NOP 
[3] [0] [0xc0c4] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc0c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc0d0] CONV [#2245]
[3] [0] [0xc0d2] NOP 
[3] [0] [0xc0d4] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc0d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc0e0] CONV [#2246]
[3] [0] [0xc0e2] NOP 
[3] [0] [0xc0e4] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc0e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc0f0] CONV [#2247]
[3] [0] [0xc0f2] NOP 
[3] [0] [0xc0f4] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc0f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc100] CONV [#2248]
[3] [0] [0xc102] NOP 
[3] [0] [0xc104] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc108] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc110] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc118] CONF [NPU_STORE, en=1]
[3] [0] [0xc11c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc124] CONV [#2249]
[3] [0] [0xc126] NOP 
[3] [0] [0xc128] CONF [NPU_NEXT0, ch_end=58, ch_start=58]
[3] [0] [0xc130] CONF [NPU_NEXT2, line=1624]
[3] [0] [0xc134] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc13c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc144] CONF [NPU_STORE, en=0]
[3] [0] [0xc148] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc14c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc154] CONV [#2250]
[3] [0] [0xc156] NOP 
[3] [0] [0xc158] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc15c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc164] CONV [#2251]
[3] [0] [0xc166] NOP 
[3] [0] [0xc168] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc16c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc174] CONV [#2252]
[3] [0] [0xc176] NOP 
[3] [0] [0xc178] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc17c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc184] CONV [#2253]
[3] [0] [0xc186] NOP 
[3] [0] [0xc188] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc18c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc194] CONV [#2254]
[3] [0] [0xc196] NOP 
[3] [0] [0xc198] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc19c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc1a4] CONV [#2255]
[3] [0] [0xc1a6] NOP 
[3] [0] [0xc1a8] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc1ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc1b4] CONV [#2256]
[3] [0] [0xc1b6] NOP 
[3] [0] [0xc1b8] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc1bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc1c4] CONV [#2257]
[3] [0] [0xc1c6] NOP 
[3] [0] [0xc1c8] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc1cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc1d4] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc1dc] CONF [NPU_STORE, en=1]
[3] [0] [0xc1e0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc1e8] CONV [#2258]
[3] [0] [0xc1ea] NOP 
[3] [0] [0xc1ec] CONF [NPU_NEXT0, ch_end=59, ch_start=59]
[3] [0] [0xc1f4] CONF [NPU_NEXT2, line=1652]
[3] [0] [0xc1f8] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc200] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc208] CONF [NPU_STORE, en=0]
[3] [0] [0xc20c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc210] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc218] CONV [#2259]
[3] [0] [0xc21a] NOP 
[3] [0] [0xc21c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc220] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc228] CONV [#2260]
[3] [0] [0xc22a] NOP 
[3] [0] [0xc22c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc230] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc238] CONV [#2261]
[3] [0] [0xc23a] NOP 
[3] [0] [0xc23c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc240] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc248] CONV [#2262]
[3] [0] [0xc24a] NOP 
[3] [0] [0xc24c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc250] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc258] CONV [#2263]
[3] [0] [0xc25a] NOP 
[3] [0] [0xc25c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc260] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc268] CONV [#2264]
[3] [0] [0xc26a] NOP 
[3] [0] [0xc26c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc270] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc278] CONV [#2265]
[3] [0] [0xc27a] NOP 
[3] [0] [0xc27c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc280] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc288] CONV [#2266]
[3] [0] [0xc28a] NOP 
[3] [0] [0xc28c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc290] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc298] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc2a0] CONF [NPU_STORE, en=1]
[3] [0] [0xc2a4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc2ac] CONV [#2267]
[3] [0] [0xc2ae] NOP 
[3] [0] [0xc2b0] CONF [NPU_NEXT0, ch_end=60, ch_start=60]
[3] [0] [0xc2b8] CONF [NPU_NEXT2, line=1680]
[3] [0] [0xc2bc] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc2c4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc2cc] CONF [NPU_STORE, en=0]
[3] [0] [0xc2d0] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc2d4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc2dc] CONV [#2268]
[3] [0] [0xc2de] NOP 
[3] [0] [0xc2e0] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc2e4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc2ec] CONV [#2269]
[3] [0] [0xc2ee] NOP 
[3] [0] [0xc2f0] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc2f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc2fc] CONV [#2270]
[3] [0] [0xc2fe] NOP 
[3] [0] [0xc300] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc304] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc30c] CONV [#2271]
[3] [0] [0xc30e] NOP 
[3] [0] [0xc310] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc314] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc31c] CONV [#2272]
[3] [0] [0xc31e] NOP 
[3] [0] [0xc320] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc324] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc32c] CONV [#2273]
[3] [0] [0xc32e] NOP 
[3] [0] [0xc330] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc334] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc33c] CONV [#2274]
[3] [0] [0xc33e] NOP 
[3] [0] [0xc340] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc344] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc34c] CONV [#2275]
[3] [0] [0xc34e] NOP 
[3] [0] [0xc350] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc354] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc35c] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc364] CONF [NPU_STORE, en=1]
[3] [0] [0xc368] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc370] CONV [#2276]
[3] [0] [0xc372] NOP 
[3] [0] [0xc374] CONF [NPU_NEXT0, ch_end=61, ch_start=61]
[3] [0] [0xc37c] CONF [NPU_NEXT2, line=1708]
[3] [0] [0xc380] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc388] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc390] CONF [NPU_STORE, en=0]
[3] [0] [0xc394] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc398] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc3a0] CONV [#2277]
[3] [0] [0xc3a2] NOP 
[3] [0] [0xc3a4] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc3a8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc3b0] CONV [#2278]
[3] [0] [0xc3b2] NOP 
[3] [0] [0xc3b4] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc3b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc3c0] CONV [#2279]
[3] [0] [0xc3c2] NOP 
[3] [0] [0xc3c4] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc3c8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc3d0] CONV [#2280]
[3] [0] [0xc3d2] NOP 
[3] [0] [0xc3d4] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc3d8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc3e0] CONV [#2281]
[3] [0] [0xc3e2] NOP 
[3] [0] [0xc3e4] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc3e8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc3f0] CONV [#2282]
[3] [0] [0xc3f2] NOP 
[3] [0] [0xc3f4] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc3f8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc400] CONV [#2283]
[3] [0] [0xc402] NOP 
[3] [0] [0xc404] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc408] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc410] CONV [#2284]
[3] [0] [0xc412] NOP 
[3] [0] [0xc414] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc418] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc420] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc428] CONF [NPU_STORE, en=1]
[3] [0] [0xc42c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc434] CONV [#2285]
[3] [0] [0xc436] NOP 
[3] [0] [0xc438] CONF [NPU_NEXT0, ch_end=62, ch_start=62]
[3] [0] [0xc440] CONF [NPU_NEXT2, line=1736]
[3] [0] [0xc444] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc44c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc454] CONF [NPU_STORE, en=0]
[3] [0] [0xc458] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc45c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc464] CONV [#2286]
[3] [0] [0xc466] NOP 
[3] [0] [0xc468] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc46c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc474] CONV [#2287]
[3] [0] [0xc476] NOP 
[3] [0] [0xc478] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc47c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc484] CONV [#2288]
[3] [0] [0xc486] NOP 
[3] [0] [0xc488] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc48c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc494] CONV [#2289]
[3] [0] [0xc496] NOP 
[3] [0] [0xc498] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc49c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc4a4] CONV [#2290]
[3] [0] [0xc4a6] NOP 
[3] [0] [0xc4a8] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc4ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc4b4] CONV [#2291]
[3] [0] [0xc4b6] NOP 
[3] [0] [0xc4b8] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc4bc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc4c4] CONV [#2292]
[3] [0] [0xc4c6] NOP 
[3] [0] [0xc4c8] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc4cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc4d4] CONV [#2293]
[3] [0] [0xc4d6] NOP 
[3] [0] [0xc4d8] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc4dc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc4e4] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc4ec] CONF [NPU_STORE, en=1]
[3] [0] [0xc4f0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc4f8] CONV [#2294]
[3] [0] [0xc4fa] NOP 
[3] [0] [0xc4fc] CONF [NPU_NEXT0, ch_end=63, ch_start=63]
[3] [0] [0xc504] CONF [NPU_NEXT2, line=1764]
[3] [0] [0xc508] CONF [NPU_TRIM0, hc=0, wc=0]
[3] [0] [0xc510] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[3] [0] [0xc518] CONF [NPU_STORE, en=0]
[3] [0] [0xc51c] CONF [NPU_ZPAD, b=2, r=3, l=9, t=6]
[3] [0] [0xc520] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc528] CONV [#2295]
[3] [0] [0xc52a] NOP 
[3] [0] [0xc52c] CONF [NPU_ZPAD, b=2, r=6, l=6, t=6]
[3] [0] [0xc530] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc538] CONV [#2296]
[3] [0] [0xc53a] NOP 
[3] [0] [0xc53c] CONF [NPU_ZPAD, b=2, r=9, l=3, t=6]
[3] [0] [0xc540] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc548] CONV [#2297]
[3] [0] [0xc54a] NOP 
[3] [0] [0xc54c] CONF [NPU_ZPAD, b=5, r=3, l=9, t=3]
[3] [0] [0xc550] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc558] CONV [#2298]
[3] [0] [0xc55a] NOP 
[3] [0] [0xc55c] CONF [NPU_ZPAD, b=5, r=6, l=6, t=3]
[3] [0] [0xc560] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc568] CONV [#2299]
[3] [0] [0xc56a] NOP 
[3] [0] [0xc56c] CONF [NPU_ZPAD, b=5, r=9, l=3, t=3]
[3] [0] [0xc570] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc578] CONV [#2300]
[3] [0] [0xc57a] NOP 
[3] [0] [0xc57c] CONF [NPU_ZPAD, b=8, r=3, l=9, t=0]
[3] [0] [0xc580] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc588] CONV [#2301]
[3] [0] [0xc58a] NOP 
[3] [0] [0xc58c] CONF [NPU_ZPAD, b=8, r=6, l=6, t=0]
[3] [0] [0xc590] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=0, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc598] CONV [#2302]
[3] [0] [0xc59a] NOP 
[3] [0] [0xc59c] CONF [NPU_ZPAD, b=8, r=9, l=3, t=0]
[3] [0] [0xc5a0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=1, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=10]
[3] [0] [0xc5a8] CONF [NPU_TRIM0, hc=61, wc=230]
[3] [0] [0xc5b0] CONF [NPU_STORE, en=1]
[3] [0] [0xc5b4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[3] [0] [0xc5bc] CONV [#2303]
[4] [0] [0xc5be] NOP 
[4] [0] [0xc5c0] CONF [NPU_WDMA0_DST0, da=0x60093000]
[4] [0] [0xc5c8] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[4] [0] [0xc5cc] WDMA [bank: 0]
[4] [0] [0xc5ce] NOP 
[4] [0] [0xc5d0] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[4] [0] [0xc5d8] CONF [NPU_RDMA0_SRC1, pitch=7168]
[4] [0] [0xc5e0] CONF [NPU_RDMA0_SRC2, len=7168]
[4] [0] [0xc5e4] CONF [NPU_RDMA0_DST, dl=0]
[4] [0] [0xc5e8] CONF [NPU_RDMA0_BLK, line=28]
[4] [0] [0xc5ec] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[4] [0] [0xc5f0] CONF [NPU_NMEM_RDMA1, h=29, w=7]
[4] [0] [0xc5f8] CONF [NPU_NMEM_RDMA2, l=64]
[4] [0] [0xc5fc] RDMA [bank: 0]
[4]     [0xc5fe] SYNC [bar]
[4] [3] [0xc600] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[4] [3] [0xc604] CONF [NPU_GETW0, sa=0x3509000]
[4] [3] [0xc60c] CONF [NPU_GETW1, len=1024]
[4] [3] [0xc610] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[4] [3] [0xc618] GETW
[4] [3] [0xc61a] NOP 
[4] [0] [0xc61c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[4] [0] [0xc620] CONF [NPU_NMEM_PS1, h=1856, w=7]
[4] [0] [0xc628] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[4] [0] [0xc62c] CONF [NPU_NMEM_ST1, h=56, w=56]
[4] [0] [0xc634] CONF [NPU_FMAP0, row=29, col=112]
[4] [0] [0xc63c] CONF [NPU_FMAP1, ch=64]
[4] [0] [0xc640] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[4] [0] [0xc644] CONF [NPU_NEXT1, ch_total=64, format=10]
[4] [0] [0xc648] CONF [NPU_NEXT2, line=0]
[4] [0] [0xc64c] CONF [NPU_TRIM0, hc=0, wc=0]
[4] [0] [0xc654] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[4] [0] [0xc658] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[4] [0] [0xc660] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[4] [0] [0xc668] CONF [NPU_STORE, en=1]
[4] [0] [0xc66c] CONF [NPU_PCONV, en=1, shift=0, pool=1, relu=0, bn=0, order=4]
[4] [0] [0xc674] CONF [NPU_POOL, zpad_r=1, zpad_l=1, zpad_b=0, zpad_t=1, stride=1, size=1, mode=0]
[4] [0] [0xc67c] CONV [#2304]
[5] [0] [0xc67e] NOP 
[5] [0] [0xc680] CONF [NPU_WDMA0_DST0, da=0x600c4000]
[5] [0] [0xc688] CONF [NPU_WDMA0_DST1, pitch=896]
[5] [0] [0xc68c] CONF [NPU_WDMA0_DST2, len=896]
[5] [0] [0xc690] CONF [NPU_WDMA0_BLK, line=55]
[5] [0] [0xc694] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[5] [0] [0xc698] CONF [NPU_NMEM_WDMA1, h=56, w=56]
[5] [0] [0xc6a0] CONF [NPU_NMEM_WDMA2, l=1]
[5] [0] [0xc6a4] WDMA [bank: 0]
[5] [0] [0xc6a6] NOP 
[5] [0] [0xc6a8] CONF [NPU_RDMA0_SRC0, sa=0x6002f400]
[5] [0] [0xc6b0] CONF [NPU_RDMA0_BLK, line=29]
[5] [0] [0xc6b4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[5] [0] [0xc6b8] CONF [NPU_NMEM_RDMA1, h=30, w=7]
[5] [0] [0xc6bc] RDMA [bank: 0]
[5]     [0xc6be] SYNC [bar]
[5] [3] [0xc6c0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[5] [3] [0xc6c4] CONF [NPU_GETW0, sa=0x3509000]
[5] [3] [0xc6cc] CONF [NPU_GETW2, back=1024]
[5] [3] [0xc6d0] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[5] [3] [0xc6d8] GETW [refetch]
[5] [3] [0xc6da] NOP 
[5] [0] [0xc6dc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[5] [0] [0xc6e0] CONF [NPU_NMEM_PS1, h=1920, w=7]
[5] [0] [0xc6e4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[5] [0] [0xc6e8] CONF [NPU_FMAP0, row=30, col=112]
[5] [0] [0xc6ec] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[5] [0] [0xc6f4] CONF [NPU_STORE, en=1]
[5] [0] [0xc6f8] CONF [NPU_PCONV, en=1, shift=0, pool=1, relu=0, bn=0, order=4]
[5] [0] [0xc700] CONF [NPU_POOL, zpad_r=1, zpad_l=1, zpad_b=0, zpad_t=0, stride=1, size=1, mode=0]
[5] [0] [0xc704] CONV [#2305]
[6] [0] [0xc706] NOP 
[6] [0] [0xc708] CONF [NPU_WDMA0_DST0, da=0x600d0400]
[6] [0] [0xc710] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[6] [0] [0xc714] WDMA [bank: 0]
[6] [0] [0xc716] NOP 
[6] [0] [0xc718] CONF [NPU_RDMA0_SRC0, sa=0x60060400]
[6] [0] [0xc720] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[6] [0] [0xc724] RDMA [bank: 0]
[6]     [0xc726] SYNC [bar]
[6] [3] [0xc728] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[6] [3] [0xc72c] CONF [NPU_GETW0, sa=0x3509000]
[6] [3] [0xc734] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[6] [3] [0xc73c] GETW [refetch]
[6] [3] [0xc73e] NOP 
[6] [0] [0xc740] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[6] [0] [0xc744] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[6] [0] [0xc748] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[6] [0] [0xc750] CONF [NPU_STORE, en=1]
[6] [0] [0xc754] CONF [NPU_PCONV, en=1, shift=0, pool=1, relu=0, bn=0, order=4]
[6] [0] [0xc75c] CONV [#2306]
[7] [0] [0xc75e] NOP 
[7] [0] [0xc760] CONF [NPU_WDMA0_DST0, da=0x600dc800]
[7] [0] [0xc768] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[7] [0] [0xc76c] WDMA [bank: 0]
[7] [0] [0xc76e] NOP 
[7] [0] [0xc770] CONF [NPU_RDMA0_SRC0, sa=0x60091400]
[7] [0] [0xc778] CONF [NPU_RDMA0_BLK, line=28]
[7] [0] [0xc77c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[7] [0] [0xc780] CONF [NPU_NMEM_RDMA1, h=29, w=7]
[7] [0] [0xc784] RDMA [bank: 0]
[7]     [0xc786] SYNC [bar]
[7] [3] [0xc788] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[7] [3] [0xc78c] CONF [NPU_GETW0, sa=0x3509000]
[7] [3] [0xc794] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[7] [3] [0xc79c] GETW [refetch]
[7] [3] [0xc79e] NOP 
[7] [0] [0xc7a0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[7] [0] [0xc7a4] CONF [NPU_NMEM_PS1, h=1856, w=7]
[7] [0] [0xc7a8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[7] [0] [0xc7ac] CONF [NPU_FMAP0, row=29, col=112]
[7] [0] [0xc7b0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[7] [0] [0xc7b8] CONF [NPU_STORE, en=1]
[7] [0] [0xc7bc] CONF [NPU_PCONV, en=1, shift=0, pool=1, relu=0, bn=0, order=4]
[7] [0] [0xc7c4] CONF [NPU_POOL, zpad_r=1, zpad_l=1, zpad_b=1, zpad_t=0, stride=1, size=1, mode=0]
[7] [0] [0xc7c8] CONV [#2307]
[8] [0] [0xc7ca] NOP 
[8] [0] [0xc7cc] CONF [NPU_WDMA0_DST0, da=0x600e8c00]
[8] [0] [0xc7d4] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[8] [0] [0xc7d8] WDMA [bank: 0]
[8] [0] [0xc7da] NOP 
[8] [0] [0xc7dc] CONF [NPU_RDMA0_SRC0, sa=0x600c4000]
[8] [0] [0xc7e4] CONF [NPU_RDMA0_SRC1, pitch=896]
[8] [0] [0xc7e8] CONF [NPU_RDMA0_SRC2, len=896]
[8] [0] [0xc7ec] CONF [NPU_RDMA0_BLK, line=55]
[8] [0] [0xc7f0] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[8] [0] [0xc7f4] CONF [NPU_NMEM_RDMA1, h=56, w=56]
[8] [0] [0xc7fc] CONF [NPU_NMEM_RDMA2, l=1]
[8] [0] [0xc800] RDMA [bank: 0]
[8]     [0xc802] SYNC [bar]
[8] [3] [0xc804] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[8] [3] [0xc808] CONF [NPU_GETW0, sa=0x3509400]
[8] [3] [0xc810] CONF [NPU_GETW1, len=20480]
[8] [3] [0xc814] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[8] [3] [0xc81c] GETW
[8] [3] [0xc81e] NOP 
[8] [0] [0xc820] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[8] [0] [0xc824] CONF [NPU_NMEM_FM1, h=56, w=56]
[8] [0] [0xc82c] CONF [NPU_NMEM_FM2, l=1]
[8] [0] [0xc830] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[8] [0] [0xc834] CONF [NPU_NMEM_PS1, h=16, w=7]
[8] [0] [0xc838] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[8] [0] [0xc83c] CONF [NPU_NMEM_ST1, h=3584, w=4]
[8] [0] [0xc844] CONF [NPU_FMAP0, row=14, col=56]
[8] [0] [0xc84c] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[8] [0] [0xc850] CONF [NPU_NEXT1, ch_total=256, format=8]
[8] [0] [0xc858] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[8] [0] [0xc860] CONF [NPU_STORE, en=1]
[8] [0] [0xc864] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[8] [0] [0xc86c] CONF [NPU_BN, mode=1]
[8] [0] [0xc870] CONV [#2308]
[9] [0] [0xc872] NOP 
[9] [0] [0xc874] CONF [NPU_WDMA0_DST0, da=0x600f5000]
[9] [0] [0xc87c] CONF [NPU_WDMA0_DST1, pitch=16384]
[9] [0] [0xc880] CONF [NPU_WDMA0_DST2, len=16384]
[9] [0] [0xc884] CONF [NPU_WDMA0_BLK, line=13]
[9] [0] [0xc888] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[9] [0] [0xc88c] CONF [NPU_NMEM_WDMA1, h=14, w=4]
[9] [0] [0xc894] CONF [NPU_NMEM_WDMA2, l=256]
[9] [0] [0xc898] WDMA [bank: 0]
[9] [0] [0xc89a] NOP 
[9] [0] [0xc89c] CONF [NPU_RDMA0_SRC0, sa=0x600d0400]
[9] [0] [0xc8a4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[9] [0] [0xc8a8] RDMA [bank: 0]
[9]     [0xc8aa] SYNC [bar]
[9] [3] [0xc8ac] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[9] [3] [0xc8b0] CONF [NPU_GETW0, sa=0x3509400]
[9] [3] [0xc8b8] CONF [NPU_GETW2, back=20480]
[9] [3] [0xc8bc] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[9] [3] [0xc8c4] GETW [refetch]
[9] [3] [0xc8c6] NOP 
[9] [0] [0xc8c8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[9] [0] [0xc8cc] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[9] [0] [0xc8d0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[9] [0] [0xc8d4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[9] [0] [0xc8dc] CONF [NPU_STORE, en=1]
[9] [0] [0xc8e0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[9] [0] [0xc8e8] CONV [#2309]
[10] [0] [0xc8ea] NOP 
[10] [0] [0xc8ec] CONF [NPU_WDMA0_DST0, da=0x6012d000]
[10] [0] [0xc8f4] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[10] [0] [0xc8f8] WDMA [bank: 0]
[10] [0] [0xc8fa] NOP 
[10] [0] [0xc8fc] CONF [NPU_RDMA0_SRC0, sa=0x600dc800]
[10] [0] [0xc904] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[10] [0] [0xc908] RDMA [bank: 0]
[10]     [0xc90a] SYNC [bar]
[10] [3] [0xc90c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[10] [3] [0xc910] CONF [NPU_GETW0, sa=0x3509400]
[10] [3] [0xc918] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[10] [3] [0xc920] GETW [refetch]
[10] [3] [0xc922] NOP 
[10] [0] [0xc924] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[10] [0] [0xc928] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[10] [0] [0xc92c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[10] [0] [0xc930] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[10] [0] [0xc938] CONF [NPU_STORE, en=1]
[10] [0] [0xc93c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[10] [0] [0xc944] CONV [#2310]
[11] [0] [0xc946] NOP 
[11] [0] [0xc948] CONF [NPU_WDMA0_DST0, da=0x60165000]
[11] [0] [0xc950] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[11] [0] [0xc954] WDMA [bank: 0]
[11] [0] [0xc956] NOP 
[11] [0] [0xc958] CONF [NPU_RDMA0_SRC0, sa=0x600e8c00]
[11] [0] [0xc960] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[11] [0] [0xc964] RDMA [bank: 0]
[11]     [0xc966] SYNC [bar]
[11] [3] [0xc968] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[11] [3] [0xc96c] CONF [NPU_GETW0, sa=0x3509400]
[11] [3] [0xc974] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[11] [3] [0xc97c] GETW [refetch]
[11] [3] [0xc97e] NOP 
[11] [0] [0xc980] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[11] [0] [0xc984] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[11] [0] [0xc988] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[11] [0] [0xc98c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[11] [0] [0xc994] CONF [NPU_STORE, en=1]
[11] [0] [0xc998] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[11] [0] [0xc9a0] CONV [#2311]
[12] [0] [0xc9a2] NOP 
[12] [0] [0xc9a4] CONF [NPU_WDMA0_DST0, da=0x6019d000]
[12] [0] [0xc9ac] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[12] [0] [0xc9b0] WDMA [bank: 0]
[12] [0] [0xc9b2] NOP 
[12] [0] [0xc9b4] CONF [NPU_RDMA0_SRC0, sa=0x600c4000]
[12] [0] [0xc9bc] CONF [NPU_RDMA0_BLK, line=223]
[12] [0] [0xc9c0] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[12] [0] [0xc9c4] CONF [NPU_NMEM_RDMA1, h=224, w=56]
[12] [0] [0xc9c8] RDMA [bank: 0]
[12]     [0xc9ca] SYNC [bar]
[12] [3] [0xc9cc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[12] [3] [0xc9d0] CONF [NPU_GETW0, sa=0x350e400]
[12] [3] [0xc9d8] CONF [NPU_GETW1, len=5120]
[12] [3] [0xc9dc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[12] [3] [0xc9e4] GETW
[12] [3] [0xc9e6] NOP 
[12] [0] [0xc9e8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[12] [0] [0xc9ec] CONF [NPU_NMEM_FM1, h=224, w=56]
[12] [0] [0xc9f0] CONF [NPU_NMEM_PS0, offset_x=498, offset_y=0, config=2]
[12] [0] [0xc9f8] CONF [NPU_NMEM_PS1, h=56, w=7]
[12] [0] [0xc9fc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[12] [0] [0xca00] CONF [NPU_NMEM_ST1, h=448, w=28]
[12] [0] [0xca08] CONF [NPU_FMAP0, row=56, col=56]
[12] [0] [0xca0c] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[12] [0] [0xca10] CONF [NPU_NEXT1, ch_total=64, format=9]
[12] [0] [0xca18] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[12] [0] [0xca20] CONF [NPU_STORE, en=1]
[12] [0] [0xca24] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[12] [0] [0xca2c] CONV [#2312]
[13]     [0xca2e] SYNC [bar]
[13] [3] [0xca30] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[13] [3] [0xca34] CONF [NPU_GETW0, sa=0x350f800]
[13] [3] [0xca3c] CONF [NPU_GETW1, len=41984]
[13] [3] [0xca40] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[13] [3] [0xca48] GETW
[13] [3] [0xca4a] NOP 
[13] [0] [0xca4c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[13] [0] [0xca50] CONF [NPU_NMEM_FM1, h=448, w=28]
[13] [0] [0xca58] CONF [NPU_NMEM_PS0, offset_x=496, offset_y=0, config=1]
[13] [0] [0xca60] CONF [NPU_NMEM_PS1, h=64, w=8]
[13] [0] [0xca68] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[13] [0] [0xca6c] CONF [NPU_NMEM_ST1, h=3584, w=4]
[13] [0] [0xca74] CONF [NPU_NEXT1, ch_total=64, format=8]
[13] [0] [0xca78] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[13] [0] [0xca7c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[13] [0] [0xca84] CONF [NPU_STORE, en=1]
[13] [0] [0xca88] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[13] [0] [0xca90] CONV [#2313]
[14] [0] [0xca92] NOP 
[14] [0] [0xca94] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[14] [0] [0xca98] CONF [NPU_NMEM_PS1, h=3584, w=4]
[14] [0] [0xcaa0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[14] [0] [0xcaa4] CONF [NPU_NMEM_ST1, h=224, w=56]
[14] [0] [0xcaac] CONF [NPU_NEXT1, ch_total=64, format=10]
[14] [0] [0xcab0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[14] [0] [0xcab4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[14] [0] [0xcabc] CONF [NPU_STORE, en=1]
[14] [0] [0xcac0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[14] [0] [0xcac8] CONV [#2314]
[15] [0] [0xcaca] NOP 
[15] [0] [0xcacc] CONF [NPU_WDMA0_DST0, da=0x60000000]
[15] [0] [0xcad4] CONF [NPU_WDMA0_DST1, pitch=896]
[15] [0] [0xcad8] CONF [NPU_WDMA0_DST2, len=896]
[15] [0] [0xcadc] CONF [NPU_WDMA0_BLK, line=223]
[15] [0] [0xcae0] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[15] [0] [0xcae4] CONF [NPU_NMEM_WDMA1, h=224, w=56]
[15] [0] [0xcaec] CONF [NPU_NMEM_WDMA2, l=1]
[15] [0] [0xcaf0] WDMA [bank: 0]
[15] [0] [0xcaf2] NOP 
[15] [0] [0xcaf4] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[15] [0] [0xcafc] CONF [NPU_RDMA0_BLK, line=55]
[15] [0] [0xcb00] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[15] [0] [0xcb04] CONF [NPU_NMEM_RDMA1, h=56, w=56]
[15] [0] [0xcb08] RDMA [bank: 0]
[15]     [0xcb0a] SYNC [bar]
[15] [3] [0xcb0c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[15] [3] [0xcb10] CONF [NPU_GETW0, sa=0x3519c00]
[15] [3] [0xcb18] CONF [NPU_GETW1, len=20480]
[15] [3] [0xcb1c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[15] [3] [0xcb24] GETW
[15] [3] [0xcb26] NOP 
[15] [0] [0xcb28] CONF [NPU_NMEM_FM1, h=56, w=56]
[15] [0] [0xcb30] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[15] [0] [0xcb34] CONF [NPU_NMEM_PS1, h=16, w=7]
[15] [0] [0xcb3c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[15] [0] [0xcb40] CONF [NPU_NMEM_ST1, h=3584, w=4]
[15] [0] [0xcb48] CONF [NPU_FMAP0, row=14, col=56]
[15] [0] [0xcb4c] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[15] [0] [0xcb50] CONF [NPU_NEXT1, ch_total=256, format=8]
[15] [0] [0xcb58] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[15] [0] [0xcb60] CONF [NPU_STORE, en=1]
[15] [0] [0xcb64] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[15] [0] [0xcb6c] CONV [#2315]
[16] [0] [0xcb6e] NOP 
[16] [0] [0xcb70] CONF [NPU_RDMA0_SRC0, sa=0x600f5000]
[16] [0] [0xcb78] CONF [NPU_RDMA0_SRC1, pitch=16384]
[16] [0] [0xcb7c] CONF [NPU_RDMA0_SRC2, len=16384]
[16] [0] [0xcb80] CONF [NPU_RDMA0_BLK, line=13]
[16] [0] [0xcb84] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[16] [0] [0xcb8c] CONF [NPU_NMEM_RDMA2, l=256]
[16] [0] [0xcb90] RDMA [bank: 0]
[16]     [0xcb92] SYNC [bar]
[16] [3] [0xcb94] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[16] [3] [0xcb98] CONF [NPU_GETW0, sa=0x351ec00]
[16] [3] [0xcba0] CONF [NPU_GETW1, len=4096]
[16] [3] [0xcba4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[16] [3] [0xcbac] GETW
[16] [3] [0xcbae] NOP 
[16] [0] [0xcbb0] CONF [NPU_NMEM_FM1, h=3584, w=4]
[16] [0] [0xcbb8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[16] [0] [0xcbbc] CONF [NPU_NMEM_PS1, h=3584, w=4]
[16] [0] [0xcbc4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[16] [0] [0xcbc8] CONF [NPU_FMAP1, ch=256]
[16] [0] [0xcbcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[16] [0] [0xcbd4] CONF [NPU_STORE, en=1]
[16] [0] [0xcbd8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[16] [0] [0xcbe0] CONV [#2316]
[17] [0] [0xcbe2] NOP 
[17] [0] [0xcbe4] CONF [NPU_WDMA0_DST0, da=0x601d5000]
[17] [0] [0xcbec] CONF [NPU_WDMA0_DST1, pitch=16384]
[17] [0] [0xcbf0] CONF [NPU_WDMA0_DST2, len=16384]
[17] [0] [0xcbf4] CONF [NPU_WDMA0_BLK, line=13]
[17] [0] [0xcbf8] CONF [NPU_NMEM_WDMA1, h=14, w=4]
[17] [0] [0xcc00] CONF [NPU_NMEM_WDMA2, l=256]
[17] [0] [0xcc04] WDMA [bank: 0]
[17] [0] [0xcc06] NOP 
[17] [0] [0xcc08] CONF [NPU_RDMA0_SRC0, sa=0x6000c400]
[17] [0] [0xcc10] CONF [NPU_RDMA0_SRC1, pitch=896]
[17] [0] [0xcc14] CONF [NPU_RDMA0_SRC2, len=896]
[17] [0] [0xcc18] CONF [NPU_RDMA0_BLK, line=55]
[17] [0] [0xcc1c] CONF [NPU_NMEM_RDMA1, h=56, w=56]
[17] [0] [0xcc24] CONF [NPU_NMEM_RDMA2, l=1]
[17] [0] [0xcc28] RDMA [bank: 0]
[17]     [0xcc2a] SYNC [bar]
[17] [3] [0xcc2c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[17] [3] [0xcc30] CONF [NPU_GETW0, sa=0x3519c00]
[17] [3] [0xcc38] CONF [NPU_GETW1, len=20480]
[17] [3] [0xcc3c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[17] [3] [0xcc44] GETW
[17] [3] [0xcc46] NOP 
[17] [0] [0xcc48] CONF [NPU_NMEM_FM1, h=56, w=56]
[17] [0] [0xcc50] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[17] [0] [0xcc54] CONF [NPU_NMEM_PS1, h=16, w=7]
[17] [0] [0xcc5c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[17] [0] [0xcc60] CONF [NPU_FMAP1, ch=64]
[17] [0] [0xcc64] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[17] [0] [0xcc6c] CONF [NPU_STORE, en=1]
[17] [0] [0xcc70] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[17] [0] [0xcc78] CONV [#2317]
[18] [0] [0xcc7a] NOP 
[18] [0] [0xcc7c] CONF [NPU_RDMA0_SRC0, sa=0x6012d000]
[18] [0] [0xcc84] CONF [NPU_RDMA0_SRC1, pitch=16384]
[18] [0] [0xcc88] CONF [NPU_RDMA0_SRC2, len=16384]
[18] [0] [0xcc8c] CONF [NPU_RDMA0_BLK, line=13]
[18] [0] [0xcc90] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[18] [0] [0xcc98] CONF [NPU_NMEM_RDMA2, l=256]
[18] [0] [0xcc9c] RDMA [bank: 0]
[18]     [0xcc9e] SYNC [bar]
[18] [3] [0xcca0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[18] [3] [0xcca4] CONF [NPU_GETW0, sa=0x351ec00]
[18] [3] [0xccac] CONF [NPU_GETW1, len=4096]
[18] [3] [0xccb0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[18] [3] [0xccb8] GETW
[18] [3] [0xccba] NOP 
[18] [0] [0xccbc] CONF [NPU_NMEM_FM1, h=3584, w=4]
[18] [0] [0xccc4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[18] [0] [0xccc8] CONF [NPU_NMEM_PS1, h=3584, w=4]
[18] [0] [0xccd0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[18] [0] [0xccd4] CONF [NPU_FMAP1, ch=256]
[18] [0] [0xccd8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[18] [0] [0xcce0] CONF [NPU_STORE, en=1]
[18] [0] [0xcce4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[18] [0] [0xccec] CONV [#2318]
[19] [0] [0xccee] NOP 
[19] [0] [0xccf0] CONF [NPU_WDMA0_DST0, da=0x6020d000]
[19] [0] [0xccf8] WDMA [bank: 0]
[19] [0] [0xccfa] NOP 
[19] [0] [0xccfc] CONF [NPU_RDMA0_SRC0, sa=0x60018800]
[19] [0] [0xcd04] CONF [NPU_RDMA0_SRC1, pitch=896]
[19] [0] [0xcd08] CONF [NPU_RDMA0_SRC2, len=896]
[19] [0] [0xcd0c] CONF [NPU_RDMA0_BLK, line=55]
[19] [0] [0xcd10] CONF [NPU_NMEM_RDMA1, h=56, w=56]
[19] [0] [0xcd18] CONF [NPU_NMEM_RDMA2, l=1]
[19] [0] [0xcd1c] RDMA [bank: 0]
[19]     [0xcd1e] SYNC [bar]
[19] [3] [0xcd20] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[19] [3] [0xcd24] CONF [NPU_GETW0, sa=0x3519c00]
[19] [3] [0xcd2c] CONF [NPU_GETW1, len=20480]
[19] [3] [0xcd30] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[19] [3] [0xcd38] GETW
[19] [3] [0xcd3a] NOP 
[19] [0] [0xcd3c] CONF [NPU_NMEM_FM1, h=56, w=56]
[19] [0] [0xcd44] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[19] [0] [0xcd48] CONF [NPU_NMEM_PS1, h=16, w=7]
[19] [0] [0xcd50] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[19] [0] [0xcd54] CONF [NPU_FMAP1, ch=64]
[19] [0] [0xcd58] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[19] [0] [0xcd60] CONF [NPU_STORE, en=1]
[19] [0] [0xcd64] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[19] [0] [0xcd6c] CONV [#2319]
[20] [0] [0xcd6e] NOP 
[20] [0] [0xcd70] CONF [NPU_RDMA0_SRC0, sa=0x60165000]
[20] [0] [0xcd78] CONF [NPU_RDMA0_SRC1, pitch=16384]
[20] [0] [0xcd7c] CONF [NPU_RDMA0_SRC2, len=16384]
[20] [0] [0xcd80] CONF [NPU_RDMA0_BLK, line=13]
[20] [0] [0xcd84] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[20] [0] [0xcd8c] CONF [NPU_NMEM_RDMA2, l=256]
[20] [0] [0xcd90] RDMA [bank: 0]
[20]     [0xcd92] SYNC [bar]
[20] [3] [0xcd94] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[20] [3] [0xcd98] CONF [NPU_GETW0, sa=0x351ec00]
[20] [3] [0xcda0] CONF [NPU_GETW1, len=4096]
[20] [3] [0xcda4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[20] [3] [0xcdac] GETW
[20] [3] [0xcdae] NOP 
[20] [0] [0xcdb0] CONF [NPU_NMEM_FM1, h=3584, w=4]
[20] [0] [0xcdb8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[20] [0] [0xcdbc] CONF [NPU_NMEM_PS1, h=3584, w=4]
[20] [0] [0xcdc4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[20] [0] [0xcdc8] CONF [NPU_FMAP1, ch=256]
[20] [0] [0xcdcc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[20] [0] [0xcdd4] CONF [NPU_STORE, en=1]
[20] [0] [0xcdd8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[20] [0] [0xcde0] CONV [#2320]
[21] [0] [0xcde2] NOP 
[21] [0] [0xcde4] CONF [NPU_WDMA0_DST0, da=0x60245000]
[21] [0] [0xcdec] WDMA [bank: 0]
[21] [0] [0xcdee] NOP 
[21] [0] [0xcdf0] CONF [NPU_RDMA0_SRC0, sa=0x60024c00]
[21] [0] [0xcdf8] CONF [NPU_RDMA0_SRC1, pitch=896]
[21] [0] [0xcdfc] CONF [NPU_RDMA0_SRC2, len=896]
[21] [0] [0xce00] CONF [NPU_RDMA0_BLK, line=55]
[21] [0] [0xce04] CONF [NPU_NMEM_RDMA1, h=56, w=56]
[21] [0] [0xce0c] CONF [NPU_NMEM_RDMA2, l=1]
[21] [0] [0xce10] RDMA [bank: 0]
[21]     [0xce12] SYNC [bar]
[21] [3] [0xce14] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[21] [3] [0xce18] CONF [NPU_GETW0, sa=0x3519c00]
[21] [3] [0xce20] CONF [NPU_GETW1, len=20480]
[21] [3] [0xce24] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[21] [3] [0xce2c] GETW
[21] [3] [0xce2e] NOP 
[21] [0] [0xce30] CONF [NPU_NMEM_FM1, h=56, w=56]
[21] [0] [0xce38] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[21] [0] [0xce3c] CONF [NPU_NMEM_PS1, h=16, w=7]
[21] [0] [0xce44] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[21] [0] [0xce48] CONF [NPU_FMAP1, ch=64]
[21] [0] [0xce4c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[21] [0] [0xce54] CONF [NPU_STORE, en=1]
[21] [0] [0xce58] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[21] [0] [0xce60] CONV [#2321]
[22] [0] [0xce62] NOP 
[22] [0] [0xce64] CONF [NPU_RDMA0_SRC0, sa=0x6019d000]
[22] [0] [0xce6c] CONF [NPU_RDMA0_SRC1, pitch=16384]
[22] [0] [0xce70] CONF [NPU_RDMA0_SRC2, len=16384]
[22] [0] [0xce74] CONF [NPU_RDMA0_BLK, line=13]
[22] [0] [0xce78] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[22] [0] [0xce80] CONF [NPU_NMEM_RDMA2, l=256]
[22] [0] [0xce84] RDMA [bank: 0]
[22]     [0xce86] SYNC [bar]
[22] [3] [0xce88] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[22] [3] [0xce8c] CONF [NPU_GETW0, sa=0x351ec00]
[22] [3] [0xce94] CONF [NPU_GETW1, len=4096]
[22] [3] [0xce98] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[22] [3] [0xcea0] GETW
[22] [3] [0xcea2] NOP 
[22] [0] [0xcea4] CONF [NPU_NMEM_FM1, h=3584, w=4]
[22] [0] [0xceac] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[22] [0] [0xceb0] CONF [NPU_NMEM_PS1, h=3584, w=4]
[22] [0] [0xceb8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[22] [0] [0xcebc] CONF [NPU_FMAP1, ch=256]
[22] [0] [0xcec0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[22] [0] [0xcec8] CONF [NPU_STORE, en=1]
[22] [0] [0xcecc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[22] [0] [0xced4] CONV [#2322]
[23] [0] [0xced6] NOP 
[23] [0] [0xced8] CONF [NPU_WDMA0_DST0, da=0x6027d000]
[23] [0] [0xcee0] WDMA [bank: 0]
[23] [0] [0xcee2] NOP 
[23] [0] [0xcee4] CONF [NPU_RDMA0_SRC0, sa=0x601d5000]
[23] [0] [0xceec] RDMA [bank: 0]
[23]     [0xceee] SYNC [bar]
[23] [3] [0xcef0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[23] [3] [0xcef4] CONF [NPU_GETW0, sa=0x351fc00]
[23] [3] [0xcefc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[23] [3] [0xcf04] GETW
[23] [3] [0xcf06] NOP 
[23] [0] [0xcf08] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[23] [0] [0xcf0c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[23] [0] [0xcf10] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[23] [0] [0xcf18] CONF [NPU_STORE, en=1]
[23] [0] [0xcf1c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[23] [0] [0xcf24] CONV [#2323]
[24] [0] [0xcf26] NOP 
[24] [0] [0xcf28] CONF [NPU_WDMA0_DST0, da=0x60000000]
[24] [0] [0xcf30] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[24] [0] [0xcf34] WDMA [bank: 0]
[24] [0] [0xcf36] NOP 
[24] [0] [0xcf38] CONF [NPU_RDMA0_SRC0, sa=0x6020d000]
[24] [0] [0xcf40] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[24] [0] [0xcf44] RDMA [bank: 0]
[24]     [0xcf46] SYNC [bar]
[24] [3] [0xcf48] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[24] [3] [0xcf4c] CONF [NPU_GETW0, sa=0x351fc00]
[24] [3] [0xcf54] CONF [NPU_GETW2, back=4096]
[24] [3] [0xcf58] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[24] [3] [0xcf60] GETW [refetch]
[24] [3] [0xcf62] NOP 
[24] [0] [0xcf64] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[24] [0] [0xcf68] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[24] [0] [0xcf6c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[24] [0] [0xcf74] CONF [NPU_STORE, en=1]
[24] [0] [0xcf78] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[24] [0] [0xcf80] CONV [#2324]
[25] [0] [0xcf82] NOP 
[25] [0] [0xcf84] CONF [NPU_WDMA0_DST0, da=0x60038000]
[25] [0] [0xcf8c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[25] [0] [0xcf90] WDMA [bank: 0]
[25] [0] [0xcf92] NOP 
[25] [0] [0xcf94] CONF [NPU_RDMA0_SRC0, sa=0x60245000]
[25] [0] [0xcf9c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[25] [0] [0xcfa0] RDMA [bank: 0]
[25]     [0xcfa2] SYNC [bar]
[25] [3] [0xcfa4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[25] [3] [0xcfa8] CONF [NPU_GETW0, sa=0x351fc00]
[25] [3] [0xcfb0] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[25] [3] [0xcfb8] GETW [refetch]
[25] [3] [0xcfba] NOP 
[25] [0] [0xcfbc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[25] [0] [0xcfc0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[25] [0] [0xcfc4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[25] [0] [0xcfcc] CONF [NPU_STORE, en=1]
[25] [0] [0xcfd0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[25] [0] [0xcfd8] CONV [#2325]
[26] [0] [0xcfda] NOP 
[26] [0] [0xcfdc] CONF [NPU_WDMA0_DST0, da=0x60070000]
[26] [0] [0xcfe4] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[26] [0] [0xcfe8] WDMA [bank: 0]
[26] [0] [0xcfea] NOP 
[26] [0] [0xcfec] CONF [NPU_RDMA0_SRC0, sa=0x6027d000]
[26] [0] [0xcff4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[26] [0] [0xcff8] RDMA [bank: 0]
[26]     [0xcffa] SYNC [bar]
[26] [3] [0xcffc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[26] [3] [0xd000] CONF [NPU_GETW0, sa=0x351fc00]
[26] [3] [0xd008] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[26] [3] [0xd010] GETW [refetch]
[26] [3] [0xd012] NOP 
[26] [0] [0xd014] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[26] [0] [0xd018] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[26] [0] [0xd01c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[26] [0] [0xd024] CONF [NPU_STORE, en=1]
[26] [0] [0xd028] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[26] [0] [0xd030] CONV [#2326]
[27] [0] [0xd032] NOP 
[27] [0] [0xd034] CONF [NPU_WDMA0_DST0, da=0x600a8000]
[27] [0] [0xd03c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[27] [0] [0xd040] WDMA [bank: 0]
[27] [0] [0xd042] NOP 
[27] [0] [0xd044] CONF [NPU_RDMA0_SRC0, sa=0x601d5000]
[27] [0] [0xd04c] CONF [NPU_RDMA0_BLK, line=14]
[27] [0] [0xd050] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[27] [0] [0xd054] CONF [NPU_NMEM_RDMA1, h=15, w=4]
[27] [0] [0xd058] RDMA [bank: 0]
[27] [0] [0xd05a] NOP 
[27] [0] [0xd05c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[27] [0] [0xd060] CONF [NPU_NMEM_PS1, h=3840, w=4]
[27] [0] [0xd064] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[27] [0] [0xd068] CONF [NPU_NMEM_ST1, h=240, w=56]
[27] [0] [0xd070] CONF [NPU_FMAP0, row=15, col=56]
[27] [0] [0xd074] CONF [NPU_NEXT1, ch_total=256, format=10]
[27] [0] [0xd078] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[27] [0] [0xd080] CONF [NPU_STORE, en=1]
[27] [0] [0xd084] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[27] [0] [0xd08c] CONV [#2327]
[28]     [0xd08e] SYNC [bar]
[28] [3] [0xd090] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[28] [3] [0xd094] CONF [NPU_GETW0, sa=0x3520c00]
[28] [3] [0xd09c] CONF [NPU_GETW1, len=17408]
[28] [3] [0xd0a0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[28] [3] [0xd0a8] GETW
[28] [3] [0xd0aa] NOP 
[28] [0] [0xd0ac] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[28] [0] [0xd0b0] CONF [NPU_NMEM_FM1, h=240, w=56]
[28] [0] [0xd0b8] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[28] [0] [0xd0bc] CONF [NPU_NMEM_PS1, h=16, w=7]
[28] [0] [0xd0c4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[28] [0] [0xd0c8] CONF [NPU_NMEM_ST1, h=120, w=28]
[28] [0] [0xd0d0] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[28] [0] [0xd0d4] CONF [NPU_NEXT1, ch_total=64, format=9]
[28] [0] [0xd0dc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[28] [0] [0xd0e4] CONF [NPU_STORE, en=1]
[28] [0] [0xd0e8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[28] [0] [0xd0f0] CONV [#2328]
[29]     [0xd0f2] SYNC [bar]
[29] [3] [0xd0f4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[29] [3] [0xd0f8] CONF [NPU_GETW0, sa=0x3525000]
[29] [3] [0xd100] CONF [NPU_GETW1, len=41984]
[29] [3] [0xd104] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[29] [3] [0xd10c] GETW
[29] [3] [0xd10e] NOP 
[29] [0] [0xd110] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[29] [0] [0xd114] CONF [NPU_NMEM_FM1, h=120, w=28]
[29] [0] [0xd11c] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[29] [0] [0xd124] CONF [NPU_NMEM_PS1, h=16, w=8]
[29] [0] [0xd128] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[29] [0] [0xd12c] CONF [NPU_NMEM_ST1, h=896, w=4]
[29] [0] [0xd134] CONF [NPU_FMAP1, ch=64]
[29] [0] [0xd138] CONF [NPU_NEXT1, ch_total=64, format=8]
[29] [0] [0xd13c] CONF [NPU_ZPAD, b=0, r=1, l=1, t=1]
[29] [0] [0xd140] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[29] [0] [0xd148] CONF [NPU_STORE, en=1]
[29] [0] [0xd14c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[29] [0] [0xd154] CONV [#2329]
[30] [0] [0xd156] NOP 
[30] [0] [0xd158] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[30] [0] [0xd15c] CONF [NPU_NMEM_PS1, h=896, w=4]
[30] [0] [0xd164] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[30] [0] [0xd168] CONF [NPU_NMEM_ST1, h=56, w=56]
[30] [0] [0xd170] CONF [NPU_FMAP0, row=14, col=56]
[30] [0] [0xd174] CONF [NPU_NEXT1, ch_total=64, format=10]
[30] [0] [0xd178] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[30] [0] [0xd17c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[30] [0] [0xd184] CONF [NPU_STORE, en=1]
[30] [0] [0xd188] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[30] [0] [0xd190] CONV [#2330]
[31]     [0xd192] SYNC [bar]
[31] [3] [0xd194] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[31] [3] [0xd198] CONF [NPU_GETW0, sa=0x352f400]
[31] [3] [0xd1a0] CONF [NPU_GETW1, len=20480]
[31] [3] [0xd1a4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[31] [3] [0xd1ac] GETW
[31] [3] [0xd1ae] NOP 
[31] [0] [0xd1b0] CONF [NPU_NMEM_FM1, h=56, w=56]
[31] [0] [0xd1b8] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[31] [0] [0xd1bc] CONF [NPU_NMEM_PS1, h=16, w=7]
[31] [0] [0xd1c4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[31] [0] [0xd1c8] CONF [NPU_NMEM_ST1, h=3584, w=4]
[31] [0] [0xd1d0] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[31] [0] [0xd1d4] CONF [NPU_NEXT1, ch_total=256, format=8]
[31] [0] [0xd1dc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[31] [0] [0xd1e4] CONF [NPU_STORE, en=1]
[31] [0] [0xd1e8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[31] [0] [0xd1f0] CONV [#2331]
[32] [0] [0xd1f2] NOP 
[32] [0] [0xd1f4] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[32] [0] [0xd1fc] CONF [NPU_RDMA0_BLK, line=13]
[32] [0] [0xd200] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[32] [0] [0xd204] RDMA [bank: 0]
[32]     [0xd206] SYNC [bar]
[32] [3] [0xd208] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[32] [3] [0xd20c] CONF [NPU_GETW0, sa=0x3534400]
[32] [3] [0xd214] CONF [NPU_GETW1, len=4096]
[32] [3] [0xd218] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[32] [3] [0xd220] GETW
[32] [3] [0xd222] NOP 
[32] [0] [0xd224] CONF [NPU_NMEM_FM1, h=3584, w=4]
[32] [0] [0xd22c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[32] [0] [0xd230] CONF [NPU_NMEM_PS1, h=3584, w=4]
[32] [0] [0xd238] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[32] [0] [0xd23c] CONF [NPU_FMAP1, ch=256]
[32] [0] [0xd240] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[32] [0] [0xd248] CONF [NPU_STORE, en=1]
[32] [0] [0xd24c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[32] [0] [0xd254] CONV [#2332]
[33] [0] [0xd256] NOP 
[33] [0] [0xd258] CONF [NPU_WDMA0_DST0, da=0x600e0000]
[33] [0] [0xd260] WDMA [bank: 0]
[33] [0] [0xd262] NOP 
[33] [0] [0xd264] CONF [NPU_RDMA0_SRC0, sa=0x60209000]
[33] [0] [0xd26c] CONF [NPU_RDMA0_BLK, line=15]
[33] [0] [0xd270] CONF [NPU_NMEM_RDMA1, h=16, w=4]
[33] [0] [0xd274] RDMA [bank: 0]
[33] [0] [0xd276] NOP 
[33] [0] [0xd278] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[33] [0] [0xd27c] CONF [NPU_NMEM_PS1, h=4096, w=4]
[33] [0] [0xd280] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[33] [0] [0xd284] CONF [NPU_NMEM_ST1, h=256, w=56]
[33] [0] [0xd28c] CONF [NPU_FMAP0, row=16, col=56]
[33] [0] [0xd290] CONF [NPU_NEXT1, ch_total=256, format=10]
[33] [0] [0xd294] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[33] [0] [0xd29c] CONF [NPU_STORE, en=1]
[33] [0] [0xd2a0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[33] [0] [0xd2a8] CONV [#2333]
[34]     [0xd2aa] SYNC [bar]
[34] [3] [0xd2ac] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[34] [3] [0xd2b0] CONF [NPU_GETW0, sa=0x3520c00]
[34] [3] [0xd2b8] CONF [NPU_GETW1, len=17408]
[34] [3] [0xd2bc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[34] [3] [0xd2c4] GETW
[34] [3] [0xd2c6] NOP 
[34] [0] [0xd2c8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[34] [0] [0xd2cc] CONF [NPU_NMEM_FM1, h=256, w=56]
[34] [0] [0xd2d4] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[34] [0] [0xd2d8] CONF [NPU_NMEM_PS1, h=16, w=7]
[34] [0] [0xd2e0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[34] [0] [0xd2e4] CONF [NPU_NMEM_ST1, h=128, w=28]
[34] [0] [0xd2ec] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[34] [0] [0xd2f0] CONF [NPU_NEXT1, ch_total=64, format=9]
[34] [0] [0xd2f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[34] [0] [0xd300] CONF [NPU_STORE, en=1]
[34] [0] [0xd304] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[34] [0] [0xd30c] CONV [#2334]
[35]     [0xd30e] SYNC [bar]
[35] [3] [0xd310] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[35] [3] [0xd314] CONF [NPU_GETW0, sa=0x3525000]
[35] [3] [0xd31c] CONF [NPU_GETW1, len=41984]
[35] [3] [0xd320] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[35] [3] [0xd328] GETW
[35] [3] [0xd32a] NOP 
[35] [0] [0xd32c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[35] [0] [0xd330] CONF [NPU_NMEM_FM1, h=128, w=28]
[35] [0] [0xd338] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[35] [0] [0xd340] CONF [NPU_NMEM_PS1, h=16, w=8]
[35] [0] [0xd344] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[35] [0] [0xd348] CONF [NPU_NMEM_ST1, h=896, w=4]
[35] [0] [0xd350] CONF [NPU_FMAP1, ch=64]
[35] [0] [0xd354] CONF [NPU_NEXT1, ch_total=64, format=8]
[35] [0] [0xd358] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[35] [0] [0xd35c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[35] [0] [0xd364] CONF [NPU_STORE, en=1]
[35] [0] [0xd368] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[35] [0] [0xd370] CONV [#2335]
[36] [0] [0xd372] NOP 
[36] [0] [0xd374] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[36] [0] [0xd378] CONF [NPU_NMEM_PS1, h=896, w=4]
[36] [0] [0xd380] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[36] [0] [0xd384] CONF [NPU_NMEM_ST1, h=56, w=56]
[36] [0] [0xd38c] CONF [NPU_FMAP0, row=14, col=56]
[36] [0] [0xd390] CONF [NPU_NEXT1, ch_total=64, format=10]
[36] [0] [0xd394] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[36] [0] [0xd398] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[36] [0] [0xd3a0] CONF [NPU_STORE, en=1]
[36] [0] [0xd3a4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[36] [0] [0xd3ac] CONV [#2336]
[37]     [0xd3ae] SYNC [bar]
[37] [3] [0xd3b0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[37] [3] [0xd3b4] CONF [NPU_GETW0, sa=0x352f400]
[37] [3] [0xd3bc] CONF [NPU_GETW1, len=20480]
[37] [3] [0xd3c0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[37] [3] [0xd3c8] GETW
[37] [3] [0xd3ca] NOP 
[37] [0] [0xd3cc] CONF [NPU_NMEM_FM1, h=56, w=56]
[37] [0] [0xd3d4] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[37] [0] [0xd3d8] CONF [NPU_NMEM_PS1, h=16, w=7]
[37] [0] [0xd3e0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[37] [0] [0xd3e4] CONF [NPU_NMEM_ST1, h=3584, w=4]
[37] [0] [0xd3ec] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[37] [0] [0xd3f0] CONF [NPU_NEXT1, ch_total=256, format=8]
[37] [0] [0xd3f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[37] [0] [0xd400] CONF [NPU_STORE, en=1]
[37] [0] [0xd404] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[37] [0] [0xd40c] CONV [#2337]
[38] [0] [0xd40e] NOP 
[38] [0] [0xd410] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[38] [0] [0xd418] CONF [NPU_RDMA0_BLK, line=13]
[38] [0] [0xd41c] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[38] [0] [0xd420] RDMA [bank: 0]
[38]     [0xd422] SYNC [bar]
[38] [3] [0xd424] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[38] [3] [0xd428] CONF [NPU_GETW0, sa=0x3534400]
[38] [3] [0xd430] CONF [NPU_GETW1, len=4096]
[38] [3] [0xd434] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[38] [3] [0xd43c] GETW
[38] [3] [0xd43e] NOP 
[38] [0] [0xd440] CONF [NPU_NMEM_FM1, h=3584, w=4]
[38] [0] [0xd448] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[38] [0] [0xd44c] CONF [NPU_NMEM_PS1, h=3584, w=4]
[38] [0] [0xd454] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[38] [0] [0xd458] CONF [NPU_FMAP1, ch=256]
[38] [0] [0xd45c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[38] [0] [0xd464] CONF [NPU_STORE, en=1]
[38] [0] [0xd468] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[38] [0] [0xd470] CONV [#2338]
[39] [0] [0xd472] NOP 
[39] [0] [0xd474] CONF [NPU_WDMA0_DST0, da=0x60118000]
[39] [0] [0xd47c] WDMA [bank: 0]
[39] [0] [0xd47e] NOP 
[39] [0] [0xd480] CONF [NPU_RDMA0_SRC0, sa=0x60241000]
[39] [0] [0xd488] CONF [NPU_RDMA0_BLK, line=15]
[39] [0] [0xd48c] CONF [NPU_NMEM_RDMA1, h=16, w=4]
[39] [0] [0xd490] RDMA [bank: 0]
[39] [0] [0xd492] NOP 
[39] [0] [0xd494] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[39] [0] [0xd498] CONF [NPU_NMEM_PS1, h=4096, w=4]
[39] [0] [0xd49c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[39] [0] [0xd4a0] CONF [NPU_NMEM_ST1, h=256, w=56]
[39] [0] [0xd4a8] CONF [NPU_FMAP0, row=16, col=56]
[39] [0] [0xd4ac] CONF [NPU_NEXT1, ch_total=256, format=10]
[39] [0] [0xd4b0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[39] [0] [0xd4b8] CONF [NPU_STORE, en=1]
[39] [0] [0xd4bc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[39] [0] [0xd4c4] CONV [#2339]
[40]     [0xd4c6] SYNC [bar]
[40] [3] [0xd4c8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[40] [3] [0xd4cc] CONF [NPU_GETW0, sa=0x3520c00]
[40] [3] [0xd4d4] CONF [NPU_GETW1, len=17408]
[40] [3] [0xd4d8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[40] [3] [0xd4e0] GETW
[40] [3] [0xd4e2] NOP 
[40] [0] [0xd4e4] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[40] [0] [0xd4e8] CONF [NPU_NMEM_FM1, h=256, w=56]
[40] [0] [0xd4f0] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[40] [0] [0xd4f4] CONF [NPU_NMEM_PS1, h=16, w=7]
[40] [0] [0xd4fc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[40] [0] [0xd500] CONF [NPU_NMEM_ST1, h=128, w=28]
[40] [0] [0xd508] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[40] [0] [0xd50c] CONF [NPU_NEXT1, ch_total=64, format=9]
[40] [0] [0xd514] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[40] [0] [0xd51c] CONF [NPU_STORE, en=1]
[40] [0] [0xd520] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[40] [0] [0xd528] CONV [#2340]
[41]     [0xd52a] SYNC [bar]
[41] [3] [0xd52c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[41] [3] [0xd530] CONF [NPU_GETW0, sa=0x3525000]
[41] [3] [0xd538] CONF [NPU_GETW1, len=41984]
[41] [3] [0xd53c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[41] [3] [0xd544] GETW
[41] [3] [0xd546] NOP 
[41] [0] [0xd548] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[41] [0] [0xd54c] CONF [NPU_NMEM_FM1, h=128, w=28]
[41] [0] [0xd554] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[41] [0] [0xd55c] CONF [NPU_NMEM_PS1, h=16, w=8]
[41] [0] [0xd560] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[41] [0] [0xd564] CONF [NPU_NMEM_ST1, h=896, w=4]
[41] [0] [0xd56c] CONF [NPU_FMAP1, ch=64]
[41] [0] [0xd570] CONF [NPU_NEXT1, ch_total=64, format=8]
[41] [0] [0xd574] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[41] [0] [0xd578] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[41] [0] [0xd580] CONF [NPU_STORE, en=1]
[41] [0] [0xd584] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[41] [0] [0xd58c] CONV [#2341]
[42] [0] [0xd58e] NOP 
[42] [0] [0xd590] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[42] [0] [0xd594] CONF [NPU_NMEM_PS1, h=896, w=4]
[42] [0] [0xd59c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[42] [0] [0xd5a0] CONF [NPU_NMEM_ST1, h=56, w=56]
[42] [0] [0xd5a8] CONF [NPU_FMAP0, row=14, col=56]
[42] [0] [0xd5ac] CONF [NPU_NEXT1, ch_total=64, format=10]
[42] [0] [0xd5b0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[42] [0] [0xd5b4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[42] [0] [0xd5bc] CONF [NPU_STORE, en=1]
[42] [0] [0xd5c0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[42] [0] [0xd5c8] CONV [#2342]
[43]     [0xd5ca] SYNC [bar]
[43] [3] [0xd5cc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[43] [3] [0xd5d0] CONF [NPU_GETW0, sa=0x352f400]
[43] [3] [0xd5d8] CONF [NPU_GETW1, len=20480]
[43] [3] [0xd5dc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[43] [3] [0xd5e4] GETW
[43] [3] [0xd5e6] NOP 
[43] [0] [0xd5e8] CONF [NPU_NMEM_FM1, h=56, w=56]
[43] [0] [0xd5f0] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[43] [0] [0xd5f4] CONF [NPU_NMEM_PS1, h=16, w=7]
[43] [0] [0xd5fc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[43] [0] [0xd600] CONF [NPU_NMEM_ST1, h=3584, w=4]
[43] [0] [0xd608] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[43] [0] [0xd60c] CONF [NPU_NEXT1, ch_total=256, format=8]
[43] [0] [0xd614] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[43] [0] [0xd61c] CONF [NPU_STORE, en=1]
[43] [0] [0xd620] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[43] [0] [0xd628] CONV [#2343]
[44] [0] [0xd62a] NOP 
[44] [0] [0xd62c] CONF [NPU_RDMA0_SRC0, sa=0x60070000]
[44] [0] [0xd634] CONF [NPU_RDMA0_BLK, line=13]
[44] [0] [0xd638] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[44] [0] [0xd63c] RDMA [bank: 0]
[44]     [0xd63e] SYNC [bar]
[44] [3] [0xd640] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[44] [3] [0xd644] CONF [NPU_GETW0, sa=0x3534400]
[44] [3] [0xd64c] CONF [NPU_GETW1, len=4096]
[44] [3] [0xd650] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[44] [3] [0xd658] GETW
[44] [3] [0xd65a] NOP 
[44] [0] [0xd65c] CONF [NPU_NMEM_FM1, h=3584, w=4]
[44] [0] [0xd664] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[44] [0] [0xd668] CONF [NPU_NMEM_PS1, h=3584, w=4]
[44] [0] [0xd670] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[44] [0] [0xd674] CONF [NPU_FMAP1, ch=256]
[44] [0] [0xd678] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[44] [0] [0xd680] CONF [NPU_STORE, en=1]
[44] [0] [0xd684] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[44] [0] [0xd68c] CONV [#2344]
[45] [0] [0xd68e] NOP 
[45] [0] [0xd690] CONF [NPU_WDMA0_DST0, da=0x60150000]
[45] [0] [0xd698] WDMA [bank: 0]
[45] [0] [0xd69a] NOP 
[45] [0] [0xd69c] CONF [NPU_RDMA0_SRC0, sa=0x60279000]
[45] [0] [0xd6a4] CONF [NPU_RDMA0_BLK, line=14]
[45] [0] [0xd6a8] CONF [NPU_NMEM_RDMA1, h=15, w=4]
[45] [0] [0xd6ac] RDMA [bank: 0]
[45] [0] [0xd6ae] NOP 
[45] [0] [0xd6b0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[45] [0] [0xd6b4] CONF [NPU_NMEM_PS1, h=3840, w=4]
[45] [0] [0xd6b8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[45] [0] [0xd6bc] CONF [NPU_NMEM_ST1, h=240, w=56]
[45] [0] [0xd6c4] CONF [NPU_FMAP0, row=15, col=56]
[45] [0] [0xd6c8] CONF [NPU_NEXT1, ch_total=256, format=10]
[45] [0] [0xd6cc] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[45] [0] [0xd6d4] CONF [NPU_STORE, en=1]
[45] [0] [0xd6d8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[45] [0] [0xd6e0] CONV [#2345]
[46]     [0xd6e2] SYNC [bar]
[46] [3] [0xd6e4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[46] [3] [0xd6e8] CONF [NPU_GETW0, sa=0x3520c00]
[46] [3] [0xd6f0] CONF [NPU_GETW1, len=17408]
[46] [3] [0xd6f4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[46] [3] [0xd6fc] GETW
[46] [3] [0xd6fe] NOP 
[46] [0] [0xd700] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[46] [0] [0xd704] CONF [NPU_NMEM_FM1, h=240, w=56]
[46] [0] [0xd70c] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[46] [0] [0xd710] CONF [NPU_NMEM_PS1, h=16, w=7]
[46] [0] [0xd718] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[46] [0] [0xd71c] CONF [NPU_NMEM_ST1, h=120, w=28]
[46] [0] [0xd724] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[46] [0] [0xd728] CONF [NPU_NEXT1, ch_total=64, format=9]
[46] [0] [0xd730] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[46] [0] [0xd738] CONF [NPU_STORE, en=1]
[46] [0] [0xd73c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[46] [0] [0xd744] CONV [#2346]
[47]     [0xd746] SYNC [bar]
[47] [3] [0xd748] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[47] [3] [0xd74c] CONF [NPU_GETW0, sa=0x3525000]
[47] [3] [0xd754] CONF [NPU_GETW1, len=41984]
[47] [3] [0xd758] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[47] [3] [0xd760] GETW
[47] [3] [0xd762] NOP 
[47] [0] [0xd764] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[47] [0] [0xd768] CONF [NPU_NMEM_FM1, h=120, w=28]
[47] [0] [0xd770] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[47] [0] [0xd778] CONF [NPU_NMEM_PS1, h=16, w=8]
[47] [0] [0xd77c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[47] [0] [0xd780] CONF [NPU_NMEM_ST1, h=896, w=4]
[47] [0] [0xd788] CONF [NPU_FMAP1, ch=64]
[47] [0] [0xd78c] CONF [NPU_NEXT1, ch_total=64, format=8]
[47] [0] [0xd790] CONF [NPU_ZPAD, b=1, r=1, l=1, t=0]
[47] [0] [0xd794] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[47] [0] [0xd79c] CONF [NPU_STORE, en=1]
[47] [0] [0xd7a0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[47] [0] [0xd7a8] CONV [#2347]
[48] [0] [0xd7aa] NOP 
[48] [0] [0xd7ac] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[48] [0] [0xd7b0] CONF [NPU_NMEM_PS1, h=896, w=4]
[48] [0] [0xd7b8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[48] [0] [0xd7bc] CONF [NPU_NMEM_ST1, h=56, w=56]
[48] [0] [0xd7c4] CONF [NPU_FMAP0, row=14, col=56]
[48] [0] [0xd7c8] CONF [NPU_NEXT1, ch_total=64, format=10]
[48] [0] [0xd7cc] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[48] [0] [0xd7d0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[48] [0] [0xd7d8] CONF [NPU_STORE, en=1]
[48] [0] [0xd7dc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[48] [0] [0xd7e4] CONV [#2348]
[49]     [0xd7e6] SYNC [bar]
[49] [3] [0xd7e8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[49] [3] [0xd7ec] CONF [NPU_GETW0, sa=0x352f400]
[49] [3] [0xd7f4] CONF [NPU_GETW1, len=20480]
[49] [3] [0xd7f8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[49] [3] [0xd800] GETW
[49] [3] [0xd802] NOP 
[49] [0] [0xd804] CONF [NPU_NMEM_FM1, h=56, w=56]
[49] [0] [0xd80c] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[49] [0] [0xd810] CONF [NPU_NMEM_PS1, h=16, w=7]
[49] [0] [0xd818] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[49] [0] [0xd81c] CONF [NPU_NMEM_ST1, h=3584, w=4]
[49] [0] [0xd824] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[49] [0] [0xd828] CONF [NPU_NEXT1, ch_total=256, format=8]
[49] [0] [0xd830] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[49] [0] [0xd838] CONF [NPU_STORE, en=1]
[49] [0] [0xd83c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[49] [0] [0xd844] CONV [#2349]
[50] [0] [0xd846] NOP 
[50] [0] [0xd848] CONF [NPU_RDMA0_SRC0, sa=0x600a8000]
[50] [0] [0xd850] CONF [NPU_RDMA0_BLK, line=13]
[50] [0] [0xd854] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[50] [0] [0xd858] RDMA [bank: 0]
[50]     [0xd85a] SYNC [bar]
[50] [3] [0xd85c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[50] [3] [0xd860] CONF [NPU_GETW0, sa=0x3534400]
[50] [3] [0xd868] CONF [NPU_GETW1, len=4096]
[50] [3] [0xd86c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[50] [3] [0xd874] GETW
[50] [3] [0xd876] NOP 
[50] [0] [0xd878] CONF [NPU_NMEM_FM1, h=3584, w=4]
[50] [0] [0xd880] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[50] [0] [0xd884] CONF [NPU_NMEM_PS1, h=3584, w=4]
[50] [0] [0xd88c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[50] [0] [0xd890] CONF [NPU_FMAP1, ch=256]
[50] [0] [0xd894] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[50] [0] [0xd89c] CONF [NPU_STORE, en=1]
[50] [0] [0xd8a0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[50] [0] [0xd8a8] CONV [#2350]
[51] [0] [0xd8aa] NOP 
[51] [0] [0xd8ac] CONF [NPU_WDMA0_DST0, da=0x60188000]
[51] [0] [0xd8b4] WDMA [bank: 0]
[51] [0] [0xd8b6] NOP 
[51] [0] [0xd8b8] CONF [NPU_RDMA0_SRC0, sa=0x600e0000]
[51] [0] [0xd8c0] RDMA [bank: 0]
[51]     [0xd8c2] SYNC [bar]
[51] [3] [0xd8c4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[51] [3] [0xd8c8] CONF [NPU_GETW0, sa=0x3535400]
[51] [3] [0xd8d0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[51] [3] [0xd8d8] GETW
[51] [3] [0xd8da] NOP 
[51] [0] [0xd8dc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[51] [0] [0xd8e0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[51] [0] [0xd8e4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[51] [0] [0xd8ec] CONF [NPU_STORE, en=1]
[51] [0] [0xd8f0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[51] [0] [0xd8f8] CONV [#2351]
[52] [0] [0xd8fa] NOP 
[52] [0] [0xd8fc] CONF [NPU_WDMA0_DST0, da=0x60000000]
[52] [0] [0xd904] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[52] [0] [0xd908] WDMA [bank: 0]
[52] [0] [0xd90a] NOP 
[52] [0] [0xd90c] CONF [NPU_RDMA0_SRC0, sa=0x60118000]
[52] [0] [0xd914] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[52] [0] [0xd918] RDMA [bank: 0]
[52]     [0xd91a] SYNC [bar]
[52] [3] [0xd91c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[52] [3] [0xd920] CONF [NPU_GETW0, sa=0x3535400]
[52] [3] [0xd928] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[52] [3] [0xd930] GETW [refetch]
[52] [3] [0xd932] NOP 
[52] [0] [0xd934] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[52] [0] [0xd938] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[52] [0] [0xd93c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[52] [0] [0xd944] CONF [NPU_STORE, en=1]
[52] [0] [0xd948] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[52] [0] [0xd950] CONV [#2352]
[53] [0] [0xd952] NOP 
[53] [0] [0xd954] CONF [NPU_WDMA0_DST0, da=0x60038000]
[53] [0] [0xd95c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[53] [0] [0xd960] WDMA [bank: 0]
[53] [0] [0xd962] NOP 
[53] [0] [0xd964] CONF [NPU_RDMA0_SRC0, sa=0x60150000]
[53] [0] [0xd96c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[53] [0] [0xd970] RDMA [bank: 0]
[53]     [0xd972] SYNC [bar]
[53] [3] [0xd974] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[53] [3] [0xd978] CONF [NPU_GETW0, sa=0x3535400]
[53] [3] [0xd980] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[53] [3] [0xd988] GETW [refetch]
[53] [3] [0xd98a] NOP 
[53] [0] [0xd98c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[53] [0] [0xd990] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[53] [0] [0xd994] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[53] [0] [0xd99c] CONF [NPU_STORE, en=1]
[53] [0] [0xd9a0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[53] [0] [0xd9a8] CONV [#2353]
[54] [0] [0xd9aa] NOP 
[54] [0] [0xd9ac] CONF [NPU_WDMA0_DST0, da=0x60070000]
[54] [0] [0xd9b4] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[54] [0] [0xd9b8] WDMA [bank: 0]
[54] [0] [0xd9ba] NOP 
[54] [0] [0xd9bc] CONF [NPU_RDMA0_SRC0, sa=0x60188000]
[54] [0] [0xd9c4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[54] [0] [0xd9c8] RDMA [bank: 0]
[54]     [0xd9ca] SYNC [bar]
[54] [3] [0xd9cc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[54] [3] [0xd9d0] CONF [NPU_GETW0, sa=0x3535400]
[54] [3] [0xd9d8] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[54] [3] [0xd9e0] GETW [refetch]
[54] [3] [0xd9e2] NOP 
[54] [0] [0xd9e4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[54] [0] [0xd9e8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[54] [0] [0xd9ec] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[54] [0] [0xd9f4] CONF [NPU_STORE, en=1]
[54] [0] [0xd9f8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[54] [0] [0xda00] CONV [#2354]
[55] [0] [0xda02] NOP 
[55] [0] [0xda04] CONF [NPU_WDMA0_DST0, da=0x600a8000]
[55] [0] [0xda0c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[55] [0] [0xda10] WDMA [bank: 0]
[55] [0] [0xda12] NOP 
[55] [0] [0xda14] CONF [NPU_RDMA0_SRC0, sa=0x600e0000]
[55] [0] [0xda1c] CONF [NPU_RDMA0_BLK, line=14]
[55] [0] [0xda20] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[55] [0] [0xda24] CONF [NPU_NMEM_RDMA1, h=15, w=4]
[55] [0] [0xda28] RDMA [bank: 0]
[55] [0] [0xda2a] NOP 
[55] [0] [0xda2c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[55] [0] [0xda30] CONF [NPU_NMEM_PS1, h=3840, w=4]
[55] [0] [0xda34] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[55] [0] [0xda38] CONF [NPU_NMEM_ST1, h=240, w=56]
[55] [0] [0xda40] CONF [NPU_FMAP0, row=15, col=56]
[55] [0] [0xda44] CONF [NPU_NEXT1, ch_total=256, format=10]
[55] [0] [0xda48] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[55] [0] [0xda50] CONF [NPU_STORE, en=1]
[55] [0] [0xda54] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[55] [0] [0xda5c] CONV [#2355]
[56]     [0xda5e] SYNC [bar]
[56] [3] [0xda60] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[56] [3] [0xda64] CONF [NPU_GETW0, sa=0x3536400]
[56] [3] [0xda6c] CONF [NPU_GETW1, len=17408]
[56] [3] [0xda70] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[56] [3] [0xda78] GETW
[56] [3] [0xda7a] NOP 
[56] [0] [0xda7c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[56] [0] [0xda80] CONF [NPU_NMEM_FM1, h=240, w=56]
[56] [0] [0xda88] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[56] [0] [0xda8c] CONF [NPU_NMEM_PS1, h=16, w=7]
[56] [0] [0xda94] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[56] [0] [0xda98] CONF [NPU_NMEM_ST1, h=120, w=28]
[56] [0] [0xdaa0] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[56] [0] [0xdaa4] CONF [NPU_NEXT1, ch_total=64, format=9]
[56] [0] [0xdaac] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[56] [0] [0xdab4] CONF [NPU_STORE, en=1]
[56] [0] [0xdab8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[56] [0] [0xdac0] CONV [#2356]
[57]     [0xdac2] SYNC [bar]
[57] [3] [0xdac4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[57] [3] [0xdac8] CONF [NPU_GETW0, sa=0x353a800]
[57] [3] [0xdad0] CONF [NPU_GETW1, len=41984]
[57] [3] [0xdad4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[57] [3] [0xdadc] GETW
[57] [3] [0xdade] NOP 
[57] [0] [0xdae0] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[57] [0] [0xdae4] CONF [NPU_NMEM_FM1, h=120, w=28]
[57] [0] [0xdaec] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[57] [0] [0xdaf4] CONF [NPU_NMEM_PS1, h=16, w=8]
[57] [0] [0xdaf8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[57] [0] [0xdafc] CONF [NPU_NMEM_ST1, h=896, w=4]
[57] [0] [0xdb04] CONF [NPU_FMAP1, ch=64]
[57] [0] [0xdb08] CONF [NPU_NEXT1, ch_total=64, format=8]
[57] [0] [0xdb0c] CONF [NPU_ZPAD, b=0, r=1, l=1, t=1]
[57] [0] [0xdb10] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[57] [0] [0xdb18] CONF [NPU_STORE, en=1]
[57] [0] [0xdb1c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[57] [0] [0xdb24] CONV [#2357]
[58] [0] [0xdb26] NOP 
[58] [0] [0xdb28] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[58] [0] [0xdb2c] CONF [NPU_NMEM_PS1, h=896, w=4]
[58] [0] [0xdb34] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[58] [0] [0xdb38] CONF [NPU_NMEM_ST1, h=56, w=56]
[58] [0] [0xdb40] CONF [NPU_FMAP0, row=14, col=56]
[58] [0] [0xdb44] CONF [NPU_NEXT1, ch_total=64, format=10]
[58] [0] [0xdb48] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[58] [0] [0xdb4c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[58] [0] [0xdb54] CONF [NPU_STORE, en=1]
[58] [0] [0xdb58] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[58] [0] [0xdb60] CONV [#2358]
[59]     [0xdb62] SYNC [bar]
[59] [3] [0xdb64] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[59] [3] [0xdb68] CONF [NPU_GETW0, sa=0x3544c00]
[59] [3] [0xdb70] CONF [NPU_GETW1, len=20480]
[59] [3] [0xdb74] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[59] [3] [0xdb7c] GETW
[59] [3] [0xdb7e] NOP 
[59] [0] [0xdb80] CONF [NPU_NMEM_FM1, h=56, w=56]
[59] [0] [0xdb88] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[59] [0] [0xdb8c] CONF [NPU_NMEM_PS1, h=16, w=7]
[59] [0] [0xdb94] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[59] [0] [0xdb98] CONF [NPU_NMEM_ST1, h=3584, w=4]
[59] [0] [0xdba0] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[59] [0] [0xdba4] CONF [NPU_NEXT1, ch_total=256, format=8]
[59] [0] [0xdbac] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[59] [0] [0xdbb4] CONF [NPU_STORE, en=1]
[59] [0] [0xdbb8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[59] [0] [0xdbc0] CONV [#2359]
[60] [0] [0xdbc2] NOP 
[60] [0] [0xdbc4] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[60] [0] [0xdbcc] CONF [NPU_RDMA0_BLK, line=13]
[60] [0] [0xdbd0] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[60] [0] [0xdbd4] RDMA [bank: 0]
[60]     [0xdbd6] SYNC [bar]
[60] [3] [0xdbd8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[60] [3] [0xdbdc] CONF [NPU_GETW0, sa=0x3549c00]
[60] [3] [0xdbe4] CONF [NPU_GETW1, len=4096]
[60] [3] [0xdbe8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[60] [3] [0xdbf0] GETW
[60] [3] [0xdbf2] NOP 
[60] [0] [0xdbf4] CONF [NPU_NMEM_FM1, h=3584, w=4]
[60] [0] [0xdbfc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[60] [0] [0xdc00] CONF [NPU_NMEM_PS1, h=3584, w=4]
[60] [0] [0xdc08] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[60] [0] [0xdc0c] CONF [NPU_FMAP1, ch=256]
[60] [0] [0xdc10] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[60] [0] [0xdc18] CONF [NPU_STORE, en=1]
[60] [0] [0xdc1c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[60] [0] [0xdc24] CONV [#2360]
[61] [0] [0xdc26] NOP 
[61] [0] [0xdc28] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[61] [0] [0xdc2c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[61] [0] [0xdc30] CONF [NPU_NMEM_ST1, h=224, w=56]
[61] [0] [0xdc38] CONF [NPU_NEXT1, ch_total=256, format=10]
[61] [0] [0xdc3c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[61] [0] [0xdc44] CONF [NPU_STORE, en=1]
[61] [0] [0xdc48] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[61] [0] [0xdc50] CONV [#2361]
[62] [0] [0xdc52] NOP 
[62] [0] [0xdc54] CONF [NPU_WDMA0_DST0, da=0x601c0000]
[62] [0] [0xdc5c] CONF [NPU_WDMA0_DST1, pitch=3584]
[62] [0] [0xdc60] CONF [NPU_WDMA0_DST2, len=3584]
[62] [0] [0xdc64] CONF [NPU_WDMA0_BLK, line=55]
[62] [0] [0xdc68] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[62] [0] [0xdc6c] CONF [NPU_NMEM_WDMA1, h=56, w=56]
[62] [0] [0xdc74] CONF [NPU_NMEM_WDMA2, l=4]
[62] [0] [0xdc78] WDMA [bank: 0]
[62] [0] [0xdc7a] NOP 
[62] [0] [0xdc7c] CONF [NPU_RDMA0_SRC0, sa=0x60114000]
[62] [0] [0xdc84] CONF [NPU_RDMA0_BLK, line=15]
[62] [0] [0xdc88] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[62] [0] [0xdc8c] CONF [NPU_NMEM_RDMA1, h=16, w=4]
[62] [0] [0xdc90] RDMA [bank: 0]
[62] [0] [0xdc92] NOP 
[62] [0] [0xdc94] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[62] [0] [0xdc98] CONF [NPU_NMEM_PS1, h=4096, w=4]
[62] [0] [0xdc9c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[62] [0] [0xdca0] CONF [NPU_NMEM_ST1, h=256, w=56]
[62] [0] [0xdca4] CONF [NPU_FMAP0, row=16, col=56]
[62] [0] [0xdca8] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[62] [0] [0xdcb0] CONF [NPU_STORE, en=1]
[62] [0] [0xdcb4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[62] [0] [0xdcbc] CONV [#2362]
[63]     [0xdcbe] SYNC [bar]
[63] [3] [0xdcc0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[63] [3] [0xdcc4] CONF [NPU_GETW0, sa=0x3536400]
[63] [3] [0xdccc] CONF [NPU_GETW1, len=17408]
[63] [3] [0xdcd0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[63] [3] [0xdcd8] GETW
[63] [3] [0xdcda] NOP 
[63] [0] [0xdcdc] CONF [NPU_NMEM_FM1, h=256, w=56]
[63] [0] [0xdce4] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[63] [0] [0xdce8] CONF [NPU_NMEM_PS1, h=16, w=7]
[63] [0] [0xdcf0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[63] [0] [0xdcf4] CONF [NPU_NMEM_ST1, h=128, w=28]
[63] [0] [0xdcfc] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[63] [0] [0xdd00] CONF [NPU_NEXT1, ch_total=64, format=9]
[63] [0] [0xdd08] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[63] [0] [0xdd10] CONF [NPU_STORE, en=1]
[63] [0] [0xdd14] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[63] [0] [0xdd1c] CONV [#2363]
[64]     [0xdd1e] SYNC [bar]
[64] [3] [0xdd20] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[64] [3] [0xdd24] CONF [NPU_GETW0, sa=0x353a800]
[64] [3] [0xdd2c] CONF [NPU_GETW1, len=41984]
[64] [3] [0xdd30] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[64] [3] [0xdd38] GETW
[64] [3] [0xdd3a] NOP 
[64] [0] [0xdd3c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[64] [0] [0xdd40] CONF [NPU_NMEM_FM1, h=128, w=28]
[64] [0] [0xdd48] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=2]
[64] [0] [0xdd50] CONF [NPU_NMEM_PS1, h=16, w=8]
[64] [0] [0xdd54] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[64] [0] [0xdd58] CONF [NPU_NMEM_ST1, h=896, w=4]
[64] [0] [0xdd60] CONF [NPU_FMAP1, ch=64]
[64] [0] [0xdd64] CONF [NPU_NEXT1, ch_total=64, format=8]
[64] [0] [0xdd68] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[64] [0] [0xdd6c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[64] [0] [0xdd74] CONF [NPU_STORE, en=1]
[64] [0] [0xdd78] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[64] [0] [0xdd80] CONV [#2364]
[65] [0] [0xdd82] NOP 
[65] [0] [0xdd84] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[65] [0] [0xdd88] CONF [NPU_NMEM_PS1, h=896, w=4]
[65] [0] [0xdd90] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[65] [0] [0xdd94] CONF [NPU_NMEM_ST1, h=56, w=56]
[65] [0] [0xdd9c] CONF [NPU_FMAP0, row=14, col=56]
[65] [0] [0xdda0] CONF [NPU_NEXT1, ch_total=64, format=10]
[65] [0] [0xdda4] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[65] [0] [0xdda8] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[65] [0] [0xddb0] CONF [NPU_STORE, en=1]
[65] [0] [0xddb4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[65] [0] [0xddbc] CONV [#2365]
[66]     [0xddbe] SYNC [bar]
[66] [3] [0xddc0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[66] [3] [0xddc4] CONF [NPU_GETW0, sa=0x3544c00]
[66] [3] [0xddcc] CONF [NPU_GETW1, len=20480]
[66] [3] [0xddd0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[66] [3] [0xddd8] GETW
[66] [3] [0xddda] NOP 
[66] [0] [0xdddc] CONF [NPU_NMEM_FM1, h=56, w=56]
[66] [0] [0xdde4] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[66] [0] [0xdde8] CONF [NPU_NMEM_PS1, h=16, w=7]
[66] [0] [0xddf0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[66] [0] [0xddf4] CONF [NPU_NMEM_ST1, h=3584, w=4]
[66] [0] [0xddfc] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[66] [0] [0xde00] CONF [NPU_NEXT1, ch_total=256, format=8]
[66] [0] [0xde08] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[66] [0] [0xde10] CONF [NPU_STORE, en=1]
[66] [0] [0xde14] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[66] [0] [0xde1c] CONV [#2366]
[67] [0] [0xde1e] NOP 
[67] [0] [0xde20] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[67] [0] [0xde28] CONF [NPU_RDMA0_BLK, line=13]
[67] [0] [0xde2c] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[67] [0] [0xde30] RDMA [bank: 0]
[67]     [0xde32] SYNC [bar]
[67] [3] [0xde34] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[67] [3] [0xde38] CONF [NPU_GETW0, sa=0x3549c00]
[67] [3] [0xde40] CONF [NPU_GETW1, len=4096]
[67] [3] [0xde44] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[67] [3] [0xde4c] GETW
[67] [3] [0xde4e] NOP 
[67] [0] [0xde50] CONF [NPU_NMEM_FM1, h=3584, w=4]
[67] [0] [0xde58] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[67] [0] [0xde5c] CONF [NPU_NMEM_PS1, h=3584, w=4]
[67] [0] [0xde64] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[67] [0] [0xde68] CONF [NPU_FMAP1, ch=256]
[67] [0] [0xde6c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[67] [0] [0xde74] CONF [NPU_STORE, en=1]
[67] [0] [0xde78] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[67] [0] [0xde80] CONV [#2367]
[68] [0] [0xde82] NOP 
[68] [0] [0xde84] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[68] [0] [0xde88] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[68] [0] [0xde8c] CONF [NPU_NMEM_ST1, h=224, w=56]
[68] [0] [0xde94] CONF [NPU_NEXT1, ch_total=256, format=10]
[68] [0] [0xde98] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[68] [0] [0xdea0] CONF [NPU_STORE, en=1]
[68] [0] [0xdea4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[68] [0] [0xdeac] CONV [#2368]
[69] [0] [0xdeae] NOP 
[69] [0] [0xdeb0] CONF [NPU_WDMA0_DST0, da=0x601f1000]
[69] [0] [0xdeb8] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[69] [0] [0xdebc] WDMA [bank: 0]
[69] [0] [0xdebe] NOP 
[69] [0] [0xdec0] CONF [NPU_RDMA0_SRC0, sa=0x6014c000]
[69] [0] [0xdec8] CONF [NPU_RDMA0_BLK, line=15]
[69] [0] [0xdecc] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[69] [0] [0xded0] CONF [NPU_NMEM_RDMA1, h=16, w=4]
[69] [0] [0xded4] RDMA [bank: 0]
[69] [0] [0xded6] NOP 
[69] [0] [0xded8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[69] [0] [0xdedc] CONF [NPU_NMEM_PS1, h=4096, w=4]
[69] [0] [0xdee0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[69] [0] [0xdee4] CONF [NPU_NMEM_ST1, h=256, w=56]
[69] [0] [0xdee8] CONF [NPU_FMAP0, row=16, col=56]
[69] [0] [0xdeec] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[69] [0] [0xdef4] CONF [NPU_STORE, en=1]
[69] [0] [0xdef8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[69] [0] [0xdf00] CONV [#2369]
[70]     [0xdf02] SYNC [bar]
[70] [3] [0xdf04] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[70] [3] [0xdf08] CONF [NPU_GETW0, sa=0x3536400]
[70] [3] [0xdf10] CONF [NPU_GETW1, len=17408]
[70] [3] [0xdf14] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[70] [3] [0xdf1c] GETW
[70] [3] [0xdf1e] NOP 
[70] [0] [0xdf20] CONF [NPU_NMEM_FM1, h=256, w=56]
[70] [0] [0xdf28] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[70] [0] [0xdf2c] CONF [NPU_NMEM_PS1, h=16, w=7]
[70] [0] [0xdf34] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[70] [0] [0xdf38] CONF [NPU_NMEM_ST1, h=128, w=28]
[70] [0] [0xdf40] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[70] [0] [0xdf44] CONF [NPU_NEXT1, ch_total=64, format=9]
[70] [0] [0xdf4c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[70] [0] [0xdf54] CONF [NPU_STORE, en=1]
[70] [0] [0xdf58] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[70] [0] [0xdf60] CONV [#2370]
[71]     [0xdf62] SYNC [bar]
[71] [3] [0xdf64] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[71] [3] [0xdf68] CONF [NPU_GETW0, sa=0x353a800]
[71] [3] [0xdf70] CONF [NPU_GETW1, len=41984]
[71] [3] [0xdf74] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[71] [3] [0xdf7c] GETW
[71] [3] [0xdf7e] NOP 
[71] [0] [0xdf80] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[71] [0] [0xdf84] CONF [NPU_NMEM_FM1, h=128, w=28]
[71] [0] [0xdf8c] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[71] [0] [0xdf94] CONF [NPU_NMEM_PS1, h=16, w=8]
[71] [0] [0xdf98] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[71] [0] [0xdf9c] CONF [NPU_NMEM_ST1, h=896, w=4]
[71] [0] [0xdfa4] CONF [NPU_FMAP1, ch=64]
[71] [0] [0xdfa8] CONF [NPU_NEXT1, ch_total=64, format=8]
[71] [0] [0xdfac] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[71] [0] [0xdfb0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[71] [0] [0xdfb8] CONF [NPU_STORE, en=1]
[71] [0] [0xdfbc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[71] [0] [0xdfc4] CONV [#2371]
[72] [0] [0xdfc6] NOP 
[72] [0] [0xdfc8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[72] [0] [0xdfcc] CONF [NPU_NMEM_PS1, h=896, w=4]
[72] [0] [0xdfd4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[72] [0] [0xdfd8] CONF [NPU_NMEM_ST1, h=56, w=56]
[72] [0] [0xdfe0] CONF [NPU_FMAP0, row=14, col=56]
[72] [0] [0xdfe4] CONF [NPU_NEXT1, ch_total=64, format=10]
[72] [0] [0xdfe8] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[72] [0] [0xdfec] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[72] [0] [0xdff4] CONF [NPU_STORE, en=1]
[72] [0] [0xdff8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[72] [0] [0xe000] CONV [#2372]
[73]     [0xe002] SYNC [bar]
[73] [3] [0xe004] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[73] [3] [0xe008] CONF [NPU_GETW0, sa=0x3544c00]
[73] [3] [0xe010] CONF [NPU_GETW1, len=20480]
[73] [3] [0xe014] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[73] [3] [0xe01c] GETW
[73] [3] [0xe01e] NOP 
[73] [0] [0xe020] CONF [NPU_NMEM_FM1, h=56, w=56]
[73] [0] [0xe028] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[73] [0] [0xe02c] CONF [NPU_NMEM_PS1, h=16, w=7]
[73] [0] [0xe034] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[73] [0] [0xe038] CONF [NPU_NMEM_ST1, h=3584, w=4]
[73] [0] [0xe040] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[73] [0] [0xe044] CONF [NPU_NEXT1, ch_total=256, format=8]
[73] [0] [0xe04c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[73] [0] [0xe054] CONF [NPU_STORE, en=1]
[73] [0] [0xe058] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[73] [0] [0xe060] CONV [#2373]
[74] [0] [0xe062] NOP 
[74] [0] [0xe064] CONF [NPU_RDMA0_SRC0, sa=0x60070000]
[74] [0] [0xe06c] CONF [NPU_RDMA0_BLK, line=13]
[74] [0] [0xe070] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[74] [0] [0xe074] RDMA [bank: 0]
[74]     [0xe076] SYNC [bar]
[74] [3] [0xe078] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[74] [3] [0xe07c] CONF [NPU_GETW0, sa=0x3549c00]
[74] [3] [0xe084] CONF [NPU_GETW1, len=4096]
[74] [3] [0xe088] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[74] [3] [0xe090] GETW
[74] [3] [0xe092] NOP 
[74] [0] [0xe094] CONF [NPU_NMEM_FM1, h=3584, w=4]
[74] [0] [0xe09c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[74] [0] [0xe0a0] CONF [NPU_NMEM_PS1, h=3584, w=4]
[74] [0] [0xe0a8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[74] [0] [0xe0ac] CONF [NPU_FMAP1, ch=256]
[74] [0] [0xe0b0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[74] [0] [0xe0b8] CONF [NPU_STORE, en=1]
[74] [0] [0xe0bc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[74] [0] [0xe0c4] CONV [#2374]
[75] [0] [0xe0c6] NOP 
[75] [0] [0xe0c8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[75] [0] [0xe0cc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[75] [0] [0xe0d0] CONF [NPU_NMEM_ST1, h=224, w=56]
[75] [0] [0xe0d8] CONF [NPU_NEXT1, ch_total=256, format=10]
[75] [0] [0xe0dc] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[75] [0] [0xe0e4] CONF [NPU_STORE, en=1]
[75] [0] [0xe0e8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[75] [0] [0xe0f0] CONV [#2375]
[76] [0] [0xe0f2] NOP 
[76] [0] [0xe0f4] CONF [NPU_WDMA0_DST0, da=0x60222000]
[76] [0] [0xe0fc] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[76] [0] [0xe100] WDMA [bank: 0]
[76] [0] [0xe102] NOP 
[76] [0] [0xe104] CONF [NPU_RDMA0_SRC0, sa=0x60184000]
[76] [0] [0xe10c] CONF [NPU_RDMA0_BLK, line=14]
[76] [0] [0xe110] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[76] [0] [0xe114] CONF [NPU_NMEM_RDMA1, h=15, w=4]
[76] [0] [0xe118] RDMA [bank: 0]
[76] [0] [0xe11a] NOP 
[76] [0] [0xe11c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[76] [0] [0xe120] CONF [NPU_NMEM_PS1, h=3840, w=4]
[76] [0] [0xe124] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[76] [0] [0xe128] CONF [NPU_NMEM_ST1, h=240, w=56]
[76] [0] [0xe12c] CONF [NPU_FMAP0, row=15, col=56]
[76] [0] [0xe130] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[76] [0] [0xe138] CONF [NPU_STORE, en=1]
[76] [0] [0xe13c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[76] [0] [0xe144] CONV [#2376]
[77]     [0xe146] SYNC [bar]
[77] [3] [0xe148] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[77] [3] [0xe14c] CONF [NPU_GETW0, sa=0x3536400]
[77] [3] [0xe154] CONF [NPU_GETW1, len=17408]
[77] [3] [0xe158] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[77] [3] [0xe160] GETW
[77] [3] [0xe162] NOP 
[77] [0] [0xe164] CONF [NPU_NMEM_FM1, h=240, w=56]
[77] [0] [0xe16c] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[77] [0] [0xe170] CONF [NPU_NMEM_PS1, h=16, w=7]
[77] [0] [0xe178] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[77] [0] [0xe17c] CONF [NPU_NMEM_ST1, h=120, w=28]
[77] [0] [0xe184] CONF [NPU_NEXT0, ch_end=63, ch_start=0]
[77] [0] [0xe188] CONF [NPU_NEXT1, ch_total=64, format=9]
[77] [0] [0xe190] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[77] [0] [0xe198] CONF [NPU_STORE, en=1]
[77] [0] [0xe19c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[77] [0] [0xe1a4] CONV [#2377]
[78]     [0xe1a6] SYNC [bar]
[78] [3] [0xe1a8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[78] [3] [0xe1ac] CONF [NPU_GETW0, sa=0x353a800]
[78] [3] [0xe1b4] CONF [NPU_GETW1, len=41984]
[78] [3] [0xe1b8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[78] [3] [0xe1c0] GETW
[78] [3] [0xe1c2] NOP 
[78] [0] [0xe1c4] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[78] [0] [0xe1c8] CONF [NPU_NMEM_FM1, h=120, w=28]
[78] [0] [0xe1d0] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=2]
[78] [0] [0xe1d8] CONF [NPU_NMEM_PS1, h=16, w=8]
[78] [0] [0xe1dc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[78] [0] [0xe1e0] CONF [NPU_NMEM_ST1, h=896, w=4]
[78] [0] [0xe1e8] CONF [NPU_FMAP1, ch=64]
[78] [0] [0xe1ec] CONF [NPU_NEXT1, ch_total=64, format=8]
[78] [0] [0xe1f0] CONF [NPU_ZPAD, b=1, r=1, l=1, t=0]
[78] [0] [0xe1f4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[78] [0] [0xe1fc] CONF [NPU_STORE, en=1]
[78] [0] [0xe200] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[78] [0] [0xe208] CONV [#2378]
[79] [0] [0xe20a] NOP 
[79] [0] [0xe20c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[79] [0] [0xe210] CONF [NPU_NMEM_PS1, h=896, w=4]
[79] [0] [0xe218] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[79] [0] [0xe21c] CONF [NPU_NMEM_ST1, h=56, w=56]
[79] [0] [0xe224] CONF [NPU_FMAP0, row=14, col=56]
[79] [0] [0xe228] CONF [NPU_NEXT1, ch_total=64, format=10]
[79] [0] [0xe22c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[79] [0] [0xe230] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[79] [0] [0xe238] CONF [NPU_STORE, en=1]
[79] [0] [0xe23c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[79] [0] [0xe244] CONV [#2379]
[80]     [0xe246] SYNC [bar]
[80] [3] [0xe248] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[80] [3] [0xe24c] CONF [NPU_GETW0, sa=0x3544c00]
[80] [3] [0xe254] CONF [NPU_GETW1, len=20480]
[80] [3] [0xe258] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[80] [3] [0xe260] GETW
[80] [3] [0xe262] NOP 
[80] [0] [0xe264] CONF [NPU_NMEM_FM1, h=56, w=56]
[80] [0] [0xe26c] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[80] [0] [0xe270] CONF [NPU_NMEM_PS1, h=16, w=7]
[80] [0] [0xe278] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[80] [0] [0xe27c] CONF [NPU_NMEM_ST1, h=3584, w=4]
[80] [0] [0xe284] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[80] [0] [0xe288] CONF [NPU_NEXT1, ch_total=256, format=8]
[80] [0] [0xe290] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[80] [0] [0xe298] CONF [NPU_STORE, en=1]
[80] [0] [0xe29c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[80] [0] [0xe2a4] CONV [#2380]
[81] [0] [0xe2a6] NOP 
[81] [0] [0xe2a8] CONF [NPU_RDMA0_SRC0, sa=0x600a8000]
[81] [0] [0xe2b0] CONF [NPU_RDMA0_BLK, line=13]
[81] [0] [0xe2b4] CONF [NPU_NMEM_RDMA1, h=14, w=4]
[81] [0] [0xe2b8] RDMA [bank: 0]
[81]     [0xe2ba] SYNC [bar]
[81] [3] [0xe2bc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[81] [3] [0xe2c0] CONF [NPU_GETW0, sa=0x3549c00]
[81] [3] [0xe2c8] CONF [NPU_GETW1, len=4096]
[81] [3] [0xe2cc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[81] [3] [0xe2d4] GETW
[81] [3] [0xe2d6] NOP 
[81] [0] [0xe2d8] CONF [NPU_NMEM_FM1, h=3584, w=4]
[81] [0] [0xe2e0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[81] [0] [0xe2e4] CONF [NPU_NMEM_PS1, h=3584, w=4]
[81] [0] [0xe2ec] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[81] [0] [0xe2f0] CONF [NPU_FMAP1, ch=256]
[81] [0] [0xe2f4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[81] [0] [0xe2fc] CONF [NPU_STORE, en=1]
[81] [0] [0xe300] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[81] [0] [0xe308] CONV [#2381]
[82] [0] [0xe30a] NOP 
[82] [0] [0xe30c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[82] [0] [0xe310] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[82] [0] [0xe314] CONF [NPU_NMEM_ST1, h=224, w=56]
[82] [0] [0xe31c] CONF [NPU_NEXT1, ch_total=256, format=10]
[82] [0] [0xe320] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[82] [0] [0xe328] CONF [NPU_STORE, en=1]
[82] [0] [0xe32c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[82] [0] [0xe334] CONV [#2382]
[83] [0] [0xe336] NOP 
[83] [0] [0xe338] CONF [NPU_WDMA0_DST0, da=0x60253000]
[83] [0] [0xe340] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[83] [0] [0xe344] WDMA [bank: 0]
[83] [0] [0xe346] NOP 
[83] [0] [0xe348] CONF [NPU_RDMA0_SRC0, sa=0x601c0000]
[83] [0] [0xe350] CONF [NPU_RDMA0_SRC1, pitch=3584]
[83] [0] [0xe354] CONF [NPU_RDMA0_SRC2, len=3584]
[83] [0] [0xe358] CONF [NPU_RDMA0_BLK, line=51]
[83] [0] [0xe35c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[83] [0] [0xe360] CONF [NPU_NMEM_RDMA1, h=52, w=56]
[83] [0] [0xe368] CONF [NPU_NMEM_RDMA2, l=4]
[83] [0] [0xe36c] RDMA [bank: 0]
[83]     [0xe36e] SYNC [bar]
[83] [3] [0xe370] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[83] [3] [0xe374] CONF [NPU_GETW0, sa=0x354ac00]
[83] [3] [0xe37c] CONF [NPU_GETW1, len=139264]
[83] [3] [0xe384] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[83] [3] [0xe38c] GETW
[83] [3] [0xe38e] NOP 
[83] [0] [0xe390] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[83] [0] [0xe394] CONF [NPU_NMEM_FM1, h=208, w=56]
[83] [0] [0xe39c] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[83] [0] [0xe3a0] CONF [NPU_NMEM_PS1, h=16, w=7]
[83] [0] [0xe3a8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[83] [0] [0xe3ac] CONF [NPU_NMEM_ST1, h=3584, w=2]
[83] [0] [0xe3b4] CONF [NPU_FMAP0, row=13, col=56]
[83] [0] [0xe3b8] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[83] [0] [0xe3bc] CONF [NPU_NEXT1, ch_total=512, format=8]
[83] [0] [0xe3c4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[83] [0] [0xe3cc] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[83] [0] [0xe3d4] CONF [NPU_STORE, en=1]
[83] [0] [0xe3d8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[83] [0] [0xe3e0] CONV [#2383]
[84] [0] [0xe3e2] NOP 
[84] [0] [0xe3e4] CONF [NPU_WDMA0_DST0, da=0x60000000]
[84] [0] [0xe3ec] CONF [NPU_WDMA0_DST1, pitch=16384]
[84] [0] [0xe3f0] CONF [NPU_WDMA0_DST2, len=16384]
[84] [0] [0xe3f4] CONF [NPU_WDMA0_BLK, line=6]
[84] [0] [0xe3f8] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[84] [0] [0xe3fc] CONF [NPU_NMEM_WDMA1, h=7, w=2]
[84] [0] [0xe404] CONF [NPU_NMEM_WDMA2, l=512]
[84] [0] [0xe408] WDMA [bank: 0]
[84] [0] [0xe40a] NOP 
[84] [0] [0xe40c] CONF [NPU_RDMA0_SRC0, sa=0x601f1000]
[84] [0] [0xe414] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[84] [0] [0xe418] RDMA [bank: 0]
[84]     [0xe41a] SYNC [bar]
[84] [3] [0xe41c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[84] [3] [0xe420] CONF [NPU_GETW0, sa=0x354ac00]
[84] [3] [0xe428] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[84] [3] [0xe430] GETW
[84] [3] [0xe432] NOP 
[84] [0] [0xe434] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[84] [0] [0xe438] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[84] [0] [0xe43c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[84] [0] [0xe440] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[84] [0] [0xe448] CONF [NPU_STORE, en=1]
[84] [0] [0xe44c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[84] [0] [0xe454] CONV [#2384]
[85] [0] [0xe456] NOP 
[85] [0] [0xe458] CONF [NPU_WDMA0_DST0, da=0x6001c000]
[85] [0] [0xe460] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[85] [0] [0xe464] WDMA [bank: 0]
[85] [0] [0xe466] NOP 
[85] [0] [0xe468] CONF [NPU_RDMA0_SRC0, sa=0x60222000]
[85] [0] [0xe470] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[85] [0] [0xe474] RDMA [bank: 0]
[85]     [0xe476] SYNC [bar]
[85] [3] [0xe478] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[85] [3] [0xe47c] CONF [NPU_GETW0, sa=0x354ac00]
[85] [3] [0xe484] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[85] [3] [0xe48c] GETW
[85] [3] [0xe48e] NOP 
[85] [0] [0xe490] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[85] [0] [0xe494] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[85] [0] [0xe498] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[85] [0] [0xe49c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[85] [0] [0xe4a4] CONF [NPU_STORE, en=1]
[85] [0] [0xe4a8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[85] [0] [0xe4b0] CONV [#2385]
[86] [0] [0xe4b2] NOP 
[86] [0] [0xe4b4] CONF [NPU_WDMA0_DST0, da=0x60038000]
[86] [0] [0xe4bc] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[86] [0] [0xe4c0] WDMA [bank: 0]
[86] [0] [0xe4c2] NOP 
[86] [0] [0xe4c4] CONF [NPU_RDMA0_SRC0, sa=0x60253000]
[86] [0] [0xe4cc] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[86] [0] [0xe4d0] RDMA [bank: 0]
[86]     [0xe4d2] SYNC [bar]
[86] [3] [0xe4d4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[86] [3] [0xe4d8] CONF [NPU_GETW0, sa=0x354ac00]
[86] [3] [0xe4e0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[86] [3] [0xe4e8] GETW
[86] [3] [0xe4ea] NOP 
[86] [0] [0xe4ec] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[86] [0] [0xe4f0] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[86] [0] [0xe4f4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[86] [0] [0xe4f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[86] [0] [0xe500] CONF [NPU_STORE, en=1]
[86] [0] [0xe504] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[86] [0] [0xe50c] CONV [#2386]
[87] [0] [0xe50e] NOP 
[87] [0] [0xe510] CONF [NPU_WDMA0_DST0, da=0x60054000]
[87] [0] [0xe518] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[87] [0] [0xe51c] WDMA [bank: 0]
[87] [0] [0xe51e] NOP 
[87] [0] [0xe520] CONF [NPU_RDMA0_SRC0, sa=0x601c0000]
[87] [0] [0xe528] CONF [NPU_RDMA0_BLK, line=55]
[87] [0] [0xe52c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[87] [0] [0xe530] CONF [NPU_NMEM_RDMA1, h=56, w=56]
[87] [0] [0xe534] RDMA [bank: 0]
[87]     [0xe536] SYNC [bar]
[87] [3] [0xe538] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[87] [3] [0xe53c] CONF [NPU_GETW0, sa=0x356cc00]
[87] [3] [0xe544] CONF [NPU_GETW1, len=34816]
[87] [3] [0xe54c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[87] [3] [0xe554] GETW
[87] [3] [0xe556] NOP 
[87] [0] [0xe558] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[87] [0] [0xe55c] CONF [NPU_NMEM_FM1, h=224, w=56]
[87] [0] [0xe560] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[87] [0] [0xe564] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[87] [0] [0xe568] CONF [NPU_NMEM_ST1, h=224, w=28]
[87] [0] [0xe570] CONF [NPU_FMAP0, row=14, col=56]
[87] [0] [0xe574] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[87] [0] [0xe578] CONF [NPU_NEXT1, ch_total=128, format=9]
[87] [0] [0xe580] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[87] [0] [0xe588] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[87] [0] [0xe590] CONF [NPU_STORE, en=1]
[87] [0] [0xe594] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[87] [0] [0xe59c] CONV [#2387]
[88]     [0xe59e] SYNC [bar]
[88] [3] [0xe5a0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[88] [3] [0xe5a4] CONF [NPU_GETW0, sa=0x3575400]
[88] [3] [0xe5ac] CONF [NPU_GETW1, len=165888]
[88] [3] [0xe5b0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[88] [3] [0xe5b8] GETW
[88] [3] [0xe5ba] NOP 
[88] [0] [0xe5bc] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[88] [0] [0xe5c0] CONF [NPU_NMEM_FM1, h=224, w=28]
[88] [0] [0xe5c4] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=2]
[88] [0] [0xe5cc] CONF [NPU_NMEM_PS1, h=16, w=8]
[88] [0] [0xe5d0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[88] [0] [0xe5d4] CONF [NPU_NMEM_ST1, h=896, w=2]
[88] [0] [0xe5dc] CONF [NPU_FMAP1, ch=128]
[88] [0] [0xe5e0] CONF [NPU_NEXT1, ch_total=128, format=8]
[88] [0] [0xe5e4] CONF [NPU_ZPAD, b=0, r=1, l=1, t=1]
[88] [0] [0xe5e8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[88] [0] [0xe5f0] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[88] [0] [0xe5f8] CONF [NPU_STORE, en=1]
[88] [0] [0xe5fc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[88] [0] [0xe604] CONV [#2388]
[89] [0] [0xe606] NOP 
[89] [0] [0xe608] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[89] [0] [0xe60c] CONF [NPU_NMEM_PS1, h=896, w=2]
[89] [0] [0xe614] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[89] [0] [0xe618] CONF [NPU_NMEM_ST1, h=56, w=28]
[89] [0] [0xe620] CONF [NPU_FMAP0, row=7, col=28]
[89] [0] [0xe628] CONF [NPU_NEXT1, ch_total=128, format=10]
[89] [0] [0xe62c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[89] [0] [0xe630] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[89] [0] [0xe638] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[89] [0] [0xe640] CONF [NPU_STORE, en=1]
[89] [0] [0xe644] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[89] [0] [0xe64c] CONV [#2389]
[90]     [0xe64e] SYNC [bar]
[90] [3] [0xe650] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[90] [3] [0xe654] CONF [NPU_GETW0, sa=0x359dc00]
[90] [3] [0xe65c] CONF [NPU_GETW1, len=73728]
[90] [3] [0xe664] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[90] [3] [0xe66c] GETW
[90] [3] [0xe66e] NOP 
[90] [0] [0xe670] CONF [NPU_NMEM_FM1, h=56, w=28]
[90] [0] [0xe674] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[90] [0] [0xe678] CONF [NPU_NMEM_PS1, h=8, w=4]
[90] [0] [0xe680] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[90] [0] [0xe684] CONF [NPU_NMEM_ST1, h=3584, w=2]
[90] [0] [0xe68c] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[90] [0] [0xe690] CONF [NPU_NEXT1, ch_total=512, format=8]
[90] [0] [0xe698] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[90] [0] [0xe6a0] CONF [NPU_STORE, en=1]
[90] [0] [0xe6a4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[90] [0] [0xe6ac] CONV [#2390]
[91] [0] [0xe6ae] NOP 
[91] [0] [0xe6b0] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[91] [0] [0xe6b8] CONF [NPU_RDMA0_SRC1, pitch=16384]
[91] [0] [0xe6bc] CONF [NPU_RDMA0_SRC2, len=16384]
[91] [0] [0xe6c0] CONF [NPU_RDMA0_BLK, line=6]
[91] [0] [0xe6c4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[91] [0] [0xe6c8] CONF [NPU_NMEM_RDMA1, h=7, w=2]
[91] [0] [0xe6d0] CONF [NPU_NMEM_RDMA2, l=512]
[91] [0] [0xe6d4] RDMA [bank: 0]
[91]     [0xe6d6] SYNC [bar]
[91] [3] [0xe6d8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[91] [3] [0xe6dc] CONF [NPU_GETW0, sa=0x35afc00]
[91] [3] [0xe6e4] CONF [NPU_GETW1, len=8192]
[91] [3] [0xe6e8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[91] [3] [0xe6f0] GETW
[91] [3] [0xe6f2] NOP 
[91] [0] [0xe6f4] CONF [NPU_NMEM_FM1, h=3584, w=2]
[91] [0] [0xe6fc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[91] [0] [0xe700] CONF [NPU_NMEM_PS1, h=3584, w=2]
[91] [0] [0xe708] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[91] [0] [0xe70c] CONF [NPU_FMAP1, ch=512]
[91] [0] [0xe710] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[91] [0] [0xe718] CONF [NPU_STORE, en=1]
[91] [0] [0xe71c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[91] [0] [0xe724] CONV [#2391]
[92] [0] [0xe726] NOP 
[92] [0] [0xe728] CONF [NPU_WDMA0_DST0, da=0x60070000]
[92] [0] [0xe730] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[92] [0] [0xe734] WDMA [bank: 0]
[92] [0] [0xe736] NOP 
[92] [0] [0xe738] CONF [NPU_RDMA0_SRC0, sa=0x601ed800]
[92] [0] [0xe740] CONF [NPU_RDMA0_SRC1, pitch=3584]
[92] [0] [0xe744] CONF [NPU_RDMA0_SRC2, len=3584]
[92] [0] [0xe748] CONF [NPU_RDMA0_BLK, line=59]
[92] [0] [0xe74c] CONF [NPU_NMEM_RDMA1, h=60, w=56]
[92] [0] [0xe754] CONF [NPU_NMEM_RDMA2, l=4]
[92] [0] [0xe758] RDMA [bank: 0]
[92]     [0xe75a] SYNC [bar]
[92] [3] [0xe75c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[92] [3] [0xe760] CONF [NPU_GETW0, sa=0x356cc00]
[92] [3] [0xe768] CONF [NPU_GETW1, len=34816]
[92] [3] [0xe76c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[92] [3] [0xe774] GETW
[92] [3] [0xe776] NOP 
[92] [0] [0xe778] CONF [NPU_NMEM_FM1, h=240, w=56]
[92] [0] [0xe780] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[92] [0] [0xe784] CONF [NPU_NMEM_PS1, h=16, w=7]
[92] [0] [0xe78c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[92] [0] [0xe790] CONF [NPU_NMEM_ST1, h=240, w=28]
[92] [0] [0xe798] CONF [NPU_FMAP0, row=15, col=56]
[92] [0] [0xe7a0] CONF [NPU_FMAP1, ch=256]
[92] [0] [0xe7a4] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[92] [0] [0xe7a8] CONF [NPU_NEXT1, ch_total=128, format=9]
[92] [0] [0xe7b0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[92] [0] [0xe7b8] CONF [NPU_STORE, en=1]
[92] [0] [0xe7bc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[92] [0] [0xe7c4] CONV [#2392]
[93]     [0xe7c6] SYNC [bar]
[93] [3] [0xe7c8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[93] [3] [0xe7cc] CONF [NPU_GETW0, sa=0x3575400]
[93] [3] [0xe7d4] CONF [NPU_GETW1, len=165888]
[93] [3] [0xe7d8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[93] [3] [0xe7e0] GETW
[93] [3] [0xe7e2] NOP 
[93] [0] [0xe7e4] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[93] [0] [0xe7e8] CONF [NPU_NMEM_FM1, h=240, w=28]
[93] [0] [0xe7ec] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[93] [0] [0xe7f4] CONF [NPU_NMEM_PS1, h=16, w=8]
[93] [0] [0xe7f8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[93] [0] [0xe7fc] CONF [NPU_NMEM_ST1, h=896, w=2]
[93] [0] [0xe804] CONF [NPU_FMAP1, ch=128]
[93] [0] [0xe808] CONF [NPU_NEXT1, ch_total=128, format=8]
[93] [0] [0xe80c] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[93] [0] [0xe810] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[93] [0] [0xe818] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[93] [0] [0xe820] CONF [NPU_STORE, en=1]
[93] [0] [0xe824] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[93] [0] [0xe82c] CONV [#2393]
[94] [0] [0xe82e] NOP 
[94] [0] [0xe830] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[94] [0] [0xe834] CONF [NPU_NMEM_PS1, h=896, w=2]
[94] [0] [0xe83c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[94] [0] [0xe840] CONF [NPU_NMEM_ST1, h=56, w=28]
[94] [0] [0xe848] CONF [NPU_FMAP0, row=7, col=28]
[94] [0] [0xe850] CONF [NPU_NEXT1, ch_total=128, format=10]
[94] [0] [0xe854] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[94] [0] [0xe858] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[94] [0] [0xe860] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[94] [0] [0xe868] CONF [NPU_STORE, en=1]
[94] [0] [0xe86c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[94] [0] [0xe874] CONV [#2394]
[95]     [0xe876] SYNC [bar]
[95] [3] [0xe878] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[95] [3] [0xe87c] CONF [NPU_GETW0, sa=0x359dc00]
[95] [3] [0xe884] CONF [NPU_GETW1, len=73728]
[95] [3] [0xe88c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[95] [3] [0xe894] GETW
[95] [3] [0xe896] NOP 
[95] [0] [0xe898] CONF [NPU_NMEM_FM1, h=56, w=28]
[95] [0] [0xe89c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[95] [0] [0xe8a0] CONF [NPU_NMEM_PS1, h=8, w=4]
[95] [0] [0xe8a8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[95] [0] [0xe8ac] CONF [NPU_NMEM_ST1, h=3584, w=2]
[95] [0] [0xe8b4] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[95] [0] [0xe8b8] CONF [NPU_NEXT1, ch_total=512, format=8]
[95] [0] [0xe8c0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[95] [0] [0xe8c8] CONF [NPU_STORE, en=1]
[95] [0] [0xe8cc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[95] [0] [0xe8d4] CONV [#2395]
[96] [0] [0xe8d6] NOP 
[96] [0] [0xe8d8] CONF [NPU_RDMA0_SRC0, sa=0x6001c000]
[96] [0] [0xe8e0] CONF [NPU_RDMA0_SRC1, pitch=16384]
[96] [0] [0xe8e4] CONF [NPU_RDMA0_SRC2, len=16384]
[96] [0] [0xe8e8] CONF [NPU_RDMA0_BLK, line=6]
[96] [0] [0xe8ec] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[96] [0] [0xe8f0] CONF [NPU_NMEM_RDMA1, h=7, w=2]
[96] [0] [0xe8f8] CONF [NPU_NMEM_RDMA2, l=512]
[96] [0] [0xe8fc] RDMA [bank: 0]
[96]     [0xe8fe] SYNC [bar]
[96] [3] [0xe900] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[96] [3] [0xe904] CONF [NPU_GETW0, sa=0x35afc00]
[96] [3] [0xe90c] CONF [NPU_GETW1, len=8192]
[96] [3] [0xe910] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[96] [3] [0xe918] GETW
[96] [3] [0xe91a] NOP 
[96] [0] [0xe91c] CONF [NPU_NMEM_FM1, h=3584, w=2]
[96] [0] [0xe924] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[96] [0] [0xe928] CONF [NPU_NMEM_PS1, h=3584, w=2]
[96] [0] [0xe930] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[96] [0] [0xe934] CONF [NPU_FMAP1, ch=512]
[96] [0] [0xe938] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[96] [0] [0xe940] CONF [NPU_STORE, en=1]
[96] [0] [0xe944] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[96] [0] [0xe94c] CONV [#2396]
[97] [0] [0xe94e] NOP 
[97] [0] [0xe950] CONF [NPU_WDMA0_DST0, da=0x6008c000]
[97] [0] [0xe958] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[97] [0] [0xe95c] WDMA [bank: 0]
[97] [0] [0xe95e] NOP 
[97] [0] [0xe960] CONF [NPU_RDMA0_SRC0, sa=0x6021e800]
[97] [0] [0xe968] CONF [NPU_RDMA0_SRC1, pitch=3584]
[97] [0] [0xe96c] CONF [NPU_RDMA0_SRC2, len=3584]
[97] [0] [0xe970] CONF [NPU_RDMA0_BLK, line=59]
[97] [0] [0xe974] CONF [NPU_NMEM_RDMA1, h=60, w=56]
[97] [0] [0xe97c] CONF [NPU_NMEM_RDMA2, l=4]
[97] [0] [0xe980] RDMA [bank: 0]
[97]     [0xe982] SYNC [bar]
[97] [3] [0xe984] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[97] [3] [0xe988] CONF [NPU_GETW0, sa=0x356cc00]
[97] [3] [0xe990] CONF [NPU_GETW1, len=34816]
[97] [3] [0xe994] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[97] [3] [0xe99c] GETW
[97] [3] [0xe99e] NOP 
[97] [0] [0xe9a0] CONF [NPU_NMEM_FM1, h=240, w=56]
[97] [0] [0xe9a8] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=1]
[97] [0] [0xe9ac] CONF [NPU_NMEM_PS1, h=16, w=7]
[97] [0] [0xe9b4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[97] [0] [0xe9b8] CONF [NPU_NMEM_ST1, h=240, w=28]
[97] [0] [0xe9c0] CONF [NPU_FMAP0, row=15, col=56]
[97] [0] [0xe9c8] CONF [NPU_FMAP1, ch=256]
[97] [0] [0xe9cc] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[97] [0] [0xe9d0] CONF [NPU_NEXT1, ch_total=128, format=9]
[97] [0] [0xe9d8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[97] [0] [0xe9e0] CONF [NPU_STORE, en=1]
[97] [0] [0xe9e4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[97] [0] [0xe9ec] CONV [#2397]
[98]     [0xe9ee] SYNC [bar]
[98] [3] [0xe9f0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[98] [3] [0xe9f4] CONF [NPU_GETW0, sa=0x3575400]
[98] [3] [0xe9fc] CONF [NPU_GETW1, len=165888]
[98] [3] [0xea00] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[98] [3] [0xea08] GETW
[98] [3] [0xea0a] NOP 
[98] [0] [0xea0c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[98] [0] [0xea10] CONF [NPU_NMEM_FM1, h=240, w=28]
[98] [0] [0xea14] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=2]
[98] [0] [0xea1c] CONF [NPU_NMEM_PS1, h=16, w=8]
[98] [0] [0xea20] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[98] [0] [0xea24] CONF [NPU_NMEM_ST1, h=896, w=2]
[98] [0] [0xea2c] CONF [NPU_FMAP1, ch=128]
[98] [0] [0xea30] CONF [NPU_NEXT1, ch_total=128, format=8]
[98] [0] [0xea34] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[98] [0] [0xea38] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[98] [0] [0xea40] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[98] [0] [0xea48] CONF [NPU_STORE, en=1]
[98] [0] [0xea4c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[98] [0] [0xea54] CONV [#2398]
[99] [0] [0xea56] NOP 
[99] [0] [0xea58] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[99] [0] [0xea5c] CONF [NPU_NMEM_PS1, h=896, w=2]
[99] [0] [0xea64] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[99] [0] [0xea68] CONF [NPU_NMEM_ST1, h=56, w=28]
[99] [0] [0xea70] CONF [NPU_FMAP0, row=7, col=28]
[99] [0] [0xea78] CONF [NPU_NEXT1, ch_total=128, format=10]
[99] [0] [0xea7c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[99] [0] [0xea80] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[99] [0] [0xea88] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[99] [0] [0xea90] CONF [NPU_STORE, en=1]
[99] [0] [0xea94] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[99] [0] [0xea9c] CONV [#2399]
[100]     [0xea9e] SYNC [bar]
[100] [3] [0xeaa0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[100] [3] [0xeaa4] CONF [NPU_GETW0, sa=0x359dc00]
[100] [3] [0xeaac] CONF [NPU_GETW1, len=73728]
[100] [3] [0xeab4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[100] [3] [0xeabc] GETW
[100] [3] [0xeabe] NOP 
[100] [0] [0xeac0] CONF [NPU_NMEM_FM1, h=56, w=28]
[100] [0] [0xeac4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[100] [0] [0xeac8] CONF [NPU_NMEM_PS1, h=8, w=4]
[100] [0] [0xead0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[100] [0] [0xead4] CONF [NPU_NMEM_ST1, h=3584, w=2]
[100] [0] [0xeadc] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[100] [0] [0xeae0] CONF [NPU_NEXT1, ch_total=512, format=8]
[100] [0] [0xeae8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[100] [0] [0xeaf0] CONF [NPU_STORE, en=1]
[100] [0] [0xeaf4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[100] [0] [0xeafc] CONV [#2400]
[101] [0] [0xeafe] NOP 
[101] [0] [0xeb00] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[101] [0] [0xeb08] CONF [NPU_RDMA0_SRC1, pitch=16384]
[101] [0] [0xeb0c] CONF [NPU_RDMA0_SRC2, len=16384]
[101] [0] [0xeb10] CONF [NPU_RDMA0_BLK, line=6]
[101] [0] [0xeb14] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[101] [0] [0xeb18] CONF [NPU_NMEM_RDMA1, h=7, w=2]
[101] [0] [0xeb20] CONF [NPU_NMEM_RDMA2, l=512]
[101] [0] [0xeb24] RDMA [bank: 0]
[101]     [0xeb26] SYNC [bar]
[101] [3] [0xeb28] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[101] [3] [0xeb2c] CONF [NPU_GETW0, sa=0x35afc00]
[101] [3] [0xeb34] CONF [NPU_GETW1, len=8192]
[101] [3] [0xeb38] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[101] [3] [0xeb40] GETW
[101] [3] [0xeb42] NOP 
[101] [0] [0xeb44] CONF [NPU_NMEM_FM1, h=3584, w=2]
[101] [0] [0xeb4c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[101] [0] [0xeb50] CONF [NPU_NMEM_PS1, h=3584, w=2]
[101] [0] [0xeb58] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[101] [0] [0xeb5c] CONF [NPU_FMAP1, ch=512]
[101] [0] [0xeb60] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[101] [0] [0xeb68] CONF [NPU_STORE, en=1]
[101] [0] [0xeb6c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[101] [0] [0xeb74] CONV [#2401]
[102] [0] [0xeb76] NOP 
[102] [0] [0xeb78] CONF [NPU_WDMA0_DST0, da=0x600a8000]
[102] [0] [0xeb80] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[102] [0] [0xeb84] WDMA [bank: 0]
[102] [0] [0xeb86] NOP 
[102] [0] [0xeb88] CONF [NPU_RDMA0_SRC0, sa=0x6024f800]
[102] [0] [0xeb90] CONF [NPU_RDMA0_SRC1, pitch=3584]
[102] [0] [0xeb94] CONF [NPU_RDMA0_SRC2, len=3584]
[102] [0] [0xeb98] CONF [NPU_RDMA0_BLK, line=59]
[102] [0] [0xeb9c] CONF [NPU_NMEM_RDMA1, h=60, w=56]
[102] [0] [0xeba4] CONF [NPU_NMEM_RDMA2, l=4]
[102] [0] [0xeba8] RDMA [bank: 0]
[102]     [0xebaa] SYNC [bar]
[102] [3] [0xebac] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[102] [3] [0xebb0] CONF [NPU_GETW0, sa=0x356cc00]
[102] [3] [0xebb8] CONF [NPU_GETW1, len=34816]
[102] [3] [0xebbc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[102] [3] [0xebc4] GETW
[102] [3] [0xebc6] NOP 
[102] [0] [0xebc8] CONF [NPU_NMEM_FM1, h=240, w=56]
[102] [0] [0xebd0] CONF [NPU_NMEM_PS0, offset_x=505, offset_y=0, config=2]
[102] [0] [0xebd4] CONF [NPU_NMEM_PS1, h=16, w=7]
[102] [0] [0xebdc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[102] [0] [0xebe0] CONF [NPU_NMEM_ST1, h=240, w=28]
[102] [0] [0xebe8] CONF [NPU_FMAP0, row=15, col=56]
[102] [0] [0xebf0] CONF [NPU_FMAP1, ch=256]
[102] [0] [0xebf4] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[102] [0] [0xebf8] CONF [NPU_NEXT1, ch_total=128, format=9]
[102] [0] [0xec00] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[102] [0] [0xec08] CONF [NPU_STORE, en=1]
[102] [0] [0xec0c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[102] [0] [0xec14] CONV [#2402]
[103]     [0xec16] SYNC [bar]
[103] [3] [0xec18] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[103] [3] [0xec1c] CONF [NPU_GETW0, sa=0x3575400]
[103] [3] [0xec24] CONF [NPU_GETW1, len=165888]
[103] [3] [0xec28] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[103] [3] [0xec30] GETW
[103] [3] [0xec32] NOP 
[103] [0] [0xec34] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[103] [0] [0xec38] CONF [NPU_NMEM_FM1, h=240, w=28]
[103] [0] [0xec3c] CONF [NPU_NMEM_PS0, offset_x=504, offset_y=0, config=1]
[103] [0] [0xec44] CONF [NPU_NMEM_PS1, h=16, w=8]
[103] [0] [0xec48] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[103] [0] [0xec4c] CONF [NPU_NMEM_ST1, h=896, w=2]
[103] [0] [0xec54] CONF [NPU_FMAP1, ch=128]
[103] [0] [0xec58] CONF [NPU_NEXT1, ch_total=128, format=8]
[103] [0] [0xec5c] CONF [NPU_ZPAD, b=0, r=1, l=1, t=0]
[103] [0] [0xec60] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[103] [0] [0xec68] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[103] [0] [0xec70] CONF [NPU_STORE, en=1]
[103] [0] [0xec74] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[103] [0] [0xec7c] CONV [#2403]
[104] [0] [0xec7e] NOP 
[104] [0] [0xec80] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[104] [0] [0xec84] CONF [NPU_NMEM_PS1, h=896, w=2]
[104] [0] [0xec8c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[104] [0] [0xec90] CONF [NPU_NMEM_ST1, h=56, w=28]
[104] [0] [0xec98] CONF [NPU_FMAP0, row=7, col=28]
[104] [0] [0xeca0] CONF [NPU_NEXT1, ch_total=128, format=10]
[104] [0] [0xeca4] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[104] [0] [0xeca8] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[104] [0] [0xecb0] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[104] [0] [0xecb8] CONF [NPU_STORE, en=1]
[104] [0] [0xecbc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[104] [0] [0xecc4] CONV [#2404]
[105]     [0xecc6] SYNC [bar]
[105] [3] [0xecc8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[105] [3] [0xeccc] CONF [NPU_GETW0, sa=0x359dc00]
[105] [3] [0xecd4] CONF [NPU_GETW1, len=73728]
[105] [3] [0xecdc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[105] [3] [0xece4] GETW
[105] [3] [0xece6] NOP 
[105] [0] [0xece8] CONF [NPU_NMEM_FM1, h=56, w=28]
[105] [0] [0xecec] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[105] [0] [0xecf0] CONF [NPU_NMEM_PS1, h=8, w=4]
[105] [0] [0xecf8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[105] [0] [0xecfc] CONF [NPU_NMEM_ST1, h=3584, w=2]
[105] [0] [0xed04] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[105] [0] [0xed08] CONF [NPU_NEXT1, ch_total=512, format=8]
[105] [0] [0xed10] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[105] [0] [0xed18] CONF [NPU_STORE, en=1]
[105] [0] [0xed1c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[105] [0] [0xed24] CONV [#2405]
[106] [0] [0xed26] NOP 
[106] [0] [0xed28] CONF [NPU_RDMA0_SRC0, sa=0x60054000]
[106] [0] [0xed30] CONF [NPU_RDMA0_SRC1, pitch=16384]
[106] [0] [0xed34] CONF [NPU_RDMA0_SRC2, len=16384]
[106] [0] [0xed38] CONF [NPU_RDMA0_BLK, line=6]
[106] [0] [0xed3c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[106] [0] [0xed40] CONF [NPU_NMEM_RDMA1, h=7, w=2]
[106] [0] [0xed48] CONF [NPU_NMEM_RDMA2, l=512]
[106] [0] [0xed4c] RDMA [bank: 0]
[106]     [0xed4e] SYNC [bar]
[106] [3] [0xed50] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[106] [3] [0xed54] CONF [NPU_GETW0, sa=0x35afc00]
[106] [3] [0xed5c] CONF [NPU_GETW1, len=8192]
[106] [3] [0xed60] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[106] [3] [0xed68] GETW
[106] [3] [0xed6a] NOP 
[106] [0] [0xed6c] CONF [NPU_NMEM_FM1, h=3584, w=2]
[106] [0] [0xed74] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[106] [0] [0xed78] CONF [NPU_NMEM_PS1, h=3584, w=2]
[106] [0] [0xed80] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[106] [0] [0xed84] CONF [NPU_FMAP1, ch=512]
[106] [0] [0xed88] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[106] [0] [0xed90] CONF [NPU_STORE, en=1]
[106] [0] [0xed94] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[106] [0] [0xed9c] CONV [#2406]
[107] [0] [0xed9e] NOP 
[107] [0] [0xeda0] CONF [NPU_WDMA0_DST0, da=0x600c4000]
[107] [0] [0xeda8] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[107] [0] [0xedac] WDMA [bank: 0]
[107] [0] [0xedae] NOP 
[107] [0] [0xedb0] CONF [NPU_RDMA0_SRC0, sa=0x60070000]
[107] [0] [0xedb8] CONF [NPU_RDMA0_BLK, line=13]
[107] [0] [0xedbc] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[107] [0] [0xedc0] RDMA [bank: 0]
[107]     [0xedc2] SYNC [bar]
[107] [3] [0xedc4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[107] [3] [0xedc8] CONF [NPU_GETW0, sa=0x35b1c00]
[107] [3] [0xedd0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[107] [3] [0xedd8] GETW
[107] [3] [0xedda] NOP 
[107] [0] [0xeddc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[107] [0] [0xede0] CONF [NPU_NMEM_PS1, h=7168, w=2]
[107] [0] [0xede4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[107] [0] [0xede8] CONF [NPU_NMEM_ST1, h=7168, w=2]
[107] [0] [0xedec] CONF [NPU_FMAP0, row=14, col=28]
[107] [0] [0xedf0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[107] [0] [0xedf8] CONF [NPU_STORE, en=1]
[107] [0] [0xedfc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[107] [0] [0xee04] CONV [#2407]
[108] [0] [0xee06] NOP 
[108] [0] [0xee08] CONF [NPU_WDMA0_DST0, da=0x60000000]
[108] [0] [0xee10] CONF [NPU_WDMA0_BLK, line=13]
[108] [0] [0xee14] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[108] [0] [0xee18] CONF [NPU_NMEM_WDMA1, h=14, w=2]
[108] [0] [0xee1c] WDMA [bank: 0]
[108] [0] [0xee1e] NOP 
[108] [0] [0xee20] CONF [NPU_RDMA0_SRC0, sa=0x600a8000]
[108] [0] [0xee28] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[108] [0] [0xee2c] RDMA [bank: 0]
[108]     [0xee2e] SYNC [bar]
[108] [3] [0xee30] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[108] [3] [0xee34] CONF [NPU_GETW0, sa=0x35b1c00]
[108] [3] [0xee3c] CONF [NPU_GETW2, back=8192]
[108] [3] [0xee40] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[108] [3] [0xee48] GETW [refetch]
[108] [3] [0xee4a] NOP 
[108] [0] [0xee4c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[108] [0] [0xee50] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[108] [0] [0xee54] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[108] [0] [0xee5c] CONF [NPU_STORE, en=1]
[108] [0] [0xee60] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[108] [0] [0xee68] CONV [#2408]
[109] [0] [0xee6a] NOP 
[109] [0] [0xee6c] CONF [NPU_WDMA0_DST0, da=0x60038000]
[109] [0] [0xee74] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[109] [0] [0xee78] WDMA [bank: 0]
[109] [0] [0xee7a] NOP 
[109] [0] [0xee7c] CONF [NPU_RDMA0_SRC0, sa=0x60070000]
[109] [0] [0xee84] CONF [NPU_RDMA0_BLK, line=14]
[109] [0] [0xee88] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[109] [0] [0xee8c] CONF [NPU_NMEM_RDMA1, h=15, w=2]
[109] [0] [0xee90] RDMA [bank: 0]
[109] [0] [0xee92] NOP 
[109] [0] [0xee94] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[109] [0] [0xee98] CONF [NPU_NMEM_PS1, h=7680, w=2]
[109] [0] [0xee9c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[109] [0] [0xeea0] CONF [NPU_NMEM_ST1, h=480, w=28]
[109] [0] [0xeea8] CONF [NPU_FMAP0, row=15, col=28]
[109] [0] [0xeeac] CONF [NPU_NEXT1, ch_total=512, format=10]
[109] [0] [0xeeb0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[109] [0] [0xeeb8] CONF [NPU_STORE, en=1]
[109] [0] [0xeebc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[109] [0] [0xeec4] CONV [#2409]
[110]     [0xeec6] SYNC [bar]
[110] [3] [0xeec8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[110] [3] [0xeecc] CONF [NPU_GETW0, sa=0x35b3c00]
[110] [3] [0xeed4] CONF [NPU_GETW1, len=67584]
[110] [3] [0xeedc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[110] [3] [0xeee4] GETW
[110] [3] [0xeee6] NOP 
[110] [0] [0xeee8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[110] [0] [0xeeec] CONF [NPU_NMEM_FM1, h=480, w=28]
[110] [0] [0xeef4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[110] [0] [0xeef8] CONF [NPU_NMEM_PS1, h=16, w=4]
[110] [0] [0xef00] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[110] [0] [0xef04] CONF [NPU_NMEM_ST1, h=240, w=14]
[110] [0] [0xef0c] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[110] [0] [0xef10] CONF [NPU_NEXT1, ch_total=128, format=9]
[110] [0] [0xef18] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[110] [0] [0xef20] CONF [NPU_STORE, en=1]
[110] [0] [0xef24] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[110] [0] [0xef2c] CONV [#2410]
[111]     [0xef2e] SYNC [bar]
[111] [3] [0xef30] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[111] [3] [0xef34] CONF [NPU_GETW0, sa=0x35c4400]
[111] [3] [0xef3c] CONF [NPU_GETW1, len=165888]
[111] [3] [0xef44] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[111] [3] [0xef4c] GETW
[111] [3] [0xef4e] NOP 
[111] [0] [0xef50] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[111] [0] [0xef54] CONF [NPU_NMEM_FM1, h=240, w=14]
[111] [0] [0xef5c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[111] [0] [0xef60] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[111] [0] [0xef64] CONF [NPU_NMEM_ST1, h=1792, w=2]
[111] [0] [0xef6c] CONF [NPU_FMAP1, ch=128]
[111] [0] [0xef70] CONF [NPU_NEXT1, ch_total=128, format=8]
[111] [0] [0xef74] CONF [NPU_ZPAD, b=0, r=1, l=1, t=1]
[111] [0] [0xef78] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[111] [0] [0xef80] CONF [NPU_STORE, en=1]
[111] [0] [0xef84] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[111] [0] [0xef8c] CONV [#2411]
[112] [0] [0xef8e] NOP 
[112] [0] [0xef90] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[112] [0] [0xef94] CONF [NPU_NMEM_PS1, h=1792, w=2]
[112] [0] [0xef9c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[112] [0] [0xefa0] CONF [NPU_NMEM_ST1, h=112, w=28]
[112] [0] [0xefa8] CONF [NPU_FMAP0, row=14, col=28]
[112] [0] [0xefac] CONF [NPU_NEXT1, ch_total=128, format=10]
[112] [0] [0xefb0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[112] [0] [0xefb4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[112] [0] [0xefbc] CONF [NPU_STORE, en=1]
[112] [0] [0xefc0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[112] [0] [0xefc8] CONV [#2412]
[113]     [0xefca] SYNC [bar]
[113] [3] [0xefcc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[113] [3] [0xefd0] CONF [NPU_GETW0, sa=0x35ecc00]
[113] [3] [0xefd8] CONF [NPU_GETW1, len=73728]
[113] [3] [0xefe0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[113] [3] [0xefe8] GETW
[113] [3] [0xefea] NOP 
[113] [0] [0xefec] CONF [NPU_NMEM_FM1, h=112, w=28]
[113] [0] [0xeff4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[113] [0] [0xeff8] CONF [NPU_NMEM_PS1, h=16, w=4]
[113] [0] [0xf000] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[113] [0] [0xf004] CONF [NPU_NMEM_ST1, h=7168, w=2]
[113] [0] [0xf00c] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[113] [0] [0xf010] CONF [NPU_NEXT1, ch_total=512, format=8]
[113] [0] [0xf018] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[113] [0] [0xf020] CONF [NPU_STORE, en=1]
[113] [0] [0xf024] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[113] [0] [0xf02c] CONV [#2413]
[114] [0] [0xf02e] NOP 
[114] [0] [0xf030] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[114] [0] [0xf038] CONF [NPU_RDMA0_BLK, line=13]
[114] [0] [0xf03c] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[114] [0] [0xf040] RDMA [bank: 0]
[114]     [0xf042] SYNC [bar]
[114] [3] [0xf044] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[114] [3] [0xf048] CONF [NPU_GETW0, sa=0x35fec00]
[114] [3] [0xf050] CONF [NPU_GETW1, len=8192]
[114] [3] [0xf054] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[114] [3] [0xf05c] GETW
[114] [3] [0xf05e] NOP 
[114] [0] [0xf060] CONF [NPU_NMEM_FM1, h=7168, w=2]
[114] [0] [0xf068] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[114] [0] [0xf06c] CONF [NPU_NMEM_PS1, h=7168, w=2]
[114] [0] [0xf074] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[114] [0] [0xf078] CONF [NPU_FMAP1, ch=512]
[114] [0] [0xf07c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[114] [0] [0xf084] CONF [NPU_STORE, en=1]
[114] [0] [0xf088] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[114] [0] [0xf090] CONV [#2414]
[115] [0] [0xf092] NOP 
[115] [0] [0xf094] CONF [NPU_WDMA0_DST0, da=0x600e0000]
[115] [0] [0xf09c] WDMA [bank: 0]
[115] [0] [0xf09e] NOP 
[115] [0] [0xf0a0] CONF [NPU_RDMA0_SRC0, sa=0x600a4000]
[115] [0] [0xf0a8] CONF [NPU_RDMA0_BLK, line=14]
[115] [0] [0xf0ac] CONF [NPU_NMEM_RDMA1, h=15, w=2]
[115] [0] [0xf0b0] RDMA [bank: 0]
[115] [0] [0xf0b2] NOP 
[115] [0] [0xf0b4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[115] [0] [0xf0b8] CONF [NPU_NMEM_PS1, h=7680, w=2]
[115] [0] [0xf0bc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[115] [0] [0xf0c0] CONF [NPU_NMEM_ST1, h=480, w=28]
[115] [0] [0xf0c8] CONF [NPU_FMAP0, row=15, col=28]
[115] [0] [0xf0cc] CONF [NPU_NEXT1, ch_total=512, format=10]
[115] [0] [0xf0d0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[115] [0] [0xf0d8] CONF [NPU_STORE, en=1]
[115] [0] [0xf0dc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[115] [0] [0xf0e4] CONV [#2415]
[116]     [0xf0e6] SYNC [bar]
[116] [3] [0xf0e8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[116] [3] [0xf0ec] CONF [NPU_GETW0, sa=0x35b3c00]
[116] [3] [0xf0f4] CONF [NPU_GETW1, len=67584]
[116] [3] [0xf0fc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[116] [3] [0xf104] GETW
[116] [3] [0xf106] NOP 
[116] [0] [0xf108] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[116] [0] [0xf10c] CONF [NPU_NMEM_FM1, h=480, w=28]
[116] [0] [0xf114] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[116] [0] [0xf118] CONF [NPU_NMEM_PS1, h=16, w=4]
[116] [0] [0xf120] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[116] [0] [0xf124] CONF [NPU_NMEM_ST1, h=240, w=14]
[116] [0] [0xf12c] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[116] [0] [0xf130] CONF [NPU_NEXT1, ch_total=128, format=9]
[116] [0] [0xf138] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[116] [0] [0xf140] CONF [NPU_STORE, en=1]
[116] [0] [0xf144] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[116] [0] [0xf14c] CONV [#2416]
[117]     [0xf14e] SYNC [bar]
[117] [3] [0xf150] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[117] [3] [0xf154] CONF [NPU_GETW0, sa=0x35c4400]
[117] [3] [0xf15c] CONF [NPU_GETW1, len=165888]
[117] [3] [0xf164] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[117] [3] [0xf16c] GETW
[117] [3] [0xf16e] NOP 
[117] [0] [0xf170] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[117] [0] [0xf174] CONF [NPU_NMEM_FM1, h=240, w=14]
[117] [0] [0xf17c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[117] [0] [0xf180] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[117] [0] [0xf184] CONF [NPU_NMEM_ST1, h=1792, w=2]
[117] [0] [0xf18c] CONF [NPU_FMAP1, ch=128]
[117] [0] [0xf190] CONF [NPU_NEXT1, ch_total=128, format=8]
[117] [0] [0xf194] CONF [NPU_ZPAD, b=1, r=1, l=1, t=0]
[117] [0] [0xf198] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[117] [0] [0xf1a0] CONF [NPU_STORE, en=1]
[117] [0] [0xf1a4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[117] [0] [0xf1ac] CONV [#2417]
[118] [0] [0xf1ae] NOP 
[118] [0] [0xf1b0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[118] [0] [0xf1b4] CONF [NPU_NMEM_PS1, h=1792, w=2]
[118] [0] [0xf1bc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[118] [0] [0xf1c0] CONF [NPU_NMEM_ST1, h=112, w=28]
[118] [0] [0xf1c8] CONF [NPU_FMAP0, row=14, col=28]
[118] [0] [0xf1cc] CONF [NPU_NEXT1, ch_total=128, format=10]
[118] [0] [0xf1d0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[118] [0] [0xf1d4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[118] [0] [0xf1dc] CONF [NPU_STORE, en=1]
[118] [0] [0xf1e0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[118] [0] [0xf1e8] CONV [#2418]
[119]     [0xf1ea] SYNC [bar]
[119] [3] [0xf1ec] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[119] [3] [0xf1f0] CONF [NPU_GETW0, sa=0x35ecc00]
[119] [3] [0xf1f8] CONF [NPU_GETW1, len=73728]
[119] [3] [0xf200] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[119] [3] [0xf208] GETW
[119] [3] [0xf20a] NOP 
[119] [0] [0xf20c] CONF [NPU_NMEM_FM1, h=112, w=28]
[119] [0] [0xf214] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[119] [0] [0xf218] CONF [NPU_NMEM_PS1, h=16, w=4]
[119] [0] [0xf220] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[119] [0] [0xf224] CONF [NPU_NMEM_ST1, h=7168, w=2]
[119] [0] [0xf22c] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[119] [0] [0xf230] CONF [NPU_NEXT1, ch_total=512, format=8]
[119] [0] [0xf238] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[119] [0] [0xf240] CONF [NPU_STORE, en=1]
[119] [0] [0xf244] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[119] [0] [0xf24c] CONV [#2419]
[120] [0] [0xf24e] NOP 
[120] [0] [0xf250] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[120] [0] [0xf258] CONF [NPU_RDMA0_BLK, line=13]
[120] [0] [0xf25c] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[120] [0] [0xf260] RDMA [bank: 0]
[120]     [0xf262] SYNC [bar]
[120] [3] [0xf264] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[120] [3] [0xf268] CONF [NPU_GETW0, sa=0x35fec00]
[120] [3] [0xf270] CONF [NPU_GETW1, len=8192]
[120] [3] [0xf274] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[120] [3] [0xf27c] GETW
[120] [3] [0xf27e] NOP 
[120] [0] [0xf280] CONF [NPU_NMEM_FM1, h=7168, w=2]
[120] [0] [0xf288] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[120] [0] [0xf28c] CONF [NPU_NMEM_PS1, h=7168, w=2]
[120] [0] [0xf294] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[120] [0] [0xf298] CONF [NPU_FMAP1, ch=512]
[120] [0] [0xf29c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[120] [0] [0xf2a4] CONF [NPU_STORE, en=1]
[120] [0] [0xf2a8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[120] [0] [0xf2b0] CONV [#2420]
[121] [0] [0xf2b2] NOP 
[121] [0] [0xf2b4] CONF [NPU_WDMA0_DST0, da=0x60118000]
[121] [0] [0xf2bc] WDMA [bank: 0]
[121] [0] [0xf2be] NOP 
[121] [0] [0xf2c0] CONF [NPU_RDMA0_SRC0, sa=0x600e0000]
[121] [0] [0xf2c8] RDMA [bank: 0]
[121]     [0xf2ca] SYNC [bar]
[121] [3] [0xf2cc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[121] [3] [0xf2d0] CONF [NPU_GETW0, sa=0x3600c00]
[121] [3] [0xf2d8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[121] [3] [0xf2e0] GETW
[121] [3] [0xf2e2] NOP 
[121] [0] [0xf2e4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[121] [0] [0xf2e8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[121] [0] [0xf2ec] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[121] [0] [0xf2f4] CONF [NPU_STORE, en=1]
[121] [0] [0xf2f8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[121] [0] [0xf300] CONV [#2421]
[122] [0] [0xf302] NOP 
[122] [0] [0xf304] CONF [NPU_WDMA0_DST0, da=0x60000000]
[122] [0] [0xf30c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[122] [0] [0xf310] WDMA [bank: 0]
[122] [0] [0xf312] NOP 
[122] [0] [0xf314] CONF [NPU_RDMA0_SRC0, sa=0x60118000]
[122] [0] [0xf31c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[122] [0] [0xf320] RDMA [bank: 0]
[122]     [0xf322] SYNC [bar]
[122] [3] [0xf324] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[122] [3] [0xf328] CONF [NPU_GETW0, sa=0x3600c00]
[122] [3] [0xf330] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[122] [3] [0xf338] GETW [refetch]
[122] [3] [0xf33a] NOP 
[122] [0] [0xf33c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[122] [0] [0xf340] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[122] [0] [0xf344] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[122] [0] [0xf34c] CONF [NPU_STORE, en=1]
[122] [0] [0xf350] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[122] [0] [0xf358] CONV [#2422]
[123] [0] [0xf35a] NOP 
[123] [0] [0xf35c] CONF [NPU_WDMA0_DST0, da=0x60038000]
[123] [0] [0xf364] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[123] [0] [0xf368] WDMA [bank: 0]
[123] [0] [0xf36a] NOP 
[123] [0] [0xf36c] CONF [NPU_RDMA0_SRC0, sa=0x600e0000]
[123] [0] [0xf374] CONF [NPU_RDMA0_BLK, line=14]
[123] [0] [0xf378] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[123] [0] [0xf37c] CONF [NPU_NMEM_RDMA1, h=15, w=2]
[123] [0] [0xf380] RDMA [bank: 0]
[123] [0] [0xf382] NOP 
[123] [0] [0xf384] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[123] [0] [0xf388] CONF [NPU_NMEM_PS1, h=7680, w=2]
[123] [0] [0xf38c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[123] [0] [0xf390] CONF [NPU_NMEM_ST1, h=480, w=28]
[123] [0] [0xf398] CONF [NPU_FMAP0, row=15, col=28]
[123] [0] [0xf39c] CONF [NPU_NEXT1, ch_total=512, format=10]
[123] [0] [0xf3a0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[123] [0] [0xf3a8] CONF [NPU_STORE, en=1]
[123] [0] [0xf3ac] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[123] [0] [0xf3b4] CONV [#2423]
[124]     [0xf3b6] SYNC [bar]
[124] [3] [0xf3b8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[124] [3] [0xf3bc] CONF [NPU_GETW0, sa=0x3602c00]
[124] [3] [0xf3c4] CONF [NPU_GETW1, len=67584]
[124] [3] [0xf3cc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[124] [3] [0xf3d4] GETW
[124] [3] [0xf3d6] NOP 
[124] [0] [0xf3d8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[124] [0] [0xf3dc] CONF [NPU_NMEM_FM1, h=480, w=28]
[124] [0] [0xf3e4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[124] [0] [0xf3e8] CONF [NPU_NMEM_PS1, h=16, w=4]
[124] [0] [0xf3f0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[124] [0] [0xf3f4] CONF [NPU_NMEM_ST1, h=240, w=14]
[124] [0] [0xf3fc] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[124] [0] [0xf400] CONF [NPU_NEXT1, ch_total=128, format=9]
[124] [0] [0xf408] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[124] [0] [0xf410] CONF [NPU_STORE, en=1]
[124] [0] [0xf414] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[124] [0] [0xf41c] CONV [#2424]
[125]     [0xf41e] SYNC [bar]
[125] [3] [0xf420] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[125] [3] [0xf424] CONF [NPU_GETW0, sa=0x3613400]
[125] [3] [0xf42c] CONF [NPU_GETW1, len=165888]
[125] [3] [0xf434] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[125] [3] [0xf43c] GETW
[125] [3] [0xf43e] NOP 
[125] [0] [0xf440] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[125] [0] [0xf444] CONF [NPU_NMEM_FM1, h=240, w=14]
[125] [0] [0xf44c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[125] [0] [0xf450] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[125] [0] [0xf454] CONF [NPU_NMEM_ST1, h=1792, w=2]
[125] [0] [0xf45c] CONF [NPU_FMAP1, ch=128]
[125] [0] [0xf460] CONF [NPU_NEXT1, ch_total=128, format=8]
[125] [0] [0xf464] CONF [NPU_ZPAD, b=0, r=1, l=1, t=1]
[125] [0] [0xf468] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[125] [0] [0xf470] CONF [NPU_STORE, en=1]
[125] [0] [0xf474] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[125] [0] [0xf47c] CONV [#2425]
[126] [0] [0xf47e] NOP 
[126] [0] [0xf480] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[126] [0] [0xf484] CONF [NPU_NMEM_PS1, h=1792, w=2]
[126] [0] [0xf48c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[126] [0] [0xf490] CONF [NPU_NMEM_ST1, h=112, w=28]
[126] [0] [0xf498] CONF [NPU_FMAP0, row=14, col=28]
[126] [0] [0xf49c] CONF [NPU_NEXT1, ch_total=128, format=10]
[126] [0] [0xf4a0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[126] [0] [0xf4a4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[126] [0] [0xf4ac] CONF [NPU_STORE, en=1]
[126] [0] [0xf4b0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[126] [0] [0xf4b8] CONV [#2426]
[127]     [0xf4ba] SYNC [bar]
[127] [3] [0xf4bc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[127] [3] [0xf4c0] CONF [NPU_GETW0, sa=0x363bc00]
[127] [3] [0xf4c8] CONF [NPU_GETW1, len=73728]
[127] [3] [0xf4d0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[127] [3] [0xf4d8] GETW
[127] [3] [0xf4da] NOP 
[127] [0] [0xf4dc] CONF [NPU_NMEM_FM1, h=112, w=28]
[127] [0] [0xf4e4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[127] [0] [0xf4e8] CONF [NPU_NMEM_PS1, h=16, w=4]
[127] [0] [0xf4f0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[127] [0] [0xf4f4] CONF [NPU_NMEM_ST1, h=7168, w=2]
[127] [0] [0xf4fc] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[127] [0] [0xf500] CONF [NPU_NEXT1, ch_total=512, format=8]
[127] [0] [0xf508] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[127] [0] [0xf510] CONF [NPU_STORE, en=1]
[127] [0] [0xf514] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[127] [0] [0xf51c] CONV [#2427]
[128] [0] [0xf51e] NOP 
[128] [0] [0xf520] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[128] [0] [0xf528] CONF [NPU_RDMA0_BLK, line=13]
[128] [0] [0xf52c] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[128] [0] [0xf530] RDMA [bank: 0]
[128]     [0xf532] SYNC [bar]
[128] [3] [0xf534] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[128] [3] [0xf538] CONF [NPU_GETW0, sa=0x364dc00]
[128] [3] [0xf540] CONF [NPU_GETW1, len=8192]
[128] [3] [0xf544] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[128] [3] [0xf54c] GETW
[128] [3] [0xf54e] NOP 
[128] [0] [0xf550] CONF [NPU_NMEM_FM1, h=7168, w=2]
[128] [0] [0xf558] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[128] [0] [0xf55c] CONF [NPU_NMEM_PS1, h=7168, w=2]
[128] [0] [0xf564] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[128] [0] [0xf568] CONF [NPU_FMAP1, ch=512]
[128] [0] [0xf56c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[128] [0] [0xf574] CONF [NPU_STORE, en=1]
[128] [0] [0xf578] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[128] [0] [0xf580] CONV [#2428]
[129] [0] [0xf582] NOP 
[129] [0] [0xf584] CONF [NPU_WDMA0_DST0, da=0x60070000]
[129] [0] [0xf58c] WDMA [bank: 0]
[129] [0] [0xf58e] NOP 
[129] [0] [0xf590] CONF [NPU_RDMA0_SRC0, sa=0x60114000]
[129] [0] [0xf598] CONF [NPU_RDMA0_BLK, line=14]
[129] [0] [0xf59c] CONF [NPU_NMEM_RDMA1, h=15, w=2]
[129] [0] [0xf5a0] RDMA [bank: 0]
[129] [0] [0xf5a2] NOP 
[129] [0] [0xf5a4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[129] [0] [0xf5a8] CONF [NPU_NMEM_PS1, h=7680, w=2]
[129] [0] [0xf5ac] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[129] [0] [0xf5b0] CONF [NPU_NMEM_ST1, h=480, w=28]
[129] [0] [0xf5b8] CONF [NPU_FMAP0, row=15, col=28]
[129] [0] [0xf5bc] CONF [NPU_NEXT1, ch_total=512, format=10]
[129] [0] [0xf5c0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[129] [0] [0xf5c8] CONF [NPU_STORE, en=1]
[129] [0] [0xf5cc] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[129] [0] [0xf5d4] CONV [#2429]
[130]     [0xf5d6] SYNC [bar]
[130] [3] [0xf5d8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[130] [3] [0xf5dc] CONF [NPU_GETW0, sa=0x3602c00]
[130] [3] [0xf5e4] CONF [NPU_GETW1, len=67584]
[130] [3] [0xf5ec] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[130] [3] [0xf5f4] GETW
[130] [3] [0xf5f6] NOP 
[130] [0] [0xf5f8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[130] [0] [0xf5fc] CONF [NPU_NMEM_FM1, h=480, w=28]
[130] [0] [0xf604] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[130] [0] [0xf608] CONF [NPU_NMEM_PS1, h=16, w=4]
[130] [0] [0xf610] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[130] [0] [0xf614] CONF [NPU_NMEM_ST1, h=240, w=14]
[130] [0] [0xf61c] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[130] [0] [0xf620] CONF [NPU_NEXT1, ch_total=128, format=9]
[130] [0] [0xf628] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[130] [0] [0xf630] CONF [NPU_STORE, en=1]
[130] [0] [0xf634] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[130] [0] [0xf63c] CONV [#2430]
[131]     [0xf63e] SYNC [bar]
[131] [3] [0xf640] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[131] [3] [0xf644] CONF [NPU_GETW0, sa=0x3613400]
[131] [3] [0xf64c] CONF [NPU_GETW1, len=165888]
[131] [3] [0xf654] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[131] [3] [0xf65c] GETW
[131] [3] [0xf65e] NOP 
[131] [0] [0xf660] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[131] [0] [0xf664] CONF [NPU_NMEM_FM1, h=240, w=14]
[131] [0] [0xf66c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[131] [0] [0xf670] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[131] [0] [0xf674] CONF [NPU_NMEM_ST1, h=1792, w=2]
[131] [0] [0xf67c] CONF [NPU_FMAP1, ch=128]
[131] [0] [0xf680] CONF [NPU_NEXT1, ch_total=128, format=8]
[131] [0] [0xf684] CONF [NPU_ZPAD, b=1, r=1, l=1, t=0]
[131] [0] [0xf688] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[131] [0] [0xf690] CONF [NPU_STORE, en=1]
[131] [0] [0xf694] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[131] [0] [0xf69c] CONV [#2431]
[132] [0] [0xf69e] NOP 
[132] [0] [0xf6a0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[132] [0] [0xf6a4] CONF [NPU_NMEM_PS1, h=1792, w=2]
[132] [0] [0xf6ac] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[132] [0] [0xf6b0] CONF [NPU_NMEM_ST1, h=112, w=28]
[132] [0] [0xf6b8] CONF [NPU_FMAP0, row=14, col=28]
[132] [0] [0xf6bc] CONF [NPU_NEXT1, ch_total=128, format=10]
[132] [0] [0xf6c0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[132] [0] [0xf6c4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[132] [0] [0xf6cc] CONF [NPU_STORE, en=1]
[132] [0] [0xf6d0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[132] [0] [0xf6d8] CONV [#2432]
[133]     [0xf6da] SYNC [bar]
[133] [3] [0xf6dc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[133] [3] [0xf6e0] CONF [NPU_GETW0, sa=0x363bc00]
[133] [3] [0xf6e8] CONF [NPU_GETW1, len=73728]
[133] [3] [0xf6f0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[133] [3] [0xf6f8] GETW
[133] [3] [0xf6fa] NOP 
[133] [0] [0xf6fc] CONF [NPU_NMEM_FM1, h=112, w=28]
[133] [0] [0xf704] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[133] [0] [0xf708] CONF [NPU_NMEM_PS1, h=16, w=4]
[133] [0] [0xf710] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[133] [0] [0xf714] CONF [NPU_NMEM_ST1, h=7168, w=2]
[133] [0] [0xf71c] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[133] [0] [0xf720] CONF [NPU_NEXT1, ch_total=512, format=8]
[133] [0] [0xf728] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[133] [0] [0xf730] CONF [NPU_STORE, en=1]
[133] [0] [0xf734] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[133] [0] [0xf73c] CONV [#2433]
[134] [0] [0xf73e] NOP 
[134] [0] [0xf740] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[134] [0] [0xf748] CONF [NPU_RDMA0_BLK, line=13]
[134] [0] [0xf74c] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[134] [0] [0xf750] RDMA [bank: 0]
[134]     [0xf752] SYNC [bar]
[134] [3] [0xf754] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[134] [3] [0xf758] CONF [NPU_GETW0, sa=0x364dc00]
[134] [3] [0xf760] CONF [NPU_GETW1, len=8192]
[134] [3] [0xf764] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[134] [3] [0xf76c] GETW
[134] [3] [0xf76e] NOP 
[134] [0] [0xf770] CONF [NPU_NMEM_FM1, h=7168, w=2]
[134] [0] [0xf778] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[134] [0] [0xf77c] CONF [NPU_NMEM_PS1, h=7168, w=2]
[134] [0] [0xf784] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[134] [0] [0xf788] CONF [NPU_FMAP1, ch=512]
[134] [0] [0xf78c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[134] [0] [0xf794] CONF [NPU_STORE, en=1]
[134] [0] [0xf798] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[134] [0] [0xf7a0] CONV [#2434]
[135] [0] [0xf7a2] NOP 
[135] [0] [0xf7a4] CONF [NPU_WDMA0_DST0, da=0x600a8000]
[135] [0] [0xf7ac] WDMA [bank: 0]
[135] [0] [0xf7ae] NOP 
[135] [0] [0xf7b0] CONF [NPU_RDMA0_SRC0, sa=0x60070000]
[135] [0] [0xf7b8] RDMA [bank: 0]
[135]     [0xf7ba] SYNC [bar]
[135] [3] [0xf7bc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[135] [3] [0xf7c0] CONF [NPU_GETW0, sa=0x364fc00]
[135] [3] [0xf7c8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[135] [3] [0xf7d0] GETW
[135] [3] [0xf7d2] NOP 
[135] [0] [0xf7d4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[135] [0] [0xf7d8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[135] [0] [0xf7dc] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[135] [0] [0xf7e4] CONF [NPU_STORE, en=1]
[135] [0] [0xf7e8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[135] [0] [0xf7f0] CONV [#2435]
[136] [0] [0xf7f2] NOP 
[136] [0] [0xf7f4] CONF [NPU_WDMA0_DST0, da=0x60000000]
[136] [0] [0xf7fc] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[136] [0] [0xf800] WDMA [bank: 0]
[136] [0] [0xf802] NOP 
[136] [0] [0xf804] CONF [NPU_RDMA0_SRC0, sa=0x600a8000]
[136] [0] [0xf80c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[136] [0] [0xf810] RDMA [bank: 0]
[136]     [0xf812] SYNC [bar]
[136] [3] [0xf814] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[136] [3] [0xf818] CONF [NPU_GETW0, sa=0x364fc00]
[136] [3] [0xf820] CONF [NPU_NMEM_WT, restart=0, sa=0x0, ea=0x1ff]
[136] [3] [0xf828] GETW [refetch]
[136] [3] [0xf82a] NOP 
[136] [0] [0xf82c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[136] [0] [0xf830] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[136] [0] [0xf834] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[136] [0] [0xf83c] CONF [NPU_STORE, en=1]
[136] [0] [0xf840] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[136] [0] [0xf848] CONV [#2436]
[137] [0] [0xf84a] NOP 
[137] [0] [0xf84c] CONF [NPU_WDMA0_DST0, da=0x60038000]
[137] [0] [0xf854] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[137] [0] [0xf858] WDMA [bank: 0]
[137] [0] [0xf85a] NOP 
[137] [0] [0xf85c] CONF [NPU_RDMA0_SRC0, sa=0x60070000]
[137] [0] [0xf864] CONF [NPU_RDMA0_BLK, line=14]
[137] [0] [0xf868] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[137] [0] [0xf86c] CONF [NPU_NMEM_RDMA1, h=15, w=2]
[137] [0] [0xf870] RDMA [bank: 0]
[137] [0] [0xf872] NOP 
[137] [0] [0xf874] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[137] [0] [0xf878] CONF [NPU_NMEM_PS1, h=7680, w=2]
[137] [0] [0xf87c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[137] [0] [0xf880] CONF [NPU_NMEM_ST1, h=480, w=28]
[137] [0] [0xf888] CONF [NPU_FMAP0, row=15, col=28]
[137] [0] [0xf88c] CONF [NPU_NEXT1, ch_total=512, format=10]
[137] [0] [0xf890] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[137] [0] [0xf898] CONF [NPU_STORE, en=1]
[137] [0] [0xf89c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[137] [0] [0xf8a4] CONV [#2437]
[138]     [0xf8a6] SYNC [bar]
[138] [3] [0xf8a8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[138] [3] [0xf8ac] CONF [NPU_GETW0, sa=0x3651c00]
[138] [3] [0xf8b4] CONF [NPU_GETW1, len=67584]
[138] [3] [0xf8bc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[138] [3] [0xf8c4] GETW
[138] [3] [0xf8c6] NOP 
[138] [0] [0xf8c8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[138] [0] [0xf8cc] CONF [NPU_NMEM_FM1, h=480, w=28]
[138] [0] [0xf8d4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[138] [0] [0xf8d8] CONF [NPU_NMEM_PS1, h=16, w=4]
[138] [0] [0xf8e0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[138] [0] [0xf8e4] CONF [NPU_NMEM_ST1, h=240, w=14]
[138] [0] [0xf8ec] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[138] [0] [0xf8f0] CONF [NPU_NEXT1, ch_total=128, format=9]
[138] [0] [0xf8f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[138] [0] [0xf900] CONF [NPU_STORE, en=1]
[138] [0] [0xf904] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[138] [0] [0xf90c] CONV [#2438]
[139]     [0xf90e] SYNC [bar]
[139] [3] [0xf910] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[139] [3] [0xf914] CONF [NPU_GETW0, sa=0x3662400]
[139] [3] [0xf91c] CONF [NPU_GETW1, len=165888]
[139] [3] [0xf924] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[139] [3] [0xf92c] GETW
[139] [3] [0xf92e] NOP 
[139] [0] [0xf930] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[139] [0] [0xf934] CONF [NPU_NMEM_FM1, h=240, w=14]
[139] [0] [0xf93c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[139] [0] [0xf940] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[139] [0] [0xf944] CONF [NPU_NMEM_ST1, h=1792, w=2]
[139] [0] [0xf94c] CONF [NPU_FMAP1, ch=128]
[139] [0] [0xf950] CONF [NPU_NEXT1, ch_total=128, format=8]
[139] [0] [0xf954] CONF [NPU_ZPAD, b=0, r=1, l=1, t=1]
[139] [0] [0xf958] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[139] [0] [0xf960] CONF [NPU_STORE, en=1]
[139] [0] [0xf964] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[139] [0] [0xf96c] CONV [#2439]
[140] [0] [0xf96e] NOP 
[140] [0] [0xf970] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[140] [0] [0xf974] CONF [NPU_NMEM_PS1, h=1792, w=2]
[140] [0] [0xf97c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[140] [0] [0xf980] CONF [NPU_NMEM_ST1, h=112, w=28]
[140] [0] [0xf988] CONF [NPU_FMAP0, row=14, col=28]
[140] [0] [0xf98c] CONF [NPU_NEXT1, ch_total=128, format=10]
[140] [0] [0xf990] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[140] [0] [0xf994] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[140] [0] [0xf99c] CONF [NPU_STORE, en=1]
[140] [0] [0xf9a0] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[140] [0] [0xf9a8] CONV [#2440]
[141]     [0xf9aa] SYNC [bar]
[141] [3] [0xf9ac] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[141] [3] [0xf9b0] CONF [NPU_GETW0, sa=0x368ac00]
[141] [3] [0xf9b8] CONF [NPU_GETW1, len=73728]
[141] [3] [0xf9c0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[141] [3] [0xf9c8] GETW
[141] [3] [0xf9ca] NOP 
[141] [0] [0xf9cc] CONF [NPU_NMEM_FM1, h=112, w=28]
[141] [0] [0xf9d4] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[141] [0] [0xf9d8] CONF [NPU_NMEM_PS1, h=16, w=4]
[141] [0] [0xf9e0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[141] [0] [0xf9e4] CONF [NPU_NMEM_ST1, h=7168, w=2]
[141] [0] [0xf9ec] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[141] [0] [0xf9f0] CONF [NPU_NEXT1, ch_total=512, format=8]
[141] [0] [0xf9f8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[141] [0] [0xfa00] CONF [NPU_STORE, en=1]
[141] [0] [0xfa04] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[141] [0] [0xfa0c] CONV [#2441]
[142] [0] [0xfa0e] NOP 
[142] [0] [0xfa10] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[142] [0] [0xfa18] CONF [NPU_RDMA0_BLK, line=13]
[142] [0] [0xfa1c] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[142] [0] [0xfa20] RDMA [bank: 0]
[142]     [0xfa22] SYNC [bar]
[142] [3] [0xfa24] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[142] [3] [0xfa28] CONF [NPU_GETW0, sa=0x369cc00]
[142] [3] [0xfa30] CONF [NPU_GETW1, len=8192]
[142] [3] [0xfa34] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[142] [3] [0xfa3c] GETW
[142] [3] [0xfa3e] NOP 
[142] [0] [0xfa40] CONF [NPU_NMEM_FM1, h=7168, w=2]
[142] [0] [0xfa48] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[142] [0] [0xfa4c] CONF [NPU_NMEM_PS1, h=7168, w=2]
[142] [0] [0xfa54] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[142] [0] [0xfa58] CONF [NPU_FMAP1, ch=512]
[142] [0] [0xfa5c] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[142] [0] [0xfa64] CONF [NPU_STORE, en=1]
[142] [0] [0xfa68] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[142] [0] [0xfa70] CONV [#2442]
[143] [0] [0xfa72] NOP 
[143] [0] [0xfa74] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[143] [0] [0xfa78] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[143] [0] [0xfa7c] CONF [NPU_NMEM_ST1, h=448, w=28]
[143] [0] [0xfa84] CONF [NPU_NEXT1, ch_total=512, format=10]
[143] [0] [0xfa88] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[143] [0] [0xfa90] CONF [NPU_STORE, en=1]
[143] [0] [0xfa94] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[143] [0] [0xfa9c] CONV [#2443]
[144] [0] [0xfa9e] NOP 
[144] [0] [0xfaa0] CONF [NPU_WDMA0_DST0, da=0x600e0000]
[144] [0] [0xfaa8] CONF [NPU_WDMA0_DST1, pitch=3584]
[144] [0] [0xfaac] CONF [NPU_WDMA0_DST2, len=3584]
[144] [0] [0xfab0] CONF [NPU_WDMA0_BLK, line=55]
[144] [0] [0xfab4] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[144] [0] [0xfab8] CONF [NPU_NMEM_WDMA1, h=56, w=28]
[144] [0] [0xfac0] CONF [NPU_NMEM_WDMA2, l=8]
[144] [0] [0xfac4] WDMA [bank: 0]
[144] [0] [0xfac6] NOP 
[144] [0] [0xfac8] CONF [NPU_RDMA0_SRC0, sa=0x600a4000]
[144] [0] [0xfad0] CONF [NPU_RDMA0_BLK, line=14]
[144] [0] [0xfad4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[144] [0] [0xfad8] CONF [NPU_NMEM_RDMA1, h=15, w=2]
[144] [0] [0xfadc] RDMA [bank: 0]
[144] [0] [0xfade] NOP 
[144] [0] [0xfae0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[144] [0] [0xfae4] CONF [NPU_NMEM_PS1, h=7680, w=2]
[144] [0] [0xfae8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[144] [0] [0xfaec] CONF [NPU_NMEM_ST1, h=480, w=28]
[144] [0] [0xfaf0] CONF [NPU_FMAP0, row=15, col=28]
[144] [0] [0xfaf4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[144] [0] [0xfafc] CONF [NPU_STORE, en=1]
[144] [0] [0xfb00] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[144] [0] [0xfb08] CONV [#2444]
[145]     [0xfb0a] SYNC [bar]
[145] [3] [0xfb0c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[145] [3] [0xfb10] CONF [NPU_GETW0, sa=0x3651c00]
[145] [3] [0xfb18] CONF [NPU_GETW1, len=67584]
[145] [3] [0xfb20] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[145] [3] [0xfb28] GETW
[145] [3] [0xfb2a] NOP 
[145] [0] [0xfb2c] CONF [NPU_NMEM_FM1, h=480, w=28]
[145] [0] [0xfb34] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[145] [0] [0xfb38] CONF [NPU_NMEM_PS1, h=16, w=4]
[145] [0] [0xfb40] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[145] [0] [0xfb44] CONF [NPU_NMEM_ST1, h=240, w=14]
[145] [0] [0xfb4c] CONF [NPU_NEXT0, ch_end=127, ch_start=0]
[145] [0] [0xfb50] CONF [NPU_NEXT1, ch_total=128, format=9]
[145] [0] [0xfb58] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[145] [0] [0xfb60] CONF [NPU_STORE, en=1]
[145] [0] [0xfb64] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[145] [0] [0xfb6c] CONV [#2445]
[146]     [0xfb6e] SYNC [bar]
[146] [3] [0xfb70] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[146] [3] [0xfb74] CONF [NPU_GETW0, sa=0x3662400]
[146] [3] [0xfb7c] CONF [NPU_GETW1, len=165888]
[146] [3] [0xfb84] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[146] [3] [0xfb8c] GETW
[146] [3] [0xfb8e] NOP 
[146] [0] [0xfb90] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[146] [0] [0xfb94] CONF [NPU_NMEM_FM1, h=240, w=14]
[146] [0] [0xfb9c] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[146] [0] [0xfba0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[146] [0] [0xfba4] CONF [NPU_NMEM_ST1, h=1792, w=2]
[146] [0] [0xfbac] CONF [NPU_FMAP1, ch=128]
[146] [0] [0xfbb0] CONF [NPU_NEXT1, ch_total=128, format=8]
[146] [0] [0xfbb4] CONF [NPU_ZPAD, b=1, r=1, l=1, t=0]
[146] [0] [0xfbb8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[146] [0] [0xfbc0] CONF [NPU_STORE, en=1]
[146] [0] [0xfbc4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[146] [0] [0xfbcc] CONV [#2446]
[147] [0] [0xfbce] NOP 
[147] [0] [0xfbd0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[147] [0] [0xfbd4] CONF [NPU_NMEM_PS1, h=1792, w=2]
[147] [0] [0xfbdc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[147] [0] [0xfbe0] CONF [NPU_NMEM_ST1, h=112, w=28]
[147] [0] [0xfbe8] CONF [NPU_FMAP0, row=14, col=28]
[147] [0] [0xfbec] CONF [NPU_NEXT1, ch_total=128, format=10]
[147] [0] [0xfbf0] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[147] [0] [0xfbf4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[147] [0] [0xfbfc] CONF [NPU_STORE, en=1]
[147] [0] [0xfc00] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[147] [0] [0xfc08] CONV [#2447]
[148]     [0xfc0a] SYNC [bar]
[148] [3] [0xfc0c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[148] [3] [0xfc10] CONF [NPU_GETW0, sa=0x368ac00]
[148] [3] [0xfc18] CONF [NPU_GETW1, len=73728]
[148] [3] [0xfc20] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[148] [3] [0xfc28] GETW
[148] [3] [0xfc2a] NOP 
[148] [0] [0xfc2c] CONF [NPU_NMEM_FM1, h=112, w=28]
[148] [0] [0xfc34] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[148] [0] [0xfc38] CONF [NPU_NMEM_PS1, h=16, w=4]
[148] [0] [0xfc40] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[148] [0] [0xfc44] CONF [NPU_NMEM_ST1, h=7168, w=2]
[148] [0] [0xfc4c] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[148] [0] [0xfc50] CONF [NPU_NEXT1, ch_total=512, format=8]
[148] [0] [0xfc58] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[148] [0] [0xfc60] CONF [NPU_STORE, en=1]
[148] [0] [0xfc64] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[148] [0] [0xfc6c] CONV [#2448]
[149] [0] [0xfc6e] NOP 
[149] [0] [0xfc70] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[149] [0] [0xfc78] CONF [NPU_RDMA0_BLK, line=13]
[149] [0] [0xfc7c] CONF [NPU_NMEM_RDMA1, h=14, w=2]
[149] [0] [0xfc80] RDMA [bank: 0]
[149]     [0xfc82] SYNC [bar]
[149] [3] [0xfc84] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[149] [3] [0xfc88] CONF [NPU_GETW0, sa=0x369cc00]
[149] [3] [0xfc90] CONF [NPU_GETW1, len=8192]
[149] [3] [0xfc94] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[149] [3] [0xfc9c] GETW
[149] [3] [0xfc9e] NOP 
[149] [0] [0xfca0] CONF [NPU_NMEM_FM1, h=7168, w=2]
[149] [0] [0xfca8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[149] [0] [0xfcac] CONF [NPU_NMEM_PS1, h=7168, w=2]
[149] [0] [0xfcb4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[149] [0] [0xfcb8] CONF [NPU_FMAP1, ch=512]
[149] [0] [0xfcbc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[149] [0] [0xfcc4] CONF [NPU_STORE, en=1]
[149] [0] [0xfcc8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[149] [0] [0xfcd0] CONV [#2449]
[150] [0] [0xfcd2] NOP 
[150] [0] [0xfcd4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[150] [0] [0xfcd8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[150] [0] [0xfcdc] CONF [NPU_NMEM_ST1, h=448, w=28]
[150] [0] [0xfce4] CONF [NPU_NEXT1, ch_total=512, format=10]
[150] [0] [0xfce8] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[150] [0] [0xfcf0] CONF [NPU_STORE, en=1]
[150] [0] [0xfcf4] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[150] [0] [0xfcfc] CONV [#2450]
[151] [0] [0xfcfe] NOP 
[151] [0] [0xfd00] CONF [NPU_WDMA0_DST0, da=0x60111000]
[151] [0] [0xfd08] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[151] [0] [0xfd0c] WDMA [bank: 0]
[151] [0] [0xfd0e] NOP 
[151] [0] [0xfd10] CONF [NPU_RDMA0_SRC0, sa=0x600e0000]
[151] [0] [0xfd18] CONF [NPU_RDMA0_SRC1, pitch=3584]
[151] [0] [0xfd1c] CONF [NPU_RDMA0_SRC2, len=3584]
[151] [0] [0xfd20] CONF [NPU_RDMA0_BLK, line=51]
[151] [0] [0xfd24] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[151] [0] [0xfd28] CONF [NPU_NMEM_RDMA1, h=52, w=28]
[151] [0] [0xfd30] CONF [NPU_NMEM_RDMA2, l=8]
[151] [0] [0xfd34] RDMA [bank: 0]
[151]     [0xfd36] SYNC [bar]
[151] [3] [0xfd38] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[151] [3] [0xfd3c] CONF [NPU_GETW0, sa=0x369ec00]
[151] [3] [0xfd44] CONF [NPU_GETW1, len=540672]
[151] [3] [0xfd4c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[151] [3] [0xfd54] GETW
[151] [3] [0xfd56] NOP 
[151] [0] [0xfd58] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[151] [0] [0xfd5c] CONF [NPU_NMEM_FM1, h=416, w=28]
[151] [0] [0xfd64] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[151] [0] [0xfd68] CONF [NPU_NMEM_PS1, h=16, w=4]
[151] [0] [0xfd70] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[151] [0] [0xfd74] CONF [NPU_NMEM_ST1, h=7168, w=1]
[151] [0] [0xfd7c] CONF [NPU_FMAP0, row=13, col=28]
[151] [0] [0xfd80] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[151] [0] [0xfd84] CONF [NPU_NEXT1, ch_total=1024, format=8]
[151] [0] [0xfd8c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[151] [0] [0xfd94] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[151] [0] [0xfd9c] CONF [NPU_STORE, en=1]
[151] [0] [0xfda0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[151] [0] [0xfda8] CONV [#2451]
[152] [0] [0xfdaa] NOP 
[152] [0] [0xfdac] CONF [NPU_WDMA0_DST0, da=0x60000000]
[152] [0] [0xfdb4] CONF [NPU_WDMA0_DST1, pitch=16384]
[152] [0] [0xfdb8] CONF [NPU_WDMA0_DST2, len=16384]
[152] [0] [0xfdbc] CONF [NPU_WDMA0_BLK, line=6]
[152] [0] [0xfdc0] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[152] [0] [0xfdc4] CONF [NPU_NMEM_WDMA1, h=7, w=1]
[152] [0] [0xfdcc] CONF [NPU_NMEM_WDMA2, l=1024]
[152] [0] [0xfdd0] WDMA [bank: 0]
[152] [0] [0xfdd2] NOP 
[152] [0] [0xfdd4] CONF [NPU_RDMA0_SRC0, sa=0x60111000]
[152] [0] [0xfddc] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[152] [0] [0xfde0] RDMA [bank: 0]
[152]     [0xfde2] SYNC [bar]
[152] [3] [0xfde4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[152] [3] [0xfde8] CONF [NPU_GETW0, sa=0x369ec00]
[152] [3] [0xfdf0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[152] [3] [0xfdf8] GETW
[152] [3] [0xfdfa] NOP 
[152] [0] [0xfdfc] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[152] [0] [0xfe00] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[152] [0] [0xfe04] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[152] [0] [0xfe08] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[152] [0] [0xfe10] CONF [NPU_STORE, en=1]
[152] [0] [0xfe14] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[152] [0] [0xfe1c] CONV [#2452]
[153] [0] [0xfe1e] NOP 
[153] [0] [0xfe20] CONF [NPU_WDMA0_DST0, da=0x6001c000]
[153] [0] [0xfe28] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[153] [0] [0xfe2c] WDMA [bank: 0]
[153] [0] [0xfe2e] NOP 
[153] [0] [0xfe30] CONF [NPU_RDMA0_SRC0, sa=0x600e0000]
[153] [0] [0xfe38] CONF [NPU_RDMA0_BLK, line=55]
[153] [0] [0xfe3c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[153] [0] [0xfe40] CONF [NPU_NMEM_RDMA1, h=56, w=28]
[153] [0] [0xfe44] RDMA [bank: 0]
[153]     [0xfe46] SYNC [bar]
[153] [3] [0xfe48] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[153] [3] [0xfe4c] CONF [NPU_GETW0, sa=0x3722c00]
[153] [3] [0xfe54] CONF [NPU_GETW1, len=135168]
[153] [3] [0xfe5c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[153] [3] [0xfe64] GETW
[153] [3] [0xfe66] NOP 
[153] [0] [0xfe68] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[153] [0] [0xfe6c] CONF [NPU_NMEM_FM1, h=448, w=28]
[153] [0] [0xfe70] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[153] [0] [0xfe74] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[153] [0] [0xfe78] CONF [NPU_NMEM_ST1, h=448, w=14]
[153] [0] [0xfe80] CONF [NPU_FMAP0, row=14, col=28]
[153] [0] [0xfe84] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[153] [0] [0xfe88] CONF [NPU_NEXT1, ch_total=256, format=9]
[153] [0] [0xfe90] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[153] [0] [0xfe98] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[153] [0] [0xfea0] CONF [NPU_STORE, en=1]
[153] [0] [0xfea4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[153] [0] [0xfeac] CONV [#2453]
[154] [0] [0xfeae] NOP 
[154] [0] [0xfeb0] CONF [NPU_WDMA0_DST0, da=0x60038000]
[154] [0] [0xfeb8] CONF [NPU_WDMA0_DST1, pitch=7168]
[154] [0] [0xfebc] CONF [NPU_WDMA0_DST2, len=7168]
[154] [0] [0xfec0] CONF [NPU_WDMA0_BLK, line=13]
[154] [0] [0xfec4] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[154] [0] [0xfec8] CONF [NPU_NMEM_WDMA1, h=14, w=14]
[154] [0] [0xfed0] CONF [NPU_NMEM_WDMA2, l=32]
[154] [0] [0xfed4] WDMA [bank: 0]
[154] [0] [0xfed6] NOP 
[154] [0] [0xfed8] CONF [NPU_RDMA0_SRC0, sa=0x60111000]
[154] [0] [0xfee0] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[154] [0] [0xfee4] RDMA [bank: 0]
[154]     [0xfee6] SYNC [bar]
[154] [3] [0xfee8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[154] [3] [0xfeec] CONF [NPU_GETW0, sa=0x3722c00]
[154] [3] [0xfef4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[154] [3] [0xfefc] GETW
[154] [3] [0xfefe] NOP 
[154] [0] [0xff00] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[154] [0] [0xff04] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=2]
[154] [0] [0xff08] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[154] [0] [0xff0c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[154] [0] [0xff14] CONF [NPU_STORE, en=1]
[154] [0] [0xff18] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[154] [0] [0xff20] CONV [#2454]
[155] [0] [0xff22] NOP 
[155] [0] [0xff24] CONF [NPU_WDMA0_DST0, da=0x60050800]
[155] [0] [0xff2c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[155] [0] [0xff30] WDMA [bank: 0]
[155] [0] [0xff32] NOP 
[155] [0] [0xff34] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[155] [0] [0xff3c] CONF [NPU_RDMA0_SRC1, pitch=7168]
[155] [0] [0xff40] CONF [NPU_RDMA0_SRC2, len=7168]
[155] [0] [0xff44] CONF [NPU_RDMA0_BLK, line=27]
[155] [0] [0xff48] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[155] [0] [0xff4c] CONF [NPU_NMEM_RDMA1, h=28, w=14]
[155] [0] [0xff54] CONF [NPU_NMEM_RDMA2, l=32]
[155] [0] [0xff58] RDMA [bank: 0]
[155]     [0xff5a] SYNC [bar]
[155] [3] [0xff5c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[155] [3] [0xff60] CONF [NPU_GETW0, sa=0x3743c00]
[155] [3] [0xff68] CONF [NPU_GETW1, len=659456]
[155] [3] [0xff6c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[155] [3] [0xff74] GETW
[155] [3] [0xff76] NOP 
[155] [0] [0xff78] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[155] [0] [0xff7c] CONF [NPU_NMEM_FM1, h=896, w=14]
[155] [0] [0xff84] CONF [NPU_NMEM_PS0, offset_x=508, offset_y=0, config=1]
[155] [0] [0xff88] CONF [NPU_NMEM_PS1, h=32, w=4]
[155] [0] [0xff8c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[155] [0] [0xff90] CONF [NPU_NMEM_ST1, h=3584, w=1]
[155] [0] [0xff98] CONF [NPU_FMAP0, row=28, col=28]
[155] [0] [0xff9c] CONF [NPU_FMAP1, ch=256]
[155] [0] [0xffa0] CONF [NPU_NEXT1, ch_total=256, format=8]
[155] [0] [0xffa4] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[155] [0] [0xffa8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[155] [0] [0xffb0] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[155] [0] [0xffb8] CONF [NPU_STORE, en=1]
[155] [0] [0xffbc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[155] [0] [0xffc4] CONV [#2455]
[156] [0] [0xffc6] NOP 
[156] [0] [0xffc8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[156] [0] [0xffcc] CONF [NPU_NMEM_PS1, h=3584, w=1]
[156] [0] [0xffd4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[156] [0] [0xffd8] CONF [NPU_NMEM_ST1, h=224, w=14]
[156] [0] [0xffe0] CONF [NPU_FMAP0, row=14, col=14]
[156] [0] [0xffe8] CONF [NPU_NEXT1, ch_total=256, format=10]
[156] [0] [0xffec] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[156] [0] [0xfff0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[156] [0] [0xfff8] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[156] [0] [0x10000] CONF [NPU_STORE, en=1]
[156] [0] [0x10004] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[156] [0] [0x1000c] CONV [#2456]
[157]     [0x1000e] SYNC [bar]
[157] [3] [0x10010] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[157] [3] [0x10014] CONF [NPU_GETW0, sa=0x37e4c00]
[157] [3] [0x1001c] CONF [NPU_GETW1, len=278528]
[157] [3] [0x10024] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[157] [3] [0x1002c] GETW
[157] [3] [0x1002e] NOP 
[157] [0] [0x10030] CONF [NPU_NMEM_FM1, h=224, w=14]
[157] [0] [0x10034] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[157] [0] [0x10038] CONF [NPU_NMEM_PS1, h=16, w=2]
[157] [0] [0x10040] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[157] [0] [0x10044] CONF [NPU_NMEM_ST1, h=14336, w=1]
[157] [0] [0x1004c] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[157] [0] [0x10050] CONF [NPU_NEXT1, ch_total=1024, format=8]
[157] [0] [0x10058] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[157] [0] [0x10060] CONF [NPU_STORE, en=1]
[157] [0] [0x10064] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[157] [0] [0x1006c] CONV [#2457]
[158] [0] [0x1006e] NOP 
[158] [0] [0x10070] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[158] [0] [0x10078] CONF [NPU_RDMA0_SRC1, pitch=16384]
[158] [0] [0x1007c] CONF [NPU_RDMA0_SRC2, len=16384]
[158] [0] [0x10080] CONF [NPU_RDMA0_BLK, line=13]
[158] [0] [0x10084] CONF [NPU_NMEM_RDMA1, h=14, w=1]
[158] [0] [0x1008c] CONF [NPU_NMEM_RDMA2, l=1024]
[158] [0] [0x10090] RDMA [bank: 0]
[158]     [0x10092] SYNC [bar]
[158] [3] [0x10094] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[158] [3] [0x10098] CONF [NPU_GETW0, sa=0x3828c00]
[158] [3] [0x100a0] CONF [NPU_GETW1, len=16384]
[158] [3] [0x100a4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[158] [3] [0x100ac] GETW
[158] [3] [0x100ae] NOP 
[158] [0] [0x100b0] CONF [NPU_NMEM_FM1, h=14336, w=1]
[158] [0] [0x100b8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[158] [0] [0x100bc] CONF [NPU_NMEM_PS1, h=14336, w=1]
[158] [0] [0x100c4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[158] [0] [0x100c8] CONF [NPU_FMAP1, ch=1024]
[158] [0] [0x100cc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[158] [0] [0x100d4] CONF [NPU_STORE, en=1]
[158] [0] [0x100d8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[158] [0] [0x100e0] CONV [#2458]
[159]     [0x100e2] SYNC [bar]
[159] [3] [0x100e4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[159] [3] [0x100e8] CONF [NPU_GETW0, sa=0x382cc00]
[159] [3] [0x100f0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[159] [3] [0x100f8] GETW
[159] [3] [0x100fa] NOP 
[159] [0] [0x100fc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[159] [0] [0x10100] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[159] [0] [0x10104] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[159] [0] [0x1010c] CONF [NPU_STORE, en=1]
[159] [0] [0x10110] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[159] [0] [0x10118] CONV [#2459]
[160] [0] [0x1011a] NOP 
[160] [0] [0x1011c] CONF [NPU_WDMA0_DST0, da=0x60000000]
[160] [0] [0x10124] CONF [NPU_WDMA0_DST1, pitch=16384]
[160] [0] [0x10128] CONF [NPU_WDMA0_DST2, len=16384]
[160] [0] [0x1012c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[160] [0] [0x10130] CONF [NPU_NMEM_WDMA1, h=14, w=1]
[160] [0] [0x10134] CONF [NPU_NMEM_WDMA2, l=1024]
[160] [0] [0x10138] WDMA [bank: 0]
[160] [0] [0x1013a] NOP 
[160] [0] [0x1013c] CONF [NPU_NMEM_ST1, h=896, w=14]
[160] [0] [0x10144] CONF [NPU_NEXT1, ch_total=1024, format=10]
[160] [0] [0x10148] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[160] [0] [0x10150] CONF [NPU_STORE, en=1]
[160] [0] [0x10154] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[160] [0] [0x1015c] CONV [#2460]
[161]     [0x1015e] SYNC [bar]
[161] [3] [0x10160] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[161] [3] [0x10164] CONF [NPU_GETW0, sa=0x3830c00]
[161] [3] [0x1016c] CONF [NPU_GETW1, len=266240]
[161] [3] [0x10174] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[161] [3] [0x1017c] GETW
[161] [3] [0x1017e] NOP 
[161] [0] [0x10180] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[161] [0] [0x10184] CONF [NPU_NMEM_FM1, h=896, w=14]
[161] [0] [0x1018c] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[161] [0] [0x10190] CONF [NPU_NMEM_PS1, h=16, w=2]
[161] [0] [0x10198] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[161] [0] [0x1019c] CONF [NPU_NMEM_ST1, h=448, w=7]
[161] [0] [0x101a4] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[161] [0] [0x101a8] CONF [NPU_NEXT1, ch_total=256, format=9]
[161] [0] [0x101b0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[161] [0] [0x101b8] CONF [NPU_STORE, en=1]
[161] [0] [0x101bc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[161] [0] [0x101c4] CONV [#2461]
[162]     [0x101c6] SYNC [bar]
[162] [3] [0x101c8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[162] [3] [0x101cc] CONF [NPU_GETW0, sa=0x3871c00]
[162] [3] [0x101d4] CONF [NPU_GETW1, len=659456]
[162] [3] [0x101d8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[162] [3] [0x101e0] GETW
[162] [3] [0x101e2] NOP 
[162] [0] [0x101e4] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[162] [0] [0x101e8] CONF [NPU_NMEM_FM1, h=448, w=7]
[162] [0] [0x101f0] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[162] [0] [0x101f4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[162] [0] [0x101f8] CONF [NPU_NMEM_ST1, h=224, w=14]
[162] [0] [0x10200] CONF [NPU_FMAP1, ch=256]
[162] [0] [0x10204] CONF [NPU_NEXT1, ch_total=256, format=10]
[162] [0] [0x10208] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[162] [0] [0x1020c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[162] [0] [0x10214] CONF [NPU_STORE, en=1]
[162] [0] [0x10218] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[162] [0] [0x10220] CONV [#2462]
[163]     [0x10222] SYNC [bar]
[163] [3] [0x10224] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[163] [3] [0x10228] CONF [NPU_GETW0, sa=0x3912c00]
[163] [3] [0x10230] CONF [NPU_GETW1, len=278528]
[163] [3] [0x10238] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[163] [3] [0x10240] GETW
[163] [3] [0x10242] NOP 
[163] [0] [0x10244] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[163] [0] [0x10248] CONF [NPU_NMEM_FM1, h=224, w=14]
[163] [0] [0x10250] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[163] [0] [0x10254] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[163] [0] [0x10258] CONF [NPU_NMEM_ST1, h=14336, w=1]
[163] [0] [0x10260] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[163] [0] [0x10264] CONF [NPU_NEXT1, ch_total=1024, format=8]
[163] [0] [0x1026c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[163] [0] [0x10270] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[163] [0] [0x10278] CONF [NPU_STORE, en=1]
[163] [0] [0x1027c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[163] [0] [0x10284] CONV [#2463]
[164] [0] [0x10286] NOP 
[164] [0] [0x10288] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[164] [0] [0x10290] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[164] [0] [0x10294] RDMA [bank: 0]
[164]     [0x10296] SYNC [bar]
[164] [3] [0x10298] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[164] [3] [0x1029c] CONF [NPU_GETW0, sa=0x3956c00]
[164] [3] [0x102a4] CONF [NPU_GETW1, len=16384]
[164] [3] [0x102a8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[164] [3] [0x102b0] GETW
[164] [3] [0x102b2] NOP 
[164] [0] [0x102b4] CONF [NPU_NMEM_FM1, h=14336, w=1]
[164] [0] [0x102bc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[164] [0] [0x102c0] CONF [NPU_NMEM_PS1, h=14336, w=1]
[164] [0] [0x102c8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[164] [0] [0x102cc] CONF [NPU_FMAP1, ch=1024]
[164] [0] [0x102d0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[164] [0] [0x102d8] CONF [NPU_STORE, en=1]
[164] [0] [0x102dc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[164] [0] [0x102e4] CONV [#2464]
[165]     [0x102e6] SYNC [bar]
[165] [3] [0x102e8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[165] [3] [0x102ec] CONF [NPU_GETW0, sa=0x395ac00]
[165] [3] [0x102f4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[165] [3] [0x102fc] GETW
[165] [3] [0x102fe] NOP 
[165] [0] [0x10300] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[165] [0] [0x10304] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[165] [0] [0x10308] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[165] [0] [0x10310] CONF [NPU_STORE, en=1]
[165] [0] [0x10314] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[165] [0] [0x1031c] CONV [#2465]
[166] [0] [0x1031e] NOP 
[166] [0] [0x10320] CONF [NPU_WDMA0_DST0, da=0x60000000]
[166] [0] [0x10328] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[166] [0] [0x1032c] WDMA [bank: 0]
[166] [0] [0x1032e] NOP 
[166] [0] [0x10330] CONF [NPU_NMEM_ST1, h=896, w=14]
[166] [0] [0x10338] CONF [NPU_NEXT1, ch_total=1024, format=10]
[166] [0] [0x1033c] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[166] [0] [0x10344] CONF [NPU_STORE, en=1]
[166] [0] [0x10348] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[166] [0] [0x10350] CONV [#2466]
[167]     [0x10352] SYNC [bar]
[167] [3] [0x10354] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[167] [3] [0x10358] CONF [NPU_GETW0, sa=0x395ec00]
[167] [3] [0x10360] CONF [NPU_GETW1, len=266240]
[167] [3] [0x10368] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[167] [3] [0x10370] GETW
[167] [3] [0x10372] NOP 
[167] [0] [0x10374] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[167] [0] [0x10378] CONF [NPU_NMEM_FM1, h=896, w=14]
[167] [0] [0x10380] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[167] [0] [0x10384] CONF [NPU_NMEM_PS1, h=16, w=2]
[167] [0] [0x1038c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[167] [0] [0x10390] CONF [NPU_NMEM_ST1, h=448, w=7]
[167] [0] [0x10398] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[167] [0] [0x1039c] CONF [NPU_NEXT1, ch_total=256, format=9]
[167] [0] [0x103a4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[167] [0] [0x103ac] CONF [NPU_STORE, en=1]
[167] [0] [0x103b0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[167] [0] [0x103b8] CONV [#2467]
[168]     [0x103ba] SYNC [bar]
[168] [3] [0x103bc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[168] [3] [0x103c0] CONF [NPU_GETW0, sa=0x399fc00]
[168] [3] [0x103c8] CONF [NPU_GETW1, len=659456]
[168] [3] [0x103cc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[168] [3] [0x103d4] GETW
[168] [3] [0x103d6] NOP 
[168] [0] [0x103d8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[168] [0] [0x103dc] CONF [NPU_NMEM_FM1, h=448, w=7]
[168] [0] [0x103e4] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[168] [0] [0x103e8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[168] [0] [0x103ec] CONF [NPU_NMEM_ST1, h=224, w=14]
[168] [0] [0x103f4] CONF [NPU_FMAP1, ch=256]
[168] [0] [0x103f8] CONF [NPU_NEXT1, ch_total=256, format=10]
[168] [0] [0x103fc] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[168] [0] [0x10400] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[168] [0] [0x10408] CONF [NPU_STORE, en=1]
[168] [0] [0x1040c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[168] [0] [0x10414] CONV [#2468]
[169]     [0x10416] SYNC [bar]
[169] [3] [0x10418] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[169] [3] [0x1041c] CONF [NPU_GETW0, sa=0x3a40c00]
[169] [3] [0x10424] CONF [NPU_GETW1, len=278528]
[169] [3] [0x1042c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[169] [3] [0x10434] GETW
[169] [3] [0x10436] NOP 
[169] [0] [0x10438] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[169] [0] [0x1043c] CONF [NPU_NMEM_FM1, h=224, w=14]
[169] [0] [0x10444] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[169] [0] [0x10448] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[169] [0] [0x1044c] CONF [NPU_NMEM_ST1, h=14336, w=1]
[169] [0] [0x10454] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[169] [0] [0x10458] CONF [NPU_NEXT1, ch_total=1024, format=8]
[169] [0] [0x10460] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[169] [0] [0x10464] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[169] [0] [0x1046c] CONF [NPU_STORE, en=1]
[169] [0] [0x10470] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[169] [0] [0x10478] CONV [#2469]
[170] [0] [0x1047a] NOP 
[170] [0] [0x1047c] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[170] [0] [0x10484] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[170] [0] [0x10488] RDMA [bank: 0]
[170]     [0x1048a] SYNC [bar]
[170] [3] [0x1048c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[170] [3] [0x10490] CONF [NPU_GETW0, sa=0x3a84c00]
[170] [3] [0x10498] CONF [NPU_GETW1, len=16384]
[170] [3] [0x1049c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[170] [3] [0x104a4] GETW
[170] [3] [0x104a6] NOP 
[170] [0] [0x104a8] CONF [NPU_NMEM_FM1, h=14336, w=1]
[170] [0] [0x104b0] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[170] [0] [0x104b4] CONF [NPU_NMEM_PS1, h=14336, w=1]
[170] [0] [0x104bc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[170] [0] [0x104c0] CONF [NPU_FMAP1, ch=1024]
[170] [0] [0x104c4] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[170] [0] [0x104cc] CONF [NPU_STORE, en=1]
[170] [0] [0x104d0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[170] [0] [0x104d8] CONV [#2470]
[171]     [0x104da] SYNC [bar]
[171] [3] [0x104dc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[171] [3] [0x104e0] CONF [NPU_GETW0, sa=0x3a88c00]
[171] [3] [0x104e8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[171] [3] [0x104f0] GETW
[171] [3] [0x104f2] NOP 
[171] [0] [0x104f4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[171] [0] [0x104f8] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[171] [0] [0x104fc] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[171] [0] [0x10504] CONF [NPU_STORE, en=1]
[171] [0] [0x10508] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[171] [0] [0x10510] CONV [#2471]
[172] [0] [0x10512] NOP 
[172] [0] [0x10514] CONF [NPU_WDMA0_DST0, da=0x60000000]
[172] [0] [0x1051c] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[172] [0] [0x10520] WDMA [bank: 0]
[172] [0] [0x10522] NOP 
[172] [0] [0x10524] CONF [NPU_NMEM_ST1, h=896, w=14]
[172] [0] [0x1052c] CONF [NPU_NEXT1, ch_total=1024, format=10]
[172] [0] [0x10530] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[172] [0] [0x10538] CONF [NPU_STORE, en=1]
[172] [0] [0x1053c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[172] [0] [0x10544] CONV [#2472]
[173]     [0x10546] SYNC [bar]
[173] [3] [0x10548] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[173] [3] [0x1054c] CONF [NPU_GETW0, sa=0x3a8cc00]
[173] [3] [0x10554] CONF [NPU_GETW1, len=266240]
[173] [3] [0x1055c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[173] [3] [0x10564] GETW
[173] [3] [0x10566] NOP 
[173] [0] [0x10568] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[173] [0] [0x1056c] CONF [NPU_NMEM_FM1, h=896, w=14]
[173] [0] [0x10574] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[173] [0] [0x10578] CONF [NPU_NMEM_PS1, h=16, w=2]
[173] [0] [0x10580] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[173] [0] [0x10584] CONF [NPU_NMEM_ST1, h=448, w=7]
[173] [0] [0x1058c] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[173] [0] [0x10590] CONF [NPU_NEXT1, ch_total=256, format=9]
[173] [0] [0x10598] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[173] [0] [0x105a0] CONF [NPU_STORE, en=1]
[173] [0] [0x105a4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[173] [0] [0x105ac] CONV [#2473]
[174]     [0x105ae] SYNC [bar]
[174] [3] [0x105b0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[174] [3] [0x105b4] CONF [NPU_GETW0, sa=0x3acdc00]
[174] [3] [0x105bc] CONF [NPU_GETW1, len=659456]
[174] [3] [0x105c0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[174] [3] [0x105c8] GETW
[174] [3] [0x105ca] NOP 
[174] [0] [0x105cc] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[174] [0] [0x105d0] CONF [NPU_NMEM_FM1, h=448, w=7]
[174] [0] [0x105d8] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[174] [0] [0x105dc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[174] [0] [0x105e0] CONF [NPU_NMEM_ST1, h=224, w=14]
[174] [0] [0x105e8] CONF [NPU_FMAP1, ch=256]
[174] [0] [0x105ec] CONF [NPU_NEXT1, ch_total=256, format=10]
[174] [0] [0x105f0] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[174] [0] [0x105f4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[174] [0] [0x105fc] CONF [NPU_STORE, en=1]
[174] [0] [0x10600] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[174] [0] [0x10608] CONV [#2474]
[175]     [0x1060a] SYNC [bar]
[175] [3] [0x1060c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[175] [3] [0x10610] CONF [NPU_GETW0, sa=0x3b6ec00]
[175] [3] [0x10618] CONF [NPU_GETW1, len=278528]
[175] [3] [0x10620] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[175] [3] [0x10628] GETW
[175] [3] [0x1062a] NOP 
[175] [0] [0x1062c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[175] [0] [0x10630] CONF [NPU_NMEM_FM1, h=224, w=14]
[175] [0] [0x10638] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[175] [0] [0x1063c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[175] [0] [0x10640] CONF [NPU_NMEM_ST1, h=14336, w=1]
[175] [0] [0x10648] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[175] [0] [0x1064c] CONF [NPU_NEXT1, ch_total=1024, format=8]
[175] [0] [0x10654] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[175] [0] [0x10658] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[175] [0] [0x10660] CONF [NPU_STORE, en=1]
[175] [0] [0x10664] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[175] [0] [0x1066c] CONV [#2475]
[176] [0] [0x1066e] NOP 
[176] [0] [0x10670] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[176] [0] [0x10678] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[176] [0] [0x1067c] RDMA [bank: 0]
[176]     [0x1067e] SYNC [bar]
[176] [3] [0x10680] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[176] [3] [0x10684] CONF [NPU_GETW0, sa=0x3bb2c00]
[176] [3] [0x1068c] CONF [NPU_GETW1, len=16384]
[176] [3] [0x10690] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[176] [3] [0x10698] GETW
[176] [3] [0x1069a] NOP 
[176] [0] [0x1069c] CONF [NPU_NMEM_FM1, h=14336, w=1]
[176] [0] [0x106a4] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[176] [0] [0x106a8] CONF [NPU_NMEM_PS1, h=14336, w=1]
[176] [0] [0x106b0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[176] [0] [0x106b4] CONF [NPU_FMAP1, ch=1024]
[176] [0] [0x106b8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[176] [0] [0x106c0] CONF [NPU_STORE, en=1]
[176] [0] [0x106c4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[176] [0] [0x106cc] CONV [#2476]
[177]     [0x106ce] SYNC [bar]
[177] [3] [0x106d0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[177] [3] [0x106d4] CONF [NPU_GETW0, sa=0x3bb6c00]
[177] [3] [0x106dc] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[177] [3] [0x106e4] GETW
[177] [3] [0x106e6] NOP 
[177] [0] [0x106e8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[177] [0] [0x106ec] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[177] [0] [0x106f0] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[177] [0] [0x106f8] CONF [NPU_STORE, en=1]
[177] [0] [0x106fc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[177] [0] [0x10704] CONV [#2477]
[178] [0] [0x10706] NOP 
[178] [0] [0x10708] CONF [NPU_WDMA0_DST0, da=0x60000000]
[178] [0] [0x10710] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[178] [0] [0x10714] WDMA [bank: 0]
[178] [0] [0x10716] NOP 
[178] [0] [0x10718] CONF [NPU_NMEM_ST1, h=896, w=14]
[178] [0] [0x10720] CONF [NPU_NEXT1, ch_total=1024, format=10]
[178] [0] [0x10724] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[178] [0] [0x1072c] CONF [NPU_STORE, en=1]
[178] [0] [0x10730] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[178] [0] [0x10738] CONV [#2478]
[179]     [0x1073a] SYNC [bar]
[179] [3] [0x1073c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[179] [3] [0x10740] CONF [NPU_GETW0, sa=0x3bbac00]
[179] [3] [0x10748] CONF [NPU_GETW1, len=266240]
[179] [3] [0x10750] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[179] [3] [0x10758] GETW
[179] [3] [0x1075a] NOP 
[179] [0] [0x1075c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[179] [0] [0x10760] CONF [NPU_NMEM_FM1, h=896, w=14]
[179] [0] [0x10768] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[179] [0] [0x1076c] CONF [NPU_NMEM_PS1, h=16, w=2]
[179] [0] [0x10774] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[179] [0] [0x10778] CONF [NPU_NMEM_ST1, h=448, w=7]
[179] [0] [0x10780] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[179] [0] [0x10784] CONF [NPU_NEXT1, ch_total=256, format=9]
[179] [0] [0x1078c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[179] [0] [0x10794] CONF [NPU_STORE, en=1]
[179] [0] [0x10798] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[179] [0] [0x107a0] CONV [#2479]
[180]     [0x107a2] SYNC [bar]
[180] [3] [0x107a4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[180] [3] [0x107a8] CONF [NPU_GETW0, sa=0x3bfbc00]
[180] [3] [0x107b0] CONF [NPU_GETW1, len=659456]
[180] [3] [0x107b4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[180] [3] [0x107bc] GETW
[180] [3] [0x107be] NOP 
[180] [0] [0x107c0] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[180] [0] [0x107c4] CONF [NPU_NMEM_FM1, h=448, w=7]
[180] [0] [0x107cc] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[180] [0] [0x107d0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[180] [0] [0x107d4] CONF [NPU_NMEM_ST1, h=224, w=14]
[180] [0] [0x107dc] CONF [NPU_FMAP1, ch=256]
[180] [0] [0x107e0] CONF [NPU_NEXT1, ch_total=256, format=10]
[180] [0] [0x107e4] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[180] [0] [0x107e8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[180] [0] [0x107f0] CONF [NPU_STORE, en=1]
[180] [0] [0x107f4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[180] [0] [0x107fc] CONV [#2480]
[181]     [0x107fe] SYNC [bar]
[181] [3] [0x10800] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[181] [3] [0x10804] CONF [NPU_GETW0, sa=0x3c9cc00]
[181] [3] [0x1080c] CONF [NPU_GETW1, len=278528]
[181] [3] [0x10814] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[181] [3] [0x1081c] GETW
[181] [3] [0x1081e] NOP 
[181] [0] [0x10820] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[181] [0] [0x10824] CONF [NPU_NMEM_FM1, h=224, w=14]
[181] [0] [0x1082c] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[181] [0] [0x10830] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[181] [0] [0x10834] CONF [NPU_NMEM_ST1, h=14336, w=1]
[181] [0] [0x1083c] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[181] [0] [0x10840] CONF [NPU_NEXT1, ch_total=1024, format=8]
[181] [0] [0x10848] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[181] [0] [0x1084c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[181] [0] [0x10854] CONF [NPU_STORE, en=1]
[181] [0] [0x10858] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[181] [0] [0x10860] CONV [#2481]
[182] [0] [0x10862] NOP 
[182] [0] [0x10864] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[182] [0] [0x1086c] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[182] [0] [0x10870] RDMA [bank: 0]
[182]     [0x10872] SYNC [bar]
[182] [3] [0x10874] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[182] [3] [0x10878] CONF [NPU_GETW0, sa=0x3ce0c00]
[182] [3] [0x10880] CONF [NPU_GETW1, len=16384]
[182] [3] [0x10884] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[182] [3] [0x1088c] GETW
[182] [3] [0x1088e] NOP 
[182] [0] [0x10890] CONF [NPU_NMEM_FM1, h=14336, w=1]
[182] [0] [0x10898] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[182] [0] [0x1089c] CONF [NPU_NMEM_PS1, h=14336, w=1]
[182] [0] [0x108a4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[182] [0] [0x108a8] CONF [NPU_FMAP1, ch=1024]
[182] [0] [0x108ac] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[182] [0] [0x108b4] CONF [NPU_STORE, en=1]
[182] [0] [0x108b8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[182] [0] [0x108c0] CONV [#2482]
[183]     [0x108c2] SYNC [bar]
[183] [3] [0x108c4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[183] [3] [0x108c8] CONF [NPU_GETW0, sa=0x3ce4c00]
[183] [3] [0x108d0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[183] [3] [0x108d8] GETW
[183] [3] [0x108da] NOP 
[183] [0] [0x108dc] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[183] [0] [0x108e0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[183] [0] [0x108e4] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[183] [0] [0x108ec] CONF [NPU_STORE, en=1]
[183] [0] [0x108f0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[183] [0] [0x108f8] CONV [#2483]
[184] [0] [0x108fa] NOP 
[184] [0] [0x108fc] CONF [NPU_WDMA0_DST0, da=0x60000000]
[184] [0] [0x10904] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=1]
[184] [0] [0x10908] WDMA [bank: 0]
[184] [0] [0x1090a] NOP 
[184] [0] [0x1090c] CONF [NPU_NMEM_ST1, h=896, w=14]
[184] [0] [0x10914] CONF [NPU_NEXT1, ch_total=1024, format=10]
[184] [0] [0x10918] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[184] [0] [0x10920] CONF [NPU_STORE, en=1]
[184] [0] [0x10924] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[184] [0] [0x1092c] CONV [#2484]
[185]     [0x1092e] SYNC [bar]
[185] [3] [0x10930] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[185] [3] [0x10934] CONF [NPU_GETW0, sa=0x3ce8c00]
[185] [3] [0x1093c] CONF [NPU_GETW1, len=266240]
[185] [3] [0x10944] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[185] [3] [0x1094c] GETW
[185] [3] [0x1094e] NOP 
[185] [0] [0x10950] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[185] [0] [0x10954] CONF [NPU_NMEM_FM1, h=896, w=14]
[185] [0] [0x1095c] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[185] [0] [0x10960] CONF [NPU_NMEM_PS1, h=16, w=2]
[185] [0] [0x10968] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[185] [0] [0x1096c] CONF [NPU_NMEM_ST1, h=448, w=7]
[185] [0] [0x10974] CONF [NPU_NEXT0, ch_end=255, ch_start=0]
[185] [0] [0x10978] CONF [NPU_NEXT1, ch_total=256, format=9]
[185] [0] [0x10980] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[185] [0] [0x10988] CONF [NPU_STORE, en=1]
[185] [0] [0x1098c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[185] [0] [0x10994] CONV [#2485]
[186]     [0x10996] SYNC [bar]
[186] [3] [0x10998] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[186] [3] [0x1099c] CONF [NPU_GETW0, sa=0x3d29c00]
[186] [3] [0x109a4] CONF [NPU_GETW1, len=659456]
[186] [3] [0x109a8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[186] [3] [0x109b0] GETW
[186] [3] [0x109b2] NOP 
[186] [0] [0x109b4] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[186] [0] [0x109b8] CONF [NPU_NMEM_FM1, h=448, w=7]
[186] [0] [0x109c0] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[186] [0] [0x109c4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[186] [0] [0x109c8] CONF [NPU_NMEM_ST1, h=224, w=14]
[186] [0] [0x109d0] CONF [NPU_FMAP1, ch=256]
[186] [0] [0x109d4] CONF [NPU_NEXT1, ch_total=256, format=10]
[186] [0] [0x109d8] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[186] [0] [0x109dc] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[186] [0] [0x109e4] CONF [NPU_STORE, en=1]
[186] [0] [0x109e8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[186] [0] [0x109f0] CONV [#2486]
[187]     [0x109f2] SYNC [bar]
[187] [3] [0x109f4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[187] [3] [0x109f8] CONF [NPU_GETW0, sa=0x3dcac00]
[187] [3] [0x10a00] CONF [NPU_GETW1, len=278528]
[187] [3] [0x10a08] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[187] [3] [0x10a10] GETW
[187] [3] [0x10a12] NOP 
[187] [0] [0x10a14] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[187] [0] [0x10a18] CONF [NPU_NMEM_FM1, h=224, w=14]
[187] [0] [0x10a20] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[187] [0] [0x10a24] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[187] [0] [0x10a28] CONF [NPU_NMEM_ST1, h=14336, w=1]
[187] [0] [0x10a30] CONF [NPU_NEXT0, ch_end=1023, ch_start=0]
[187] [0] [0x10a34] CONF [NPU_NEXT1, ch_total=1024, format=8]
[187] [0] [0x10a3c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[187] [0] [0x10a40] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[187] [0] [0x10a48] CONF [NPU_STORE, en=1]
[187] [0] [0x10a4c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[187] [0] [0x10a54] CONV [#2487]
[188] [0] [0x10a56] NOP 
[188] [0] [0x10a58] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[188] [0] [0x10a60] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[188] [0] [0x10a64] RDMA [bank: 0]
[188]     [0x10a66] SYNC [bar]
[188] [3] [0x10a68] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[188] [3] [0x10a6c] CONF [NPU_GETW0, sa=0x3e0ec00]
[188] [3] [0x10a74] CONF [NPU_GETW1, len=16384]
[188] [3] [0x10a78] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[188] [3] [0x10a80] GETW
[188] [3] [0x10a82] NOP 
[188] [0] [0x10a84] CONF [NPU_NMEM_FM1, h=14336, w=1]
[188] [0] [0x10a8c] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[188] [0] [0x10a90] CONF [NPU_NMEM_PS1, h=14336, w=1]
[188] [0] [0x10a98] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[188] [0] [0x10a9c] CONF [NPU_FMAP1, ch=1024]
[188] [0] [0x10aa0] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[188] [0] [0x10aa8] CONF [NPU_STORE, en=1]
[188] [0] [0x10aac] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[188] [0] [0x10ab4] CONV [#2488]
[189] [0] [0x10ab6] NOP 
[189] [0] [0x10ab8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[189] [0] [0x10abc] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[189] [0] [0x10ac0] CONF [NPU_NMEM_ST1, h=896, w=14]
[189] [0] [0x10ac8] CONF [NPU_NEXT1, ch_total=1024, format=10]
[189] [0] [0x10acc] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[189] [0] [0x10ad4] CONF [NPU_STORE, en=1]
[189] [0] [0x10ad8] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[189] [0] [0x10ae0] CONV [#2489]
[190]     [0x10ae2] SYNC [bar]
[190] [3] [0x10ae4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[190] [3] [0x10ae8] CONF [NPU_GETW0, sa=0x3e12c00]
[190] [3] [0x10af0] CONF [NPU_GETW1, len=2129920]
[190] [3] [0x10af8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[190] [3] [0x10b00] GETW
[190] [3] [0x10b02] NOP 
[190] [0] [0x10b04] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[190] [0] [0x10b08] CONF [NPU_NMEM_FM1, h=896, w=14]
[190] [0] [0x10b10] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[190] [0] [0x10b14] CONF [NPU_NMEM_PS1, h=16, w=2]
[190] [0] [0x10b1c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[190] [0] [0x10b20] CONF [NPU_NMEM_ST1, h=14336, w=1]
[190] [0] [0x10b28] CONF [NPU_NEXT0, ch_end=2047, ch_start=0]
[190] [0] [0x10b2c] CONF [NPU_NEXT1, ch_total=2048, format=8]
[190] [0] [0x10b34] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[190] [0] [0x10b3c] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[190] [0] [0x10b44] CONF [NPU_STORE, en=1]
[190] [0] [0x10b48] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[190] [0] [0x10b50] CONV [#2490]
[191] [0] [0x10b52] NOP 
[191] [0] [0x10b54] CONF [NPU_WDMA0_DST0, da=0x60000000]
[191] [0] [0x10b5c] CONF [NPU_WDMA0_DST1, pitch=32768]
[191] [0] [0x10b60] CONF [NPU_WDMA0_DST2, len=32768]
[191] [0] [0x10b64] CONF [NPU_WDMA0_BLK, line=6]
[191] [0] [0x10b68] CONF [NPU_NMEM_WDMA1, h=7, w=1]
[191] [0] [0x10b6c] CONF [NPU_NMEM_WDMA2, l=2048]
[191] [0] [0x10b70] WDMA [bank: 0]
[191]     [0x10b72] SYNC [bar]
[191] [3] [0x10b74] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[191] [3] [0x10b78] CONF [NPU_GETW0, sa=0x401ac00]
[191] [3] [0x10b80] CONF [NPU_GETW1, len=532480]
[191] [3] [0x10b88] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[191] [3] [0x10b90] GETW
[191] [3] [0x10b92] NOP 
[191] [0] [0x10b94] CONF [NPU_NMEM_ST1, h=896, w=7]
[191] [0] [0x10b9c] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[191] [0] [0x10ba0] CONF [NPU_NEXT1, ch_total=512, format=9]
[191] [0] [0x10ba8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[191] [0] [0x10bb0] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[191] [0] [0x10bb8] CONF [NPU_STORE, en=1]
[191] [0] [0x10bbc] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[191] [0] [0x10bc4] CONV [#2491]
[192]     [0x10bc6] SYNC [bar]
[192] [3] [0x10bc8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[192] [3] [0x10bcc] CONF [NPU_GETW0, sa=0x409cc00]
[192] [3] [0x10bd4] CONF [NPU_GETW1, len=2629632]
[192] [3] [0x10bd8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[192] [3] [0x10be0] GETW
[192] [3] [0x10be2] NOP 
[192] [0] [0x10be4] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[192] [0] [0x10be8] CONF [NPU_NMEM_FM1, h=896, w=7]
[192] [0] [0x10bec] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[192] [0] [0x10bf0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[192] [0] [0x10bf4] CONF [NPU_NMEM_ST1, h=224, w=7]
[192] [0] [0x10bf8] CONF [NPU_FMAP1, ch=512]
[192] [0] [0x10bfc] CONF [NPU_NEXT1, ch_total=512, format=10]
[192] [0] [0x10c00] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[192] [0] [0x10c04] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[192] [0] [0x10c0c] CONF [NPU_TRIM, wo=0, wv=0, w=1, ho=0, hm=1]
[192] [0] [0x10c14] CONF [NPU_STORE, en=1]
[192] [0] [0x10c18] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[192] [0] [0x10c20] CONV [#2492]
[193]     [0x10c22] SYNC [bar]
[193] [3] [0x10c24] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[193] [3] [0x10c28] CONF [NPU_GETW0, sa=0x431ec00]
[193] [3] [0x10c30] CONF [NPU_GETW1, len=1081344]
[193] [3] [0x10c38] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[193] [3] [0x10c40] GETW
[193] [3] [0x10c42] NOP 
[193] [0] [0x10c44] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[193] [0] [0x10c48] CONF [NPU_NMEM_FM1, h=224, w=7]
[193] [0] [0x10c4c] CONF [NPU_NMEM_PS0, offset_x=511, offset_y=0, config=1]
[193] [0] [0x10c54] CONF [NPU_NMEM_PS1, h=8, w=1]
[193] [0] [0x10c5c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[193] [0] [0x10c60] CONF [NPU_NMEM_ST1, h=14336, w=1]
[193] [0] [0x10c68] CONF [NPU_FMAP0, row=7, col=7]
[193] [0] [0x10c70] CONF [NPU_NEXT0, ch_end=2047, ch_start=0]
[193] [0] [0x10c74] CONF [NPU_NEXT1, ch_total=2048, format=8]
[193] [0] [0x10c7c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[193] [0] [0x10c80] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[193] [0] [0x10c88] CONF [NPU_TRIM, wo=0, wv=0, w=0, ho=0, hm=0]
[193] [0] [0x10c90] CONF [NPU_STORE, en=1]
[193] [0] [0x10c94] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[193] [0] [0x10c9c] CONV [#2493]
[194] [0] [0x10c9e] NOP 
[194] [0] [0x10ca0] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[194] [0] [0x10ca8] CONF [NPU_RDMA0_SRC1, pitch=32768]
[194] [0] [0x10cac] CONF [NPU_RDMA0_SRC2, len=32768]
[194] [0] [0x10cb0] CONF [NPU_RDMA0_BLK, line=6]
[194] [0] [0x10cb4] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[194] [0] [0x10cb8] CONF [NPU_NMEM_RDMA1, h=7, w=1]
[194] [0] [0x10cbc] CONF [NPU_NMEM_RDMA2, l=2048]
[194] [0] [0x10cc0] RDMA [bank: 0]
[194]     [0x10cc2] SYNC [bar]
[194] [3] [0x10cc4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[194] [3] [0x10cc8] CONF [NPU_GETW0, sa=0x4426c00]
[194] [3] [0x10cd0] CONF [NPU_GETW1, len=32768]
[194] [3] [0x10cd4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[194] [3] [0x10cdc] GETW
[194] [3] [0x10cde] NOP 
[194] [0] [0x10ce0] CONF [NPU_NMEM_FM1, h=14336, w=1]
[194] [0] [0x10ce8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[194] [0] [0x10cec] CONF [NPU_NMEM_PS1, h=14336, w=1]
[194] [0] [0x10cf0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[194] [0] [0x10cf4] CONF [NPU_FMAP1, ch=2048]
[194] [0] [0x10cf8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[194] [0] [0x10d00] CONF [NPU_STORE, en=1]
[194] [0] [0x10d04] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[194] [0] [0x10d0c] CONV [#2494]
[195]     [0x10d0e] SYNC [bar]
[195] [3] [0x10d10] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[195] [3] [0x10d14] CONF [NPU_GETW0, sa=0x442ec00]
[195] [3] [0x10d1c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[195] [3] [0x10d24] GETW
[195] [3] [0x10d26] NOP 
[195] [0] [0x10d28] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[195] [0] [0x10d2c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[195] [0] [0x10d30] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[195] [0] [0x10d38] CONF [NPU_STORE, en=1]
[195] [0] [0x10d3c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[195] [0] [0x10d44] CONV [#2495]
[196] [0] [0x10d46] NOP 
[196] [0] [0x10d48] CONF [NPU_WDMA0_DST0, da=0x60000000]
[196] [0] [0x10d50] WDMA [bank: 0]
[196] [0] [0x10d52] NOP 
[196] [0] [0x10d54] CONF [NPU_NMEM_ST1, h=896, w=7]
[196] [0] [0x10d5c] CONF [NPU_NEXT1, ch_total=2048, format=10]
[196] [0] [0x10d60] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[196] [0] [0x10d68] CONF [NPU_STORE, en=1]
[196] [0] [0x10d6c] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[196] [0] [0x10d74] CONV [#2496]
[197]     [0x10d76] SYNC [bar]
[197] [3] [0x10d78] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[197] [3] [0x10d7c] CONF [NPU_GETW0, sa=0x4436c00]
[197] [3] [0x10d84] CONF [NPU_GETW1, len=1056768]
[197] [3] [0x10d8c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[197] [3] [0x10d94] GETW
[197] [3] [0x10d96] NOP 
[197] [0] [0x10d98] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[197] [0] [0x10d9c] CONF [NPU_NMEM_FM1, h=896, w=7]
[197] [0] [0x10da4] CONF [NPU_NMEM_PS0, offset_x=511, offset_y=0, config=2]
[197] [0] [0x10da8] CONF [NPU_NMEM_PS1, h=8, w=1]
[197] [0] [0x10dac] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[197] [0] [0x10db0] CONF [NPU_NMEM_ST1, h=448, w=4]
[197] [0] [0x10db8] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[197] [0] [0x10dbc] CONF [NPU_NEXT1, ch_total=512, format=9]
[197] [0] [0x10dc4] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[197] [0] [0x10dcc] CONF [NPU_STORE, en=1]
[197] [0] [0x10dd0] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[197] [0] [0x10dd8] CONV [#2497]
[198]     [0x10dda] SYNC [bar]
[198] [3] [0x10ddc] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[198] [3] [0x10de0] CONF [NPU_GETW0, sa=0x4538c00]
[198] [3] [0x10de8] CONF [NPU_GETW1, len=2629632]
[198] [3] [0x10dec] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[198] [3] [0x10df4] GETW
[198] [3] [0x10df6] NOP 
[198] [0] [0x10df8] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[198] [0] [0x10dfc] CONF [NPU_NMEM_FM1, h=448, w=4]
[198] [0] [0x10e04] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=1]
[198] [0] [0x10e0c] CONF [NPU_NMEM_PS1, h=16, w=2]
[198] [0] [0x10e14] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[198] [0] [0x10e18] CONF [NPU_NMEM_ST1, h=224, w=7]
[198] [0] [0x10e20] CONF [NPU_FMAP1, ch=512]
[198] [0] [0x10e24] CONF [NPU_NEXT1, ch_total=512, format=10]
[198] [0] [0x10e28] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[198] [0] [0x10e2c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[198] [0] [0x10e34] CONF [NPU_STORE, en=1]
[198] [0] [0x10e38] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[198] [0] [0x10e40] CONV [#2498]
[199]     [0x10e42] SYNC [bar]
[199] [3] [0x10e44] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[199] [3] [0x10e48] CONF [NPU_GETW0, sa=0x47bac00]
[199] [3] [0x10e50] CONF [NPU_GETW1, len=1081344]
[199] [3] [0x10e58] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[199] [3] [0x10e60] GETW
[199] [3] [0x10e62] NOP 
[199] [0] [0x10e64] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[199] [0] [0x10e68] CONF [NPU_NMEM_FM1, h=224, w=7]
[199] [0] [0x10e70] CONF [NPU_NMEM_PS0, offset_x=511, offset_y=0, config=2]
[199] [0] [0x10e78] CONF [NPU_NMEM_PS1, h=8, w=1]
[199] [0] [0x10e80] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[199] [0] [0x10e84] CONF [NPU_NMEM_ST1, h=14336, w=1]
[199] [0] [0x10e8c] CONF [NPU_NEXT0, ch_end=2047, ch_start=0]
[199] [0] [0x10e90] CONF [NPU_NEXT1, ch_total=2048, format=8]
[199] [0] [0x10e98] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[199] [0] [0x10e9c] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[199] [0] [0x10ea4] CONF [NPU_STORE, en=1]
[199] [0] [0x10ea8] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[199] [0] [0x10eb0] CONV [#2499]
[200] [0] [0x10eb2] NOP 
[200] [0] [0x10eb4] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[200] [0] [0x10ebc] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=1]
[200] [0] [0x10ec0] RDMA [bank: 0]
[200]     [0x10ec2] SYNC [bar]
[200] [3] [0x10ec4] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[200] [3] [0x10ec8] CONF [NPU_GETW0, sa=0x48c2c00]
[200] [3] [0x10ed0] CONF [NPU_GETW1, len=32768]
[200] [3] [0x10ed4] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[200] [3] [0x10edc] GETW
[200] [3] [0x10ede] NOP 
[200] [0] [0x10ee0] CONF [NPU_NMEM_FM1, h=14336, w=1]
[200] [0] [0x10ee8] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[200] [0] [0x10eec] CONF [NPU_NMEM_PS1, h=14336, w=1]
[200] [0] [0x10ef0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[200] [0] [0x10ef4] CONF [NPU_FMAP1, ch=2048]
[200] [0] [0x10ef8] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[200] [0] [0x10f00] CONF [NPU_STORE, en=1]
[200] [0] [0x10f04] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[200] [0] [0x10f0c] CONV [#2500]
[201]     [0x10f0e] SYNC [bar]
[201] [3] [0x10f10] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[201] [3] [0x10f14] CONF [NPU_GETW0, sa=0x48cac00]
[201] [3] [0x10f1c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[201] [3] [0x10f24] GETW
[201] [3] [0x10f26] NOP 
[201] [0] [0x10f28] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[201] [0] [0x10f2c] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[201] [0] [0x10f30] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=19]
[201] [0] [0x10f38] CONF [NPU_STORE, en=1]
[201] [0] [0x10f3c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=1, order=0]
[201] [0] [0x10f44] CONV [#2501]
[202] [0] [0x10f46] NOP 
[202] [0] [0x10f48] CONF [NPU_WDMA0_DST0, da=0x60000000]
[202] [0] [0x10f50] CONF [NPU_NMEM_WDMA0, offset_x=0, offset_y=0, config=2]
[202] [0] [0x10f54] WDMA [bank: 0]
[202] [0] [0x10f56] NOP 
[202] [0] [0x10f58] CONF [NPU_NMEM_ST1, h=896, w=7]
[202] [0] [0x10f60] CONF [NPU_NEXT1, ch_total=2048, format=10]
[202] [0] [0x10f64] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[202] [0] [0x10f6c] CONF [NPU_STORE, en=1]
[202] [0] [0x10f70] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[202] [0] [0x10f78] CONV [#2502]
[203]     [0x10f7a] SYNC [bar]
[203] [3] [0x10f7c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[203] [3] [0x10f80] CONF [NPU_GETW0, sa=0x48d2c00]
[203] [3] [0x10f88] CONF [NPU_GETW1, len=1056768]
[203] [3] [0x10f90] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[203] [3] [0x10f98] GETW
[203] [3] [0x10f9a] NOP 
[203] [0] [0x10f9c] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[203] [0] [0x10fa0] CONF [NPU_NMEM_FM1, h=896, w=7]
[203] [0] [0x10fa8] CONF [NPU_NMEM_PS0, offset_x=511, offset_y=0, config=1]
[203] [0] [0x10fac] CONF [NPU_NMEM_PS1, h=8, w=1]
[203] [0] [0x10fb0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[203] [0] [0x10fb4] CONF [NPU_NMEM_ST1, h=448, w=4]
[203] [0] [0x10fbc] CONF [NPU_NEXT0, ch_end=511, ch_start=0]
[203] [0] [0x10fc0] CONF [NPU_NEXT1, ch_total=512, format=9]
[203] [0] [0x10fc8] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[203] [0] [0x10fd0] CONF [NPU_STORE, en=1]
[203] [0] [0x10fd4] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[203] [0] [0x10fdc] CONV [#2503]
[204]     [0x10fde] SYNC [bar]
[204] [3] [0x10fe0] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[204] [3] [0x10fe4] CONF [NPU_GETW0, sa=0x49d4c00]
[204] [3] [0x10fec] CONF [NPU_GETW1, len=2629632]
[204] [3] [0x10ff0] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[204] [3] [0x10ff8] GETW
[204] [3] [0x10ffa] NOP 
[204] [0] [0x10ffc] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[204] [0] [0x11000] CONF [NPU_NMEM_FM1, h=448, w=4]
[204] [0] [0x11008] CONF [NPU_NMEM_PS0, offset_x=510, offset_y=0, config=2]
[204] [0] [0x11010] CONF [NPU_NMEM_PS1, h=16, w=2]
[204] [0] [0x11018] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[204] [0] [0x1101c] CONF [NPU_NMEM_ST1, h=224, w=7]
[204] [0] [0x11024] CONF [NPU_FMAP1, ch=512]
[204] [0] [0x11028] CONF [NPU_NEXT1, ch_total=512, format=10]
[204] [0] [0x1102c] CONF [NPU_ZPAD, b=1, r=1, l=1, t=1]
[204] [0] [0x11030] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=0]
[204] [0] [0x11038] CONF [NPU_STORE, en=1]
[204] [0] [0x1103c] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=0, order=2]
[204] [0] [0x11044] CONV [#2504]
[205]     [0x11046] SYNC [bar]
[205] [3] [0x11048] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[205] [3] [0x1104c] CONF [NPU_GETW0, sa=0x4c56c00]
[205] [3] [0x11054] CONF [NPU_GETW1, len=1081344]
[205] [3] [0x1105c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[205] [3] [0x11064] GETW
[205] [3] [0x11066] NOP 
[205] [0] [0x11068] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=2]
[205] [0] [0x1106c] CONF [NPU_NMEM_FM1, h=224, w=7]
[205] [0] [0x11074] CONF [NPU_NMEM_PS0, offset_x=511, offset_y=0, config=1]
[205] [0] [0x1107c] CONF [NPU_NMEM_PS1, h=8, w=1]
[205] [0] [0x11084] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[205] [0] [0x11088] CONF [NPU_NMEM_ST1, h=14336, w=1]
[205] [0] [0x11090] CONF [NPU_NEXT0, ch_end=2047, ch_start=0]
[205] [0] [0x11094] CONF [NPU_NEXT1, ch_total=2048, format=8]
[205] [0] [0x1109c] CONF [NPU_ZPAD, b=0, r=0, l=0, t=0]
[205] [0] [0x110a0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=2]
[205] [0] [0x110a8] CONF [NPU_STORE, en=1]
[205] [0] [0x110ac] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=0, bn=0, order=0]
[205] [0] [0x110b4] CONV [#2505]
[206] [0] [0x110b6] NOP 
[206] [0] [0x110b8] CONF [NPU_RDMA0_SRC0, sa=0x60000000]
[206] [0] [0x110c0] CONF [NPU_NMEM_RDMA0, offset_x=0, offset_y=0, config=2]
[206] [0] [0x110c4] RDMA [bank: 0]
[206]     [0x110c6] SYNC [bar]
[206] [3] [0x110c8] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[206] [3] [0x110cc] CONF [NPU_GETW0, sa=0x4d5ec00]
[206] [3] [0x110d4] CONF [NPU_GETW1, len=32768]
[206] [3] [0x110d8] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[206] [3] [0x110e0] GETW
[206] [3] [0x110e2] NOP 
[206] [0] [0x110e4] CONF [NPU_NMEM_FM1, h=14336, w=1]
[206] [0] [0x110ec] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=1]
[206] [0] [0x110f0] CONF [NPU_NMEM_PS1, h=14336, w=1]
[206] [0] [0x110f4] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[206] [0] [0x110f8] CONF [NPU_FMAP1, ch=2048]
[206] [0] [0x110fc] CONF [NPU_CONV, en=1, ch_resume=1, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=15]
[206] [0] [0x11104] CONF [NPU_STORE, en=1]
[206] [0] [0x11108] CONF [NPU_PCONV, en=1, shift=0, pool=0, relu=1, bn=1, order=0]
[206] [0] [0x11110] CONV [#2506]
[207] [0] [0x11112] NOP 
[207] [0] [0x11114] CONF [NPU_WDMA0_DST0, da=0x60000000]
[207] [0] [0x1111c] WDMA [bank: 0]
[207]     [0x1111e] SYNC [bar]
[207] [0] [0x11120] INTR [tgt: 81]
[207]     [0x11122] SYNC [wfc]
[208] [0] [0x11124] CONF [NPU_RDMA0_SRC0, sa=0x60038000]
[208] [0] [0x1112c] CONF [NPU_RDMA0_BLK, line=0]
[208] [0] [0x11130] CONF [NPU_NMEM_RDMA1, h=1, w=1]
[208] [0] [0x11134] RDMA [bank: 0]
[208] [0] [0x11136] NOP 
[208] [0] [0x11138] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=2]
[208] [0] [0x1113c] CONF [NPU_NMEM_PS1, h=2048, w=1]
[208] [0] [0x11140] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=1]
[208] [0] [0x11144] CONF [NPU_NMEM_ST1, h=128, w=1]
[208] [0] [0x11148] CONF [NPU_FMAP0, row=1, col=1]
[208] [0] [0x11150] CONF [NPU_NEXT1, ch_total=2048, format=10]
[208] [0] [0x11154] CONF [NPU_CONV, en=0, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=2, zero=0, step=0, hstride2=0, mode=19]
[208] [0] [0x1115c] CONF [NPU_STORE, en=1]
[208] [0] [0x11160] CONF [NPU_PCONV, en=0, shift=0, pool=0, relu=0, bn=0, order=0]
[208] [0] [0x11168] CONV [#2507]
[209]     [0x1116a] SYNC [bar]
[209] [3] [0x1116c] CONF [NPU_LWT, prefetch=0, w16b=0, decomp=0]
[209] [3] [0x11170] CONF [NPU_GETW0, sa=0x4d66c00]
[209] [3] [0x11178] CONF [NPU_GETW1, len=4128]
[209] [3] [0x1117c] CONF [NPU_NMEM_WT, restart=1, sa=0x0, ea=0x1ff]
[209] [3] [0x11184] GETW
[209] [3] [0x11186] NOP 
[209] [0] [0x11188] CONF [NPU_NMEM_FM0, offset_x=0, offset_y=0, config=1]
[209] [0] [0x1118c] CONF [NPU_NMEM_FM1, h=128, w=1]
[209] [0] [0x11190] CONF [NPU_NMEM_PS0, offset_x=0, offset_y=0, config=0]
[209] [0] [0x11194] CONF [NPU_NMEM_PS1, h=0, w=0]
[209] [0] [0x1119c] CONF [NPU_NMEM_PS2, l=0]
[209] [0] [0x111a0] CONF [NPU_NMEM_ST0, offset_x=0, offset_y=0, config=2]
[209] [0] [0x111a4] CONF [NPU_NMEM_ST1, h=2, w=1]
[209] [0] [0x111a8] CONF [NPU_FMAP0, row=128, col=16]
[209] [0] [0x111b0] CONF [NPU_FMAP1, ch=1]
[209] [0] [0x111b4] CONF [NPU_NEXT0, ch_end=1, ch_start=0]
[209] [0] [0x111b8] CONF [NPU_NEXT1, ch_total=2, format=8]
[209] [0] [0x111c0] CONF [NPU_CONV, en=1, ch_resume=0, full_ch=1, ps_och=0, add_shift=0, pformat=1, zero=0, step=0, hstride2=0, mode=8]
[209] [0] [0x111c8] CONF [NPU_STORE, en=1]
[209] [0] [0x111cc] CONF [NPU_PCONV, en=1, shift=0, pool=1, relu=0, bn=0, order=4]
[209] [0] [0x111d4] CONF [NPU_POOL, zpad_r=0, zpad_l=0, zpad_b=0, zpad_t=0, stride=0, size=0, mode=3]
[209] [0] [0x111dc] CONF [NPU_GAP, shift=9, mul=16384]
[209] [0] [0x111e4] CONV [#2508]
[209] [0] [0x111e6] NOP 
[209] [0] [0x111e8] CONF [NPU_WDMA0_DST0, da=0x800000]
[209] [0] [0x111f0] CONF [NPU_WDMA0_DST1, pitch=32]
[209] [0] [0x111f4] CONF [NPU_WDMA0_DST2, len=32]
[209] [0] [0x111f8] CONF [NPU_WDMA0_BLK, line=0]
[209] [0] [0x111fc] CONF [NPU_NMEM_WDMA1, h=1, w=1]
[209] [0] [0x11200] CONF [NPU_NMEM_WDMA2, l=2]
[209] [0] [0x11204] WDMA [bank: 0]
[209]     [0x11206] SYNC [bar]
[209] [0] [0x11208] INTR [tgt: 81]
[209] [0] [0x1120a] NOP 
