Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 15:54:55 2018
| Host         : DESKTOP-RTPENS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.734        0.000                      0                  256        0.190        0.000                      0                  256        3.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.734        0.000                      0                  256        0.190        0.000                      0                  256       19.363        0.000                       0                   129  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.734ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/x_dir_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.293ns (33.631%)  route 4.525ns (66.369%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.237 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          1.767     3.642    vga_con/y_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I3_O)        0.310     3.952 f  vga_con/x_dir[9]_i_9/O
                         net (fo=6, routed)           0.812     4.764    vga_con/x_dir[9]_i_9_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I2_O)        0.150     4.914 r  vga_con/x_dir[9]_i_2/O
                         net (fo=1, routed)           0.685     5.600    vga_con/x_dir[9]_i_2_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.332     5.932 r  vga_con/x_dir[9]_i_1/O
                         net (fo=1, routed)           0.000     5.932    vga_con/x_dir[9]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  vga_con/x_dir_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.507    38.237    vga_con/clk_out1
    SLICE_X5Y31          FDRE                                         r  vga_con/x_dir_reg[9]/C
                         clock pessimism              0.564    38.801    
                         clock uncertainty           -0.164    38.637    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.029    38.666    vga_con/x_dir_reg[9]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 32.734    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.501ns (31.040%)  route 3.335ns (68.960%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.244 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.074     3.949    vga_con/y_0
    SLICE_X3Y36          FDRE                                         r  vga_con/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.514    38.244    vga_con/clk_out1
    SLICE_X3Y36          FDRE                                         r  vga_con/cnt_reg[29]/C
                         clock pessimism              0.578    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.615    38.043    vga_con/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         38.043    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.501ns (31.040%)  route 3.335ns (68.960%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.244 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.074     3.949    vga_con/y_0
    SLICE_X3Y36          FDRE                                         r  vga_con/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.514    38.244    vga_con/clk_out1
    SLICE_X3Y36          FDRE                                         r  vga_con/cnt_reg[30]/C
                         clock pessimism              0.578    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.615    38.043    vga_con/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         38.043    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.501ns (31.040%)  route 3.335ns (68.960%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.244 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.074     3.949    vga_con/y_0
    SLICE_X3Y36          FDRE                                         r  vga_con/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.514    38.244    vga_con/clk_out1
    SLICE_X3Y36          FDRE                                         r  vga_con/cnt_reg[31]/C
                         clock pessimism              0.578    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.615    38.043    vga_con/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         38.043    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.171ns  (required time - arrival time)
  Source:                 vga_con/x_cor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            colors/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.650ns (31.443%)  route 3.598ns (68.557%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.239 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.627    -0.885    vga_con/clk_out1
    SLICE_X6Y33          FDRE                                         r  vga_con/x_cor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  vga_con/x_cor_reg[3]/Q
                         net (fo=7, routed)           0.840     0.473    vga_con/x[3]
    SLICE_X7Y34          LUT5 (Prop_lut5_I3_O)        0.124     0.597 r  vga_con/_carry__0_i_6/O
                         net (fo=1, routed)           0.647     1.244    vga_con/_carry__0_i_6_n_0
    SLICE_X5Y34          LUT3 (Prop_lut3_I2_O)        0.124     1.368 r  vga_con/_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     1.368    colors/h_count_reg[7][2]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.766 r  colors/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.766    colors/_carry__0_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.923 r  colors/_carry__1/CO[1]
                         net (fo=3, routed)           1.160     3.082    colors/_carry__1_n_2
    SLICE_X1Y34          LUT6 (Prop_lut6_I2_O)        0.329     3.411 r  colors/blue[3]_i_1/O
                         net (fo=4, routed)           0.952     4.363    colors/blue[3]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  colors/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.509    38.239    colors/clk_out1
    SLICE_X1Y31          FDRE                                         r  colors/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.564    38.803    
                         clock uncertainty           -0.164    38.639    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.105    38.534    colors/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 34.171    

Slack (MET) :             34.176ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_dir_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 2.059ns (37.815%)  route 3.386ns (62.185%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.244 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 f  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          0.831     2.706    vga_con/y_0
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.310     3.016 r  vga_con/y_dir[3]_i_5/O
                         net (fo=1, routed)           0.842     3.858    vga_con/y_dir[3]_i_5_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.124     3.982 r  vga_con/y_dir[3]_i_3/O
                         net (fo=1, routed)           0.452     4.434    vga_con/y_dir[3]_i_3_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  vga_con/y_dir[3]_i_1/O
                         net (fo=1, routed)           0.000     4.558    vga_con/y_dir[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_con/y_dir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.514    38.244    vga_con/clk_out1
    SLICE_X2Y35          FDRE                                         r  vga_con/y_dir_reg[3]/C
                         clock pessimism              0.578    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077    38.735    vga_con/y_dir_reg[3]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                 34.176    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.501ns (30.228%)  route 3.465ns (69.772%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.204     4.079    vga_con/y_0
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.515    38.245    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[5]/C
                         clock pessimism              0.578    38.823    
                         clock uncertainty           -0.164    38.659    
    SLICE_X2Y37          FDRE (Setup_fdre_C_CE)      -0.355    38.304    vga_con/y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                 34.225    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.501ns (30.228%)  route 3.465ns (69.772%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.204     4.079    vga_con/y_0
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.515    38.245    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[6]/C
                         clock pessimism              0.578    38.823    
                         clock uncertainty           -0.164    38.659    
    SLICE_X2Y37          FDRE (Setup_fdre_C_CE)      -0.355    38.304    vga_con/y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                 34.225    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.501ns (30.228%)  route 3.465ns (69.772%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.204     4.079    vga_con/y_0
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.515    38.245    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[7]/C
                         clock pessimism              0.578    38.823    
                         clock uncertainty           -0.164    38.659    
    SLICE_X2Y37          FDRE (Setup_fdre_C_CE)      -0.355    38.304    vga_con/y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                 34.225    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 vga_con/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.501ns (30.228%)  route 3.465ns (69.772%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.625    -0.887    vga_con/clk_out1
    SLICE_X2Y29          FDRE                                         r  vga_con/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  vga_con/cnt_reg[0]/Q
                         net (fo=3, routed)           1.260     0.892    vga_con/cnt_reg_n_0_[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.016 r  vga_con/_carry_i_4/O
                         net (fo=1, routed)           0.000     1.016    vga_con/_carry_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.529 r  vga_con/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.529    vga_con/_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.646 r  vga_con/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.646    vga_con/_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.875 r  vga_con/_carry__1/CO[2]
                         net (fo=54, routed)          2.204     4.079    vga_con/y_0
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.725    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         1.515    38.245    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[8]/C
                         clock pessimism              0.578    38.823    
                         clock uncertainty           -0.164    38.659    
    SLICE_X2Y37          FDRE (Setup_fdre_C_CE)      -0.355    38.304    vga_con/y_reg[8]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                 34.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_con/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.188%)  route 0.152ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.587    -0.594    vga_con/clk_out1
    SLICE_X5Y32          FDRE                                         r  vga_con/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_con/vcount_reg[2]/Q
                         net (fo=8, routed)           0.152    -0.302    vga_con/vcount_reg_n_0_[2]
    SLICE_X0Y32          FDRE                                         r  vga_con/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.858    -0.832    vga_con/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_con/v_count_reg[2]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.066    -0.491    vga_con/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_con/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.431%)  route 0.184ns (56.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.587    -0.594    vga_con/clk_out1
    SLICE_X5Y32          FDRE                                         r  vga_con/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_con/vcount_reg[5]/Q
                         net (fo=6, routed)           0.184    -0.270    vga_con/vcount_reg_n_0_[5]
    SLICE_X1Y32          FDRE                                         r  vga_con/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.858    -0.832    vga_con/clk_out1
    SLICE_X1Y32          FDRE                                         r  vga_con/v_count_reg[5]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.070    -0.487    vga_con/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_con/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.587    -0.594    vga_con/clk_out1
    SLICE_X5Y32          FDRE                                         r  vga_con/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  vga_con/vcount_reg[3]/Q
                         net (fo=10, routed)          0.083    -0.383    vga_con/vcount_reg_n_0_[3]
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.099    -0.284 r  vga_con/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga_con/vcount[5]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  vga_con/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.856    -0.834    vga_con/clk_out1
    SLICE_X5Y32          FDRE                                         r  vga_con/vcount_reg[5]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092    -0.502    vga_con/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_con/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_dir_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.464%)  route 0.148ns (41.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.592    -0.589    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  vga_con/y_reg[6]/Q
                         net (fo=5, routed)           0.148    -0.277    vga_con/y_reg__0[6]
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  vga_con/y_dir[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_con/y_dir[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_con/y_dir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.861    -0.829    vga_con/clk_out1
    SLICE_X2Y35          FDRE                                         r  vga_con/y_dir_reg[3]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.455    vga_con/y_dir_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_con/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.124%)  route 0.178ns (48.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.588    -0.593    vga_con/clk_out1
    SLICE_X7Y33          FDRE                                         r  vga_con/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_con/hcount_reg[0]/Q
                         net (fo=11, routed)          0.178    -0.275    vga_con/hcount_reg_n_0_[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  vga_con/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_con/data0[5]
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.856    -0.834    vga_con/clk_out1
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.121    -0.459    vga_con/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_con/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.587    -0.594    vga_con/clk_out1
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_con/hcount_reg[6]/Q
                         net (fo=8, routed)           0.149    -0.281    vga_con/hcount_reg_n_0_[6]
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  vga_con/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_con/data0[6]
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.856    -0.834    vga_con/clk_out1
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[6]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.121    -0.473    vga_con/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_con/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.592    -0.589    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  vga_con/y_reg[5]/Q
                         net (fo=5, routed)           0.079    -0.346    vga_con/y_reg__0[5]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.217 r  vga_con/y0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.217    vga_con/p_0_in__0[6]
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.862    -0.828    vga_con/clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_con/y_reg[6]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.134    -0.455    vga_con/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_con/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.456%)  route 0.168ns (44.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.587    -0.594    vga_con/clk_out1
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga_con/hcount_reg[5]/Q
                         net (fo=9, routed)           0.168    -0.263    vga_con/hcount_reg_n_0_[5]
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  vga_con/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    vga_con/data0[9]
    SLICE_X6Y34          FDRE                                         r  vga_con/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.858    -0.832    vga_con/clk_out1
    SLICE_X6Y34          FDRE                                         r  vga_con/hcount_reg[9]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.121    -0.457    vga_con/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_con/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.995%)  route 0.170ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.587    -0.594    vga_con/clk_out1
    SLICE_X5Y32          FDRE                                         r  vga_con/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  vga_con/vcount_reg[3]/Q
                         net (fo=10, routed)          0.170    -0.297    vga_con/vcount_reg_n_0_[3]
    SLICE_X0Y32          FDRE                                         r  vga_con/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.858    -0.832    vga_con/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_con/v_count_reg[3]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.016    -0.541    vga_con/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_con/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_con/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.613%)  route 0.200ns (51.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.588    -0.593    vga_con/clk_out1
    SLICE_X7Y33          FDRE                                         r  vga_con/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_con/hcount_reg[0]/Q
                         net (fo=11, routed)          0.200    -0.253    vga_con/hcount_reg_n_0_[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.048    -0.205 r  vga_con/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    vga_con/data0[2]
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pll/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pll/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pll/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pll/clk/inst/clkout1_buf/O
                         net (fo=127, routed)         0.856    -0.834    vga_con/clk_out1
    SLICE_X6Y32          FDRE                                         r  vga_con/hcount_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.131    -0.449    vga_con/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { pll/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    pll/clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y34      colors/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y31      colors/blue_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y34      colors/blue_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y34      colors/blue_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y39      colors/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y35      colors/green_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y39      colors/green_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y39      colors/green_reg[3]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y34      colors/blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y34      colors/blue_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y34      colors/blue_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y34      vga_con/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y34      vga_con/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y34      vga_con/cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y34      vga_con/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y34      vga_con/vcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y34      vga_con/y_cor_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y31      colors/blue_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y34      colors/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y31      colors/blue_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y31      colors/blue_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y34      colors/blue_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y34      colors/blue_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y39      colors/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y35      colors/green_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y35      colors/green_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y39      colors/green_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y39      colors/green_reg[3]_lopt_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    pll/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  pll/clk/inst/mmcm_adv_inst/CLKFBOUT



