--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21442 paths analyzed, 3050 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.046ns.
--------------------------------------------------------------------------------
Slack:                  7.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a36/counter_0 (FF)
  Destination:          t/a36/tmp0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.015ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.690 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a36/counter_0 to t/a36/tmp0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.BMUX    Tshcko                0.518   t/a36/counter[4]
                                                       t/a36/counter_0
    SLICE_X15Y10.B4      net (fanout=7)        5.394   t/a36/counter[0]
    SLICE_X15Y10.B       Tilo                  0.259   t/a3/delay[10]_GND_3_o_add_3_OUT[2]
                                                       t/a36/_n0065_inv7
    SLICE_X20Y61.A2      net (fanout=1)        4.187   t/a36/_n0065_inv7
    SLICE_X20Y61.A       Tilo                  0.254   t/o/data9_5_dpot
                                                       t/a36/_n0065_inv9_SW0
    SLICE_X11Y61.A6      net (fanout=1)        1.030   t/a36/N320
    SLICE_X11Y61.CLK     Tas                   0.373   t/tmp0_57
                                                       t/a36/tmp0_rstpot
                                                       t/a36/tmp0
    -------------------------------------------------  ---------------------------
    Total                                     12.015ns (1.404ns logic, 10.611ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  8.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a35/tmp0 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.508ns (1.284 - 0.776)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a35/tmp0 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.AQ       Tcko                  0.430   t/tmp0_60
                                                       t/a35/tmp0
    SLICE_X12Y12.D2      net (fanout=2)        1.467   t/tmp0_60
    SLICE_X12Y12.D       Tilo                  0.254   t/b/Mmux__n0196105
                                                       t/b/Mmux__n0196106
    SLICE_X11Y35.A1      net (fanout=1)        2.807   t/b/Mmux__n0196105
    SLICE_X11Y35.A       Tilo                  0.259   t/a34/delay[10]_GND_3_o_add_5_OUT[9]
                                                       t/b/Mmux__n0196109
    SLICE_X10Y51.A1      net (fanout=1)        3.168   t/b/Mmux__n0196108
    SLICE_X10Y51.A       Tilo                  0.235   t/dataIn[3]
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.759   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     11.557ns (2.356ns logic, 9.201ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a35/tmp1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.245ns (Levels of Logic = 3)
  Clock Path Skew:      0.506ns (1.284 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a35/tmp1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AQ       Tcko                  0.525   t/tmp1_61
                                                       t/a35/tmp1
    SLICE_X12Y12.D3      net (fanout=2)        1.060   t/tmp1_60
    SLICE_X12Y12.D       Tilo                  0.254   t/b/Mmux__n0196105
                                                       t/b/Mmux__n0196106
    SLICE_X11Y35.A1      net (fanout=1)        2.807   t/b/Mmux__n0196105
    SLICE_X11Y35.A       Tilo                  0.259   t/a34/delay[10]_GND_3_o_add_5_OUT[9]
                                                       t/b/Mmux__n0196109
    SLICE_X10Y51.A1      net (fanout=1)        3.168   t/b/Mmux__n0196108
    SLICE_X10Y51.A       Tilo                  0.235   t/dataIn[3]
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.759   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     11.245ns (2.451ns logic, 8.794ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  9.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (0.828 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BMUX    Tshcko                0.535   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X3Y19.D3       net (fanout=31)       3.404   t/b/counter[1]
    SLICE_X3Y19.D        Tilo                  0.259   t/b/Mmux__n0196162
                                                       t/b/Mmux__n0196163
    SLICE_X7Y45.B3       net (fanout=1)        3.098   t/b/Mmux__n0196162
    SLICE_X7Y45.B        Tilo                  0.259   t/a55/_n0065_inv4
                                                       t/b/Mmux__n0196164
    SLICE_X7Y45.A5       net (fanout=1)        0.230   t/b/Mmux__n0196163
    SLICE_X7Y45.A        Tilo                  0.259   t/a55/_n0065_inv4
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.901   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (2.490ns logic, 8.633ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  9.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a36/counter_1 (FF)
  Destination:          t/a36/tmp0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.594ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.690 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a36/counter_1 to t/a36/tmp0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.BQ      Tcko                  0.430   t/a36/counter[4]
                                                       t/a36/counter_1
    SLICE_X15Y10.B3      net (fanout=7)        4.061   t/a36/counter[1]
    SLICE_X15Y10.B       Tilo                  0.259   t/a3/delay[10]_GND_3_o_add_3_OUT[2]
                                                       t/a36/_n0065_inv7
    SLICE_X20Y61.A2      net (fanout=1)        4.187   t/a36/_n0065_inv7
    SLICE_X20Y61.A       Tilo                  0.254   t/o/data9_5_dpot
                                                       t/a36/_n0065_inv9_SW0
    SLICE_X11Y61.A6      net (fanout=1)        1.030   t/a36/N320
    SLICE_X11Y61.CLK     Tas                   0.373   t/tmp0_57
                                                       t/a36/tmp0_rstpot
                                                       t/a36/tmp0
    -------------------------------------------------  ---------------------------
    Total                                     10.594ns (1.316ns logic, 9.278ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  9.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a36/counter_6 (FF)
  Destination:          t/a36/tmp0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.690 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a36/counter_6 to t/a36/tmp0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y63.AQ      Tcko                  0.430   t/a36/counter[10]
                                                       t/a36/counter_6
    SLICE_X15Y10.B5      net (fanout=7)        4.051   t/a36/counter[6]
    SLICE_X15Y10.B       Tilo                  0.259   t/a3/delay[10]_GND_3_o_add_3_OUT[2]
                                                       t/a36/_n0065_inv7
    SLICE_X20Y61.A2      net (fanout=1)        4.187   t/a36/_n0065_inv7
    SLICE_X20Y61.A       Tilo                  0.254   t/o/data9_5_dpot
                                                       t/a36/_n0065_inv9_SW0
    SLICE_X11Y61.A6      net (fanout=1)        1.030   t/a36/N320
    SLICE_X11Y61.CLK     Tas                   0.373   t/tmp0_57
                                                       t/a36/tmp0_rstpot
                                                       t/a36/tmp0
    -------------------------------------------------  ---------------------------
    Total                                     10.584ns (1.316ns logic, 9.268ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  9.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a38/tmp1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.506ns (1.284 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a38/tmp1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.CQ       Tcko                  0.525   t/tmp1_61
                                                       t/a38/tmp1
    SLICE_X10Y16.C4      net (fanout=2)        1.717   t/tmp1_61
    SLICE_X10Y16.C       Tilo                  0.235   t/a32/_n0065_inv7
                                                       t/b/Mmux__n0196107
    SLICE_X11Y35.A6      net (fanout=1)        1.621   t/b/Mmux__n0196106
    SLICE_X11Y35.A       Tilo                  0.259   t/a34/delay[10]_GND_3_o_add_5_OUT[9]
                                                       t/b/Mmux__n0196109
    SLICE_X10Y51.A1      net (fanout=1)        3.168   t/b/Mmux__n0196108
    SLICE_X10Y51.A       Tilo                  0.235   t/dataIn[3]
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.759   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     10.697ns (2.432ns logic, 8.265ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  10.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.477ns (0.813 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BMUX    Tshcko                0.535   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X17Y22.A3      net (fanout=31)       3.140   t/b/counter[1]
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.423ns (2.227ns logic, 8.196ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a38/tmp0 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.189ns (Levels of Logic = 3)
  Clock Path Skew:      0.481ns (1.284 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a38/tmp0 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.430   t/tmp0_61
                                                       t/a38/tmp0
    SLICE_X10Y16.C3      net (fanout=2)        1.304   t/tmp0_61
    SLICE_X10Y16.C       Tilo                  0.235   t/a32/_n0065_inv7
                                                       t/b/Mmux__n0196107
    SLICE_X11Y35.A6      net (fanout=1)        1.621   t/b/Mmux__n0196106
    SLICE_X11Y35.A       Tilo                  0.259   t/a34/delay[10]_GND_3_o_add_5_OUT[9]
                                                       t/b/Mmux__n0196109
    SLICE_X10Y51.A1      net (fanout=1)        3.168   t/b/Mmux__n0196108
    SLICE_X10Y51.A       Tilo                  0.235   t/dataIn[3]
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.759   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (2.337ns logic, 7.852ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  10.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.162ns (Levels of Logic = 2)
  Clock Path Skew:      0.477ns (0.813 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X17Y22.A6      net (fanout=22)       2.938   t/b/counter[3]
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.162ns (2.168ns logic, 7.994ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a19/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.464ns (1.268 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a19/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.AQ        Tcko                  0.476   t/tmp0_20
                                                       t/a19/tmp0
    SLICE_X8Y10.C3       net (fanout=2)        0.880   t/tmp0_20
    SLICE_X8Y10.C        Tilo                  0.255   t/a23/_n00626
                                                       t/b/Mmux__n019666
    SLICE_X17Y22.A4      net (fanout=1)        1.752   t/b/Mmux__n019665
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.111ns (2.423ns logic, 7.688ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  10.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.476ns (0.812 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BMUX    Tshcko                0.535   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X16Y21.D4      net (fanout=31)       3.273   t/b/counter[1]
    SLICE_X16Y21.D       Tilo                  0.254   t/b/Mmux__n019642
                                                       t/b/Mmux__n019643
    SLICE_X17Y43.D5      net (fanout=1)        2.160   t/b/Mmux__n019642
    SLICE_X17Y43.D       Tilo                  0.259   t/b/Mmux__n019643
                                                       t/b/Mmux__n019644
    SLICE_X17Y43.C6      net (fanout=1)        0.143   t/b/Mmux__n019643
    SLICE_X17Y43.C       Tilo                  0.259   t/b/Mmux__n019643
                                                       t/b/Mmux__n0196410
    OLOGIC_X6Y61.D1      net (fanout=1)        2.036   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                     10.097ns (2.485ns logic, 7.612ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  10.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a54/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.078ns (Levels of Logic = 3)
  Clock Path Skew:      0.466ns (1.285 - 0.819)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a54/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y4.AQ        Tcko                  0.430   t/tmp0_45
                                                       t/a54/tmp0
    SLICE_X0Y18.A6       net (fanout=2)        1.297   t/tmp0_45
    SLICE_X0Y18.A        Tilo                  0.254   t/o/data58_2_dpot
                                                       t/b/Mmux__n0196147
    SLICE_X4Y35.C1       net (fanout=1)        2.363   t/b/Mmux__n0196146
    SLICE_X4Y35.C        Tilo                  0.255   t/b/Mmux__n0196147
                                                       t/b/Mmux__n0196149
    SLICE_X9Y44.A2       net (fanout=1)        1.495   t/b/Mmux__n0196148
    SLICE_X9Y44.A        Tilo                  0.259   t/a55/delay[10]_GND_3_o_add_5_OUT[11]
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        2.547   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                     10.078ns (2.376ns logic, 7.702ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  10.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a36/counter_9 (FF)
  Destination:          t/a36/tmp0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.607ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.690 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a36/counter_9 to t/a36/tmp0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y63.BMUX    Tshcko                0.518   t/a36/counter[10]
                                                       t/a36/counter_9
    SLICE_X19Y25.D1      net (fanout=7)        4.347   t/a36/counter[9]
    SLICE_X19Y25.D       Tilo                  0.259   t/a36/_n0065_inv8
                                                       t/a36/_n0065_inv8
    SLICE_X20Y61.A4      net (fanout=1)        2.826   t/a36/_n0065_inv8
    SLICE_X20Y61.A       Tilo                  0.254   t/o/data9_5_dpot
                                                       t/a36/_n0065_inv9_SW0
    SLICE_X11Y61.A6      net (fanout=1)        1.030   t/a36/N320
    SLICE_X11Y61.CLK     Tas                   0.373   t/tmp0_57
                                                       t/a36/tmp0_rstpot
                                                       t/a36/tmp0
    -------------------------------------------------  ---------------------------
    Total                                      9.607ns (1.404ns logic, 8.203ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  10.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a54/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.988ns (Levels of Logic = 3)
  Clock Path Skew:      0.469ns (1.285 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a54/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.CQ        Tcko                  0.430   t/tmp1_45
                                                       t/a54/tmp1
    SLICE_X0Y18.A5       net (fanout=2)        1.207   t/tmp1_45
    SLICE_X0Y18.A        Tilo                  0.254   t/o/data58_2_dpot
                                                       t/b/Mmux__n0196147
    SLICE_X4Y35.C1       net (fanout=1)        2.363   t/b/Mmux__n0196146
    SLICE_X4Y35.C        Tilo                  0.255   t/b/Mmux__n0196147
                                                       t/b/Mmux__n0196149
    SLICE_X9Y44.A2       net (fanout=1)        1.495   t/b/Mmux__n0196148
    SLICE_X9Y44.A        Tilo                  0.259   t/a55/delay[10]_GND_3_o_add_5_OUT[11]
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        2.547   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (2.376ns logic, 7.612ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  10.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a23/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.868ns (Levels of Logic = 3)
  Clock Path Skew:      0.459ns (1.268 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a23/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.430   t/tmp0_10
                                                       t/a23/tmp0
    SLICE_X10Y16.B3      net (fanout=2)        0.833   t/tmp0_10
    SLICE_X10Y16.B       Tilo                  0.235   t/a32/_n0065_inv7
                                                       t/b/Mmux__n019665
    SLICE_X17Y22.A1      net (fanout=1)        1.622   t/b/Mmux__n019664
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (2.357ns logic, 7.511ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a24/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 2)
  Clock Path Skew:      0.514ns (1.180 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a24/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.430   t/tmp1_19
                                                       t/a24/tmp1
    SLICE_X4Y59.C5       net (fanout=2)        1.982   t/tmp1_19
    SLICE_X4Y59.C        Tilo                  0.255   t/o/data49_5_dpot
                                                       t/b/Mmux__n019661
    SLICE_X16Y38.C3      net (fanout=1)        2.675   t/b/Mmux__n01966
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (2.118ns logic, 7.703ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  10.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 2)
  Clock Path Skew:      0.476ns (0.812 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BMUX    Tshcko                0.535   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X19Y19.C4      net (fanout=31)       3.348   t/b/counter[1]
    SLICE_X19Y19.C       Tilo                  0.259   t/b/Mmux__n019647
                                                       t/b/Mmux__n019649
    SLICE_X17Y43.C5      net (fanout=1)        2.067   t/b/Mmux__n019648
    SLICE_X17Y43.C       Tilo                  0.259   t/b/Mmux__n019643
                                                       t/b/Mmux__n0196410
    OLOGIC_X6Y61.D1      net (fanout=1)        2.036   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (2.231ns logic, 7.451ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  10.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a24/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.526ns (1.180 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a24/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.AQ       Tcko                  0.525   t/tmp0_19
                                                       t/a24/tmp0
    SLICE_X4Y59.C3       net (fanout=2)        1.798   t/tmp0_19
    SLICE_X4Y59.C        Tilo                  0.255   t/o/data49_5_dpot
                                                       t/b/Mmux__n019661
    SLICE_X16Y38.C3      net (fanout=1)        2.675   t/b/Mmux__n01966
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (2.213ns logic, 7.519ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  10.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 2)
  Clock Path Skew:      0.493ns (0.829 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X11Y35.A2      net (fanout=22)       2.606   t/b/counter[3]
    SLICE_X11Y35.A       Tilo                  0.259   t/a34/delay[10]_GND_3_o_add_5_OUT[9]
                                                       t/b/Mmux__n0196109
    SLICE_X10Y51.A1      net (fanout=1)        3.168   t/b/Mmux__n0196108
    SLICE_X10Y51.A       Tilo                  0.235   t/dataIn[3]
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.759   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (2.148ns logic, 7.533ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.476ns (0.812 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X19Y19.C1      net (fanout=22)       3.386   t/b/counter[3]
    SLICE_X19Y19.C       Tilo                  0.259   t/b/Mmux__n019647
                                                       t/b/Mmux__n019649
    SLICE_X17Y43.C5      net (fanout=1)        2.067   t/b/Mmux__n019648
    SLICE_X17Y43.C       Tilo                  0.259   t/b/Mmux__n019643
                                                       t/b/Mmux__n0196410
    OLOGIC_X6Y61.D1      net (fanout=1)        2.036   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.661ns (2.172ns logic, 7.489ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  10.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a53/counter_9 (FF)
  Destination:          t/a53/tmp1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.598 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a53/counter_9 to t/a53/tmp1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BMUX     Tshcko                0.518   t/a53/counter[10]
                                                       t/a53/counter_9
    SLICE_X8Y4.C6        net (fanout=7)        3.512   t/a53/counter[9]
    SLICE_X8Y4.C         Tilo                  0.255   t/a53/_n00626
                                                       t/a53/_n00626
    SLICE_X10Y41.A1      net (fanout=2)        3.181   t/a53/_n00626
    SLICE_X10Y41.A       Tilo                  0.235   t/a53/delay[10]_GND_3_o_add_3_OUT[2]
                                                       t/a53/_n006210_SW0
    SLICE_X13Y45.A3      net (fanout=1)        1.030   t/a53/N414
    SLICE_X13Y45.CLK     Tas                   0.373   t/tmp1_41
                                                       t/a53/tmp1_glue_rst
                                                       t/a53/tmp1
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (1.381ns logic, 7.723ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  10.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a19/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.592ns (Levels of Logic = 3)
  Clock Path Skew:      0.469ns (1.268 - 0.799)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a19/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.AQ        Tcko                  0.430   t/tmp1_21
                                                       t/a19/tmp1
    SLICE_X8Y10.C5       net (fanout=2)        0.407   t/tmp1_20
    SLICE_X8Y10.C        Tilo                  0.255   t/a23/_n00626
                                                       t/b/Mmux__n019666
    SLICE_X17Y22.A4      net (fanout=1)        1.752   t/b/Mmux__n019665
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.592ns (2.377ns logic, 7.215ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  10.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.476ns (0.812 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BMUX    Tshcko                0.535   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X16Y26.B3      net (fanout=31)       2.947   t/b/counter[1]
    SLICE_X16Y26.B       Tilo                  0.254   t/o/data43_6_dpot
                                                       t/b/Mmux__n019642
    SLICE_X17Y43.D4      net (fanout=1)        1.965   t/b/Mmux__n019641
    SLICE_X17Y43.D       Tilo                  0.259   t/b/Mmux__n019643
                                                       t/b/Mmux__n019644
    SLICE_X17Y43.C6      net (fanout=1)        0.143   t/b/Mmux__n019643
    SLICE_X17Y43.C       Tilo                  0.259   t/b/Mmux__n019643
                                                       t/b/Mmux__n0196410
    OLOGIC_X6Y61.D1      net (fanout=1)        2.036   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.576ns (2.485ns logic, 7.091ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a22/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.635ns (Levels of Logic = 3)
  Clock Path Skew:      0.556ns (1.180 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a22/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.430   t/tmp0_8
                                                       t/a22/tmp0
    SLICE_X14Y33.C1      net (fanout=2)        0.732   t/tmp0_8
    SLICE_X14Y33.C       Tilo                  0.235   t/dataInChange[5]
                                                       t/b/Mmux__n019667
    SLICE_X17Y22.A2      net (fanout=1)        1.490   t/b/Mmux__n019666
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (2.357ns logic, 7.278ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  10.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_4 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 2)
  Clock Path Skew:      0.493ns (0.829 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_4 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CMUX    Tshcko                0.535   t/b/counter[5]
                                                       t/b/counter_4
    SLICE_X7Y17.D3       net (fanout=22)       3.205   t/b/counter[4]
    SLICE_X7Y17.D        Tilo                  0.259   t/b/Mmux__n01968
                                                       t/b/Mmux__n019681
    SLICE_X1Y46.A6       net (fanout=1)        2.538   t/b/Mmux__n01968
    SLICE_X1Y46.A        Tilo                  0.259   t/a48/N164
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        1.562   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      9.536ns (2.231ns logic, 7.305ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  10.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a51/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 3)
  Clock Path Skew:      0.473ns (1.285 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a51/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y4.AQ        Tcko                  0.430   t/tmp0_44
                                                       t/a51/tmp0
    SLICE_X4Y16.C1       net (fanout=2)        1.448   t/tmp0_44
    SLICE_X4Y16.C        Tilo                  0.255   t/a60/delay[10]_GND_3_o_add_3_OUT[6]
                                                       t/b/Mmux__n0196146
    SLICE_X4Y35.C5       net (fanout=1)        1.619   t/b/Mmux__n0196145
    SLICE_X4Y35.C        Tilo                  0.255   t/b/Mmux__n0196147
                                                       t/b/Mmux__n0196149
    SLICE_X9Y44.A2       net (fanout=1)        1.495   t/b/Mmux__n0196148
    SLICE_X9Y44.A        Tilo                  0.259   t/a55/delay[10]_GND_3_o_add_5_OUT[11]
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        2.547   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (2.377ns logic, 7.109ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  10.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a51/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.454ns (Levels of Logic = 3)
  Clock Path Skew:      0.469ns (1.285 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a51/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.AQ        Tcko                  0.430   t/tmp1_45
                                                       t/a51/tmp1
    SLICE_X4Y16.C3       net (fanout=2)        1.416   t/tmp1_44
    SLICE_X4Y16.C        Tilo                  0.255   t/a60/delay[10]_GND_3_o_add_3_OUT[6]
                                                       t/b/Mmux__n0196146
    SLICE_X4Y35.C5       net (fanout=1)        1.619   t/b/Mmux__n0196145
    SLICE_X4Y35.C        Tilo                  0.255   t/b/Mmux__n0196147
                                                       t/b/Mmux__n0196149
    SLICE_X9Y44.A2       net (fanout=1)        1.495   t/b/Mmux__n0196148
    SLICE_X9Y44.A        Tilo                  0.259   t/a55/delay[10]_GND_3_o_add_5_OUT[11]
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        2.547   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.454ns (2.377ns logic, 7.077ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  11.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a23/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.424ns (Levels of Logic = 3)
  Clock Path Skew:      0.459ns (1.268 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a23/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   t/tmp1_11
                                                       t/a23/tmp1
    SLICE_X10Y16.B6      net (fanout=2)        0.389   t/tmp1_10
    SLICE_X10Y16.B       Tilo                  0.235   t/a32/_n0065_inv7
                                                       t/b/Mmux__n019665
    SLICE_X17Y22.A1      net (fanout=1)        1.622   t/b/Mmux__n019664
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (2.357ns logic, 7.067ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  11.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a22/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 3)
  Clock Path Skew:      0.558ns (1.180 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a22/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   t/tmp1_9
                                                       t/a22/tmp1
    SLICE_X14Y33.C3      net (fanout=2)        0.613   t/tmp1_8
    SLICE_X14Y33.C       Tilo                  0.235   t/dataInChange[5]
                                                       t/b/Mmux__n019667
    SLICE_X17Y22.A2      net (fanout=1)        1.490   t/b/Mmux__n019666
    SLICE_X17Y22.A       Tilo                  0.259   t/a46/_n00629
                                                       t/b/Mmux__n019669
    SLICE_X16Y38.C4      net (fanout=1)        2.010   t/b/Mmux__n019668
    SLICE_X16Y38.C       Tilo                  0.255   t/dataCounter_3_1
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        3.046   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.357ns logic, 7.159ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_0/CLK0
  Logical resource: t/b/oData_0/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_1/CLK0
  Logical resource: t/b/oData_1/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_2/CLK0
  Logical resource: t/b/oData_2/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_3/CLK0
  Logical resource: t/b/oData_3/CK0
  Location pin: OLOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_4/CLK0
  Logical resource: t/b/oData_4/CK0
  Location pin: OLOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_5/CLK0
  Logical resource: t/b/oData_5/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_6/CLK0
  Logical resource: t/b/oData_6/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_7/CLK0
  Logical resource: t/b/oData_7/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oClock/CLK0
  Logical resource: t/b/oClock/CK0
  Location pin: OLOGIC_X7Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[3]/CLK
  Logical resource: t/t/counter_0/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[3]/CLK
  Logical resource: t/t/counter_1/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[3]/CLK
  Logical resource: t/t/counter_2/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[3]/CLK
  Logical resource: t/t/counter_3/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[7]/CLK
  Logical resource: t/t/counter_4/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[7]/CLK
  Logical resource: t/t/counter_5/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[7]/CLK
  Logical resource: t/t/counter_6/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[7]/CLK
  Logical resource: t/t/counter_7/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[11]/CLK
  Logical resource: t/t/counter_8/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[11]/CLK
  Logical resource: t/t/counter_9/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[11]/CLK
  Logical resource: t/t/counter_10/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/t/counter[11]/CLK
  Logical resource: t/t/counter_11/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[4]/CLK
  Logical resource: t/a54/counter_0/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[4]/CLK
  Logical resource: t/a54/counter_1/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[4]/CLK
  Logical resource: t/a54/counter_3/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[4]/CLK
  Logical resource: t/a54/counter_2/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[4]/CLK
  Logical resource: t/a54/counter_5/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[4]/CLK
  Logical resource: t/a54/counter_4/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[10]/CLK
  Logical resource: t/a54/counter_7/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a54/counter[10]/CLK
  Logical resource: t/a54/counter_6/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.046|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21442 paths, 0 nets, and 9462 connections

Design statistics:
   Minimum period:  12.046ns{1}   (Maximum frequency:  83.015MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 09 23:05:07 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



