# Low-Power-Single-Phase-Clocked-D-Flip-Flop-Design-Using-Cadence-180nm-Technology
This project presents the design and simulation of a low-power, single-phase clocked D Flip-Flop using TSPC logic. It integrates input-aware precharging and floating node analysis techniques to achieve high energy efficiency while maintaining performance.
