# //  Questa Sim-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#  do /cadtools5/questa_custom/comp121/start_vsim.tcl /cadtools5/questa_custom
# /cadtools5/questa_custom
# /home/x93125tp/Questa/COMP12111
# .main_pane
# fpgaLoad
# after#681
# Info: Startup continues, no compilation required.
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
# Start time: 17:24:51 on Oct 26,2023
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 17:24:51 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
# Start time: 17:24:51 on Oct 26,2023
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 17:24:51 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
# Start time: 17:24:51 on Oct 26,2023
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 17:24:51 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 17:25:08 on Oct 26,2023
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
# Loading ./liboverwatch.so
add wave -position insertpoint  \
sim:/Traffic_Light_Testbench/lightseq \
sim:/Traffic_Light_Testbench/clock \
sim:/Traffic_Light_Testbench/reset \
sim:/Traffic_Light_Testbench/start
run -all
# [VPI Info] Running Init.** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(143)
#    Time: 5700 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 143
# Causality operation skipped due to absence of debug database file
# End time: 18:04:38 on Oct 26,2023, Elapsed time: 0:39:30
# Errors: 0, Warnings: 3
