Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 13 18:13:22 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.554        0.000                      0                  382        0.218        0.000                      0                  382        3.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.554        0.000                      0                  382        0.218        0.000                      0                  382        3.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 incor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_user_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.208ns (24.101%)  route 3.804ns (75.899%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.724     5.393    CLKX_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  incor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.849 r  incor_reg[2]/Q
                         net (fo=3, routed)           1.317     7.166    incor_reg_n_0_[2]
    SLICE_X37Y84         LUT5 (Prop_lut5_I0_O)        0.152     7.318 r  FSM_sequential_user[2]_i_9/O
                         net (fo=1, routed)           0.296     7.614    FSM_sequential_user[2]_i_9_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.326     7.940 r  FSM_sequential_user[2]_i_6/O
                         net (fo=2, routed)           0.457     8.397    FSM_sequential_user[2]_i_6_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.521 r  FSM_sequential_user[2]_i_2/O
                         net (fo=9, routed)           1.210     9.731    FSM_sequential_user[2]_i_2_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.150     9.881 r  FSM_sequential_user[0]_i_1/O
                         net (fo=1, routed)           0.524    10.405    user__0[0]
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.481    12.873    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[0]/C
                         clock pessimism              0.391    13.264    
                         clock uncertainty           -0.035    13.228    
    SLICE_X34Y84         FDCE (Setup_fdce_C_D)       -0.269    12.959    FSM_sequential_user_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.047ns (23.159%)  route 3.474ns (76.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.840     9.045    debounce_inst_0/myCharArray_reg[1][0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I3_O)        0.150     9.195 r  debounce_inst_0/myCharArray[0][3]_i_1/O
                         net (fo=4, routed)           0.648     9.843    myCharArray[0]
    SLICE_X29Y82         FDCE                                         r  myCharArray_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.478    12.870    CLKX_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  myCharArray_reg[0][2]/C
                         clock pessimism              0.391    13.261    
                         clock uncertainty           -0.035    13.225    
    SLICE_X29Y82         FDCE (Setup_fdce_C_CE)      -0.413    12.812    myCharArray_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[0][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.047ns (23.159%)  route 3.474ns (76.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.840     9.045    debounce_inst_0/myCharArray_reg[1][0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I3_O)        0.150     9.195 r  debounce_inst_0/myCharArray[0][3]_i_1/O
                         net (fo=4, routed)           0.648     9.843    myCharArray[0]
    SLICE_X29Y82         FDPE                                         r  myCharArray_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.478    12.870    CLKX_IBUF_BUFG
    SLICE_X29Y82         FDPE                                         r  myCharArray_reg[0][3]/C
                         clock pessimism              0.391    13.261    
                         clock uncertainty           -0.035    13.225    
    SLICE_X29Y82         FDPE (Setup_fdpe_C_CE)      -0.413    12.812    myCharArray_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.047ns (23.727%)  route 3.366ns (76.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.840     9.045    debounce_inst_0/myCharArray_reg[1][0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I3_O)        0.150     9.195 r  debounce_inst_0/myCharArray[0][3]_i_1/O
                         net (fo=4, routed)           0.540     9.735    myCharArray[0]
    SLICE_X32Y82         FDCE                                         r  myCharArray_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.479    12.871    CLKX_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  myCharArray_reg[0][0]/C
                         clock pessimism              0.391    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X32Y82         FDCE (Setup_fdce_C_CE)      -0.377    12.849    myCharArray_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.047ns (23.727%)  route 3.366ns (76.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.840     9.045    debounce_inst_0/myCharArray_reg[1][0]
    SLICE_X33Y83         LUT4 (Prop_lut4_I3_O)        0.150     9.195 r  debounce_inst_0/myCharArray[0][3]_i_1/O
                         net (fo=4, routed)           0.540     9.735    myCharArray[0]
    SLICE_X32Y82         FDCE                                         r  myCharArray_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.479    12.871    CLKX_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  myCharArray_reg[0][1]/C
                         clock pessimism              0.391    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X32Y82         FDCE (Setup_fdce_C_CE)      -0.377    12.849    myCharArray_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.021ns (23.063%)  route 3.406ns (76.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.840     9.045    debounce_inst_0/myCharArray_reg[1][0]
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.169 r  debounce_inst_0/myCharArray[1][3]_i_1/O
                         net (fo=4, routed)           0.580     9.749    myCharArray[1]
    SLICE_X33Y83         FDCE                                         r  myCharArray_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.480    12.872    CLKX_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  myCharArray_reg[1][1]/C
                         clock pessimism              0.391    13.263    
                         clock uncertainty           -0.035    13.227    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.205    13.022    myCharArray_reg[1][1]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.021ns (23.535%)  route 3.317ns (76.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.692     8.896    debounce_inst_1/myCharArray_reg[3][0]_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.020 r  debounce_inst_1/myCharArray[3][3]_i_1/O
                         net (fo=4, routed)           0.640     9.660    myCharArray[3]
    SLICE_X29Y83         FDCE                                         r  myCharArray_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.479    12.871    CLKX_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  myCharArray_reg[3][0]/C
                         clock pessimism              0.391    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    13.021    myCharArray_reg[3][0]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[3][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.021ns (23.535%)  route 3.317ns (76.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.692     8.896    debounce_inst_1/myCharArray_reg[3][0]_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.020 r  debounce_inst_1/myCharArray[3][3]_i_1/O
                         net (fo=4, routed)           0.640     9.660    myCharArray[3]
    SLICE_X29Y83         FDCE                                         r  myCharArray_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.479    12.871    CLKX_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  myCharArray_reg[3][1]/C
                         clock pessimism              0.391    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    13.021    myCharArray_reg[3][1]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[3][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.021ns (23.535%)  route 3.317ns (76.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.692     8.896    debounce_inst_1/myCharArray_reg[3][0]_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.020 r  debounce_inst_1/myCharArray[3][3]_i_1/O
                         net (fo=4, routed)           0.640     9.660    myCharArray[3]
    SLICE_X29Y83         FDCE                                         r  myCharArray_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.479    12.871    CLKX_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  myCharArray_reg[3][2]/C
                         clock pessimism              0.391    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    13.021    myCharArray_reg[3][2]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FSM_sequential_user_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myCharArray_reg[3][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.021ns (23.535%)  route 3.317ns (76.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 12.871 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.653     5.322    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.478     5.800 r  FSM_sequential_user_reg[2]/Q
                         net (fo=25, routed)          0.888     6.688    user[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.295     6.983 r  locked_i_2/O
                         net (fo=2, routed)           1.098     8.081    locked_i_2_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.205 r  myCharArray[2][3]_i_2/O
                         net (fo=6, routed)           0.692     8.896    debounce_inst_1/myCharArray_reg[3][0]_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.124     9.020 r  debounce_inst_1/myCharArray[3][3]_i_1/O
                         net (fo=4, routed)           0.640     9.660    myCharArray[3]
    SLICE_X29Y83         FDPE                                         r  myCharArray_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.479    12.871    CLKX_IBUF_BUFG
    SLICE_X29Y83         FDPE                                         r  myCharArray_reg[3][3]/C
                         clock pessimism              0.391    13.262    
                         clock uncertainty           -0.035    13.226    
    SLICE_X29Y83         FDPE (Setup_fdpe_C_CE)      -0.205    13.021    myCharArray_reg[3][3]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FSM_onehot_rcStates_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_rcStates_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.576     1.488    CLKX_IBUF_BUFG
    SLICE_X39Y77         FDCE                                         r  FSM_onehot_rcStates_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDCE (Prop_fdce_C_Q)         0.128     1.616 f  FSM_onehot_rcStates_reg[2]/Q
                         net (fo=8, routed)           0.083     1.700    led_reg
    SLICE_X39Y77         LUT4 (Prop_lut4_I0_O)        0.099     1.799 r  FSM_onehot_rcStates[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    FSM_onehot_rcStates[0]_i_1_n_0
    SLICE_X39Y77         FDPE                                         r  FSM_onehot_rcStates_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X39Y77         FDPE                                         r  FSM_onehot_rcStates_reg[0]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X39Y77         FDPE (Hold_fdpe_C_D)         0.092     1.580    FSM_onehot_rcStates_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.648%)  route 0.167ns (44.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.576     1.488    CLKX_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  led_reg_reg[0]/Q
                         net (fo=5, routed)           0.167     1.819    LEDX_OBUF[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  led_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    p_0_in[3]
    SLICE_X42Y77         FDCE                                         r  led_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.845     2.004    CLKX_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  led_reg_reg[3]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.120     1.623    led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_sequential_admin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.189ns (47.665%)  route 0.208ns (52.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.580     1.492    CLKX_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  FSM_sequential_admin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  FSM_sequential_admin_reg[2]/Q
                         net (fo=20, routed)          0.208     1.841    admin__0[2]
    SLICE_X38Y83         LUT5 (Prop_lut5_I4_O)        0.048     1.889 r  rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    rgb_reg[1]_i_1_n_0
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.849     2.008    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X38Y83         FDCE (Hold_fdce_C_D)         0.133     1.640    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 arrays_equal_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_user_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.358%)  route 0.185ns (46.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.466    CLKX_IBUF_BUFG
    SLICE_X34Y83         FDPE                                         r  arrays_equal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  arrays_equal_reg/Q
                         net (fo=6, routed)           0.185     1.816    arrays_equal_reg_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.048     1.864 r  FSM_sequential_user[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    user__0[2]
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.823     1.982    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[2]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X34Y84         FDCE (Hold_fdce_C_D)         0.131     1.612    FSM_sequential_user_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_sequential_admin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            admCharArray_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.493%)  route 0.198ns (51.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.580     1.492    CLKX_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  FSM_sequential_admin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  FSM_sequential_admin_reg[0]/Q
                         net (fo=23, routed)          0.198     1.831    debounce_inst_1/admin__0[0]
    SLICE_X40Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.876 r  debounce_inst_1/admCharArray[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.876    debounce_inst_1_n_4
    SLICE_X40Y82         FDRE                                         r  admCharArray_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.850     2.009    CLKX_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  admCharArray_reg[0][5]/C
                         clock pessimism             -0.481     1.528    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.092     1.620    admCharArray_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ad_arrays_equal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_admin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.723%)  route 0.212ns (53.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.582     1.494    CLKX_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  ad_arrays_equal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ad_arrays_equal_reg/Q
                         net (fo=3, routed)           0.212     1.847    debounce_inst_1/FSM_sequential_admin_reg[1]_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.892 r  debounce_inst_1/FSM_sequential_admin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    debounce_inst_1_n_2
    SLICE_X37Y82         FDRE                                         r  FSM_sequential_admin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.848     2.007    CLKX_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  FSM_sequential_admin_reg[1]/C
                         clock pessimism             -0.481     1.526    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.107     1.633    FSM_sequential_admin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 arrays_equal_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_user_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.003%)  route 0.185ns (46.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.466    CLKX_IBUF_BUFG
    SLICE_X34Y83         FDPE                                         r  arrays_equal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.630 f  arrays_equal_reg/Q
                         net (fo=6, routed)           0.185     1.816    arrays_equal_reg_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  FSM_sequential_user[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    user__0[1]
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.823     1.982    CLKX_IBUF_BUFG
    SLICE_X34Y84         FDCE                                         r  FSM_sequential_user_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X34Y84         FDCE (Hold_fdce_C_D)         0.120     1.601    FSM_sequential_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 incor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            incor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.579     1.491    CLKX_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  incor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.655 f  incor_reg[0]/Q
                         net (fo=2, routed)           0.175     1.831    incor_reg_n_0_[0]
    SLICE_X38Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  incor[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    incor[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  incor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.847     2.006    CLKX_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  incor_reg[0]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120     1.611    incor_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.576     1.488    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.173     1.802    counter_reg_n_0_[0]
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    counter[0]_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X40Y73         FDCE (Hold_fdce_C_D)         0.092     1.580    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 locked_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.188ns (45.369%)  route 0.226ns (54.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.493    CLKX_IBUF_BUFG
    SLICE_X37Y83         FDRE                                         r  locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  locked_reg/Q
                         net (fo=11, routed)          0.226     1.861    locked_reg_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I1_O)        0.047     1.908 r  rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.908    rgb_reg[2]_i_2_n_0
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.849     2.008    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X38Y83         FDCE (Hold_fdce_C_D)         0.131     1.638    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLKX }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLKX_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X39Y77    FSM_onehot_rcStates_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y77    FSM_onehot_rcStates_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y77    FSM_onehot_rcStates_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y82    FSM_sequential_admin_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y82    FSM_sequential_admin_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y82    FSM_sequential_admin_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y84    FSM_sequential_user_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y84    FSM_sequential_user_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y84    FSM_sequential_user_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y77    FSM_onehot_rcStates_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y82    FSM_sequential_admin_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 4.044ns (50.174%)  route 4.016ns (49.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.730     5.399    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.518     5.917 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           4.016     9.933    RGB_R_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526    13.458 r  RGB_R_OBUF_inst/O
                         net (fo=0)                   0.000    13.458    RGB_R
    V16                                                               r  RGB_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 4.188ns (62.131%)  route 2.553ns (37.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.722     5.391    CLKX_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.478     5.869 r  led_reg_reg[1]/Q
                         net (fo=4, routed)           2.553     8.421    LEDX_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.710    12.132 r  LEDX_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.132    LEDX[1]
    M15                                                               r  LEDX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.469ns  (logic 4.003ns (61.890%)  route 2.465ns (38.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.723     5.392    CLKX_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.518     5.910 r  led_reg_reg[2]/Q
                         net (fo=3, routed)           2.465     8.375    LEDX_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.861 r  LEDX_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.861    LEDX[2]
    G14                                                               r  LEDX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.049ns (62.857%)  route 2.393ns (37.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.722     5.391    CLKX_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.518     5.909 r  led_reg_reg[0]/Q
                         net (fo=5, routed)           2.393     8.301    LEDX_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.833 r  LEDX_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.833    LEDX[0]
    M14                                                               r  LEDX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 4.028ns (64.016%)  route 2.264ns (35.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.723     5.392    CLKX_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.518     5.910 r  led_reg_reg[3]/Q
                         net (fo=2, routed)           2.264     8.174    LEDX_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.684 r  LEDX_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.684    LEDX[3]
    D18                                                               r  LEDX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 4.251ns (70.107%)  route 1.812ns (29.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.730     5.399    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.478     5.877 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.812     7.689    RGB_B_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.773    11.462 r  RGB_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.462    RGB_B
    M17                                                               r  RGB_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 4.029ns (68.452%)  route 1.857ns (31.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.730     5.399    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.518     5.917 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.857     7.774    RGB_G_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    11.285 r  RGB_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.285    RGB_G
    F17                                                               r  RGB_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.376ns (77.048%)  route 0.410ns (22.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.493    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.410     2.067    RGB_G_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.280 r  RGB_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.280    RGB_G
    F17                                                               r  RGB_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.498ns (79.282%)  route 0.391ns (20.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.493    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.148     1.641 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.391     2.033    RGB_B_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.350     3.383 r  RGB_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    RGB_B
    M17                                                               r  RGB_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.375ns (69.934%)  route 0.591ns (30.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.578     1.490    CLKX_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  led_reg_reg[3]/Q
                         net (fo=2, routed)           0.591     2.245    LEDX_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.456 r  LEDX_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.456    LEDX[3]
    D18                                                               r  LEDX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.351ns (66.377%)  route 0.684ns (33.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.578     1.490    CLKX_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  led_reg_reg[2]/Q
                         net (fo=3, routed)           0.684     2.339    LEDX_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.525 r  LEDX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.525    LEDX[2]
    G14                                                               r  LEDX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.396ns (67.320%)  route 0.678ns (32.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.576     1.488    CLKX_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  led_reg_reg[0]/Q
                         net (fo=5, routed)           0.678     2.330    LEDX_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.562 r  LEDX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    LEDX[0]
    M14                                                               r  LEDX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.441ns (65.807%)  route 0.749ns (34.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.576     1.488    CLKX_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.148     1.636 r  led_reg_reg[1]/Q
                         net (fo=4, routed)           0.749     2.385    LEDX_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.293     3.678 r  LEDX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.678    LEDX[1]
    M15                                                               r  LEDX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.391ns (50.655%)  route 1.355ns (49.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.493    CLKX_IBUF_BUFG
    SLICE_X38Y83         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.355     3.012    RGB_R_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     4.239 r  RGB_R_OBUF_inst/O
                         net (fo=0)                   0.000     4.239    RGB_R
    V16                                                               r  RGB_R (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           350 Endpoints
Min Delay           350 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.452ns (21.557%)  route 5.285ns (78.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.285     6.737    debounce_inst_1/SW1_IBUF
    SLICE_X34Y76         FDCE                                         f  debounce_inst_1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.472     4.864    debounce_inst_1/CLKX
    SLICE_X34Y76         FDCE                                         r  debounce_inst_1/count_reg[0]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.452ns (21.557%)  route 5.285ns (78.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.285     6.737    debounce_inst_1/SW1_IBUF
    SLICE_X34Y76         FDCE                                         f  debounce_inst_1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.472     4.864    debounce_inst_1/CLKX
    SLICE_X34Y76         FDCE                                         r  debounce_inst_1/count_reg[1]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.452ns (21.557%)  route 5.285ns (78.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.285     6.737    debounce_inst_1/SW1_IBUF
    SLICE_X34Y76         FDCE                                         f  debounce_inst_1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.472     4.864    debounce_inst_1/CLKX
    SLICE_X34Y76         FDCE                                         r  debounce_inst_1/count_reg[2]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.452ns (21.557%)  route 5.285ns (78.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.285     6.737    debounce_inst_1/SW1_IBUF
    SLICE_X34Y76         FDCE                                         f  debounce_inst_1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.472     4.864    debounce_inst_1/CLKX
    SLICE_X34Y76         FDCE                                         r  debounce_inst_1/count_reg[3]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            incor_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.700ns (25.573%)  route 4.949ns (74.427%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         3.319     4.772    SW1_IBUF
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.896 r  incor[30]_i_2/O
                         net (fo=32, routed)          0.661     5.557    incor0
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.681 r  incor[30]_i_1/O
                         net (fo=30, routed)          0.968     6.649    incor[30]_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  incor_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.557     4.949    CLKX_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  incor_reg[29]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            incor_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.700ns (25.573%)  route 4.949ns (74.427%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         3.319     4.772    SW1_IBUF
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.896 r  incor[30]_i_2/O
                         net (fo=32, routed)          0.661     5.557    incor0
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.681 r  incor[30]_i_1/O
                         net (fo=30, routed)          0.968     6.649    incor[30]_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  incor_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.557     4.949    CLKX_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  incor_reg[30]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.597ns  (logic 1.452ns (22.017%)  route 5.144ns (77.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.144     6.597    debounce_inst_1/SW1_IBUF
    SLICE_X34Y77         FDCE                                         f  debounce_inst_1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.473     4.865    debounce_inst_1/CLKX
    SLICE_X34Y77         FDCE                                         r  debounce_inst_1/count_reg[4]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.597ns  (logic 1.452ns (22.017%)  route 5.144ns (77.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.144     6.597    debounce_inst_1/SW1_IBUF
    SLICE_X34Y77         FDCE                                         f  debounce_inst_1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.473     4.865    debounce_inst_1/CLKX
    SLICE_X34Y77         FDCE                                         r  debounce_inst_1/count_reg[5]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.597ns  (logic 1.452ns (22.017%)  route 5.144ns (77.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.144     6.597    debounce_inst_1/SW1_IBUF
    SLICE_X34Y77         FDCE                                         f  debounce_inst_1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.473     4.865    debounce_inst_1/CLKX
    SLICE_X34Y77         FDCE                                         r  debounce_inst_1/count_reg[6]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_1/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.597ns  (logic 1.452ns (22.017%)  route 5.144ns (77.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         5.144     6.597    debounce_inst_1/SW1_IBUF
    SLICE_X34Y77         FDCE                                         f  debounce_inst_1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.473     4.865    debounce_inst_1/CLKX
    SLICE_X34Y77         FDCE                                         r  debounce_inst_1/count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.220ns (28.134%)  route 0.563ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.563     0.784    SW1_IBUF
    SLICE_X40Y73         FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.002    CLKX_IBUF_BUFG
    SLICE_X40Y73         FDCE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.220ns (25.497%)  route 0.644ns (74.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.644     0.865    SW1_IBUF
    SLICE_X40Y75         FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.001    CLKX_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.220ns (25.497%)  route 0.644ns (74.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.644     0.865    SW1_IBUF
    SLICE_X40Y75         FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.001    CLKX_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.220ns (25.497%)  route 0.644ns (74.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=188, routed)         0.644     0.865    SW1_IBUF
    SLICE_X40Y75         FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.001    CLKX_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  counter_reg[15]/C





