{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714371868796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714371868809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 08:24:28 2024 " "Processing started: Mon Apr 29 08:24:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714371868809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371868809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_add_sub -c accum_N_bits_add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_add_sub -c accum_N_bits_add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371868809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714371869468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714371869472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/logic_circuit_add_sub/logic_circuit_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/logic_circuit_add_sub/logic_circuit_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit_add_sub " "Found entity 1: logic_circuit_add_sub" {  } { { "../logic_circuit_add_sub/logic_circuit_add_sub.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/logic_circuit_add_sub/logic_circuit_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714371878171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371878171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_N_bits_with_areset " "Found entity 1: reg_N_bits_with_areset" {  } { { "../../../LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714371878175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371878175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Zadanie 1/full_adder/full_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/full_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714371878179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371878179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_subtractor " "Found entity 1: ripple_carry_adder_subtractor" {  } { { "../ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714371878183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371878183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum_n_bits_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file accum_n_bits_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum_N_bits_add_sub " "Found entity 1: accum_N_bits_add_sub" {  } { { "accum_N_bits_add_sub.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714371878187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371878187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accum_N_bits_add_sub " "Elaborating entity \"accum_N_bits_add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714371878247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_bits_with_areset reg_N_bits_with_areset:reg_A " "Elaborating entity \"reg_N_bits_with_areset\" for hierarchy \"reg_N_bits_with_areset:reg_A\"" {  } { { "accum_N_bits_add_sub.v" "reg_A" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714371878251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_subtractor ripple_carry_adder_subtractor:RCAS " "Elaborating entity \"ripple_carry_adder_subtractor\" for hierarchy \"ripple_carry_adder_subtractor:RCAS\"" {  } { { "accum_N_bits_add_sub.v" "RCAS" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714371878257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry_adder_subtractor:RCAS\|full_adder:add_or_sub\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"ripple_carry_adder_subtractor:RCAS\|full_adder:add_or_sub\[0\].FA\"" {  } { { "../ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "add_or_sub\[0\].FA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714371878264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit_add_sub logic_circuit_add_sub:check_overflow " "Elaborating entity \"logic_circuit_add_sub\" for hierarchy \"logic_circuit_add_sub:check_overflow\"" {  } { { "accum_N_bits_add_sub.v" "check_overflow" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/accum_N_bits_add_sub/accum_N_bits_add_sub.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714371878284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714371878802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714371879126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714371879126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714371879153 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714371879153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714371879153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714371879153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714371879165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 08:24:39 2024 " "Processing ended: Mon Apr 29 08:24:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714371879165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714371879165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714371879165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714371879165 ""}
