// Seed: 1548369750
module module_0;
  id_1(
      .id_0(id_2), .id_1(1), .id_2(id_2), .id_3(id_2)
  );
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1
);
  always @(posedge id_0) begin
    id_1 = id_0;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0();
  assign id_4 = 1'b0;
endmodule
