\hypertarget{group___t_i_m_ex___timer___input___selection}{}\doxysection{TIM Extended Timer input selection}
\label{group___t_i_m_ex___timer___input___selection}\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga4d3d7a7e977f98110d2833d2feb7236a}{TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM1\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gabba4a562a6e0f83acf57807e50de0de4}{TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+COMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM1\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga94308cf0e1eebb9a46fdd9c907b41cf5}{TIM\+\_\+\+TIM8\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM8\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga226e4035e59e5d1a566d7d673f858f35}{TIM\+\_\+\+TIM8\+\_\+\+TI1\+\_\+\+COMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM8\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga11cd0b8d94b5ab46488aa3f2c3769d1f}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga10665a31da680e9c23ff66b4e9f85b1e}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga4d384c8a9c0687b64290b54c256a5152}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga0449ea1c33b15b3f91222fcb3a239559}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1\+\_\+\+COMP2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT OR \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga43e965c08be4bb981520165b1febf6c5}{TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gad862ada9f9f69885f4f891cac338eb20}{TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+COMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga6d1cab356ab9db2d3a65327992bdf97f}{TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+COMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaaf704734fd8855bfcfe8bf8591bd3d53}{TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+COMP1\+\_\+\+COMP2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT or \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga0887eba35836a73c891e2ad168a3da16}{TIM\+\_\+\+TIM5\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM5\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gabe5775cefd01431696ab62620b7a5d6b}{TIM\+\_\+\+TIM5\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+TMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM5\+\_\+\+TI1 is connected to CAN TMP $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga41a79c22055cb2f84a9ca574c3ab596c}{TIM\+\_\+\+TIM5\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+RTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM5\+\_\+\+TI1 is connected to CAN RTP $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga56544cebe96b454970fd3f754d3c9c49}{TIM\+\_\+\+TIM12\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}} TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf47b84ebb87bad97064fdb017ead9151}{TIM\+\_\+\+TIM12\+\_\+\+TI1\+\_\+\+SPDIF\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}} TI1 is connected to SPDIF FS $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga203fd51591dbc76d09a12d1ca4e539a1}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gad7f0c85a8acd135947bdb67db634e3b1}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+TIM2\+\_\+\+CH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} CH1 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gae48754f7fa79114b029d245eea699b84}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+TIM3\+\_\+\+CH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}} CH1 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf2c8be800c5ea6a82734ade8f5bb5e1e}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+TIM4\+\_\+\+CH1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}} CH1 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga53599dcd4f5502bf1c76670f03aac081}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+LSE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}})                      /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} LSE  $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga4d4938b548affd930758e2801f48eb07}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+CSI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}) /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} CSI  $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga2205065d06dc15721f52ccc6c7d6e0eb}{TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+MCO2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} MCO2 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gac24fe62f6e315b6bf3315b70e808ef81}{TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga3116230cad942525244192c4f0bb1fbe}{TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+TIM2\+\_\+\+CH2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}})                      /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} CH2 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gacc2c94f28892cfbc46fc27bab2d23cdd}{TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+TIM3\+\_\+\+CH2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}})                      /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}} CH2 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gadb9f1861b478966c9329ad9f540a4fcc}{TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+TIM4\+\_\+\+CH2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}} CH2 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf4435f9a5d0eb16d1b2b1192ad004392}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga0fbcfc41d3049d0f638e2024c3650a21}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+LSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} LSI $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga921143f341cd81c4ce43f3d6ecae9df9}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} LSE $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga9b830fb428d95bee93970c5405fb2fe3}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+WKUP\+\_\+\+IT}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to WKUP\+\_\+\+IT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gab97c8da0527e5686a80a50f906225e02}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga3f1415fc8e6bf01ebdfad3c06f3bcc3c}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+SPDIF\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to SPDIF FS $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga409efca3f95e233e2bf48908a7e25a94}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+HSE1\+MHZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} HSE 1Mhz $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga96722a6c22463858abfcafa371a6a835}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+MCO1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} MCO1 $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaa2e648e7357bd2545a1eeacd922d0b05}{TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaa706392ffbe746d070a46365453eff0e}{TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+COMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga19d293cc1ce67979391149b8b9ff7ecb}{TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+COMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gae33fc9dfbd92dfa798438e41cbe461c7}{TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+COMP1\+\_\+\+COMP2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT or \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga172efd80a7592e1b949d12e7439c0b6a}{TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                               /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gafcabd2f57f3e9de1ef4863154ecfe810}{TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+TMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to CAN TMP  $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_ga668d33771d5bb3601f5981c7d5f7affe}{TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+RTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to CAN RTP  $\ast$/
\item 
\#define \mbox{\hyperlink{group___t_i_m_ex___timer___input___selection_gaf6550208fd6a5aafc1ed97b65a836dc4}{TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+SOC}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to CAN SOC $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga56544cebe96b454970fd3f754d3c9c49}\label{group___t_i_m_ex___timer___input___selection_ga56544cebe96b454970fd3f754d3c9c49}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM12\_TI1\_GPIO@{TIM\_TIM12\_TI1\_GPIO}}
\index{TIM\_TIM12\_TI1\_GPIO@{TIM\_TIM12\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM12\_TI1\_GPIO}{TIM\_TIM12\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM12\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}} TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaf47b84ebb87bad97064fdb017ead9151}\label{group___t_i_m_ex___timer___input___selection_gaf47b84ebb87bad97064fdb017ead9151}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM12\_TI1\_SPDIF\_FS@{TIM\_TIM12\_TI1\_SPDIF\_FS}}
\index{TIM\_TIM12\_TI1\_SPDIF\_FS@{TIM\_TIM12\_TI1\_SPDIF\_FS}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM12\_TI1\_SPDIF\_FS}{TIM\_TIM12\_TI1\_SPDIF\_FS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM12\+\_\+\+TI1\+\_\+\+SPDIF\+\_\+\+FS~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}} TI1 is connected to SPDIF FS $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga203fd51591dbc76d09a12d1ca4e539a1}\label{group___t_i_m_ex___timer___input___selection_ga203fd51591dbc76d09a12d1ca4e539a1}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_GPIO@{TIM\_TIM15\_TI1\_GPIO}}
\index{TIM\_TIM15\_TI1\_GPIO@{TIM\_TIM15\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_GPIO}{TIM\_TIM15\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga4d4938b548affd930758e2801f48eb07}\label{group___t_i_m_ex___timer___input___selection_ga4d4938b548affd930758e2801f48eb07}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_RCC\_CSI@{TIM\_TIM15\_TI1\_RCC\_CSI}}
\index{TIM\_TIM15\_TI1\_RCC\_CSI@{TIM\_TIM15\_TI1\_RCC\_CSI}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_RCC\_CSI}{TIM\_TIM15\_TI1\_RCC\_CSI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+CSI~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}) /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} CSI  $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00213}{213}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga53599dcd4f5502bf1c76670f03aac081}\label{group___t_i_m_ex___timer___input___selection_ga53599dcd4f5502bf1c76670f03aac081}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_RCC\_LSE@{TIM\_TIM15\_TI1\_RCC\_LSE}}
\index{TIM\_TIM15\_TI1\_RCC\_LSE@{TIM\_TIM15\_TI1\_RCC\_LSE}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_RCC\_LSE}{TIM\_TIM15\_TI1\_RCC\_LSE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+LSE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}})                      /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} LSE  $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga2205065d06dc15721f52ccc6c7d6e0eb}\label{group___t_i_m_ex___timer___input___selection_ga2205065d06dc15721f52ccc6c7d6e0eb}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_RCC\_MCO2@{TIM\_TIM15\_TI1\_RCC\_MCO2}}
\index{TIM\_TIM15\_TI1\_RCC\_MCO2@{TIM\_TIM15\_TI1\_RCC\_MCO2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_RCC\_MCO2}{TIM\_TIM15\_TI1\_RCC\_MCO2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+MCO2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} MCO2 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00214}{214}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gad7f0c85a8acd135947bdb67db634e3b1}\label{group___t_i_m_ex___timer___input___selection_gad7f0c85a8acd135947bdb67db634e3b1}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_TIM2\_CH1@{TIM\_TIM15\_TI1\_TIM2\_CH1}}
\index{TIM\_TIM15\_TI1\_TIM2\_CH1@{TIM\_TIM15\_TI1\_TIM2\_CH1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_TIM2\_CH1}{TIM\_TIM15\_TI1\_TIM2\_CH1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+TIM2\+\_\+\+CH1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} CH1 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gae48754f7fa79114b029d245eea699b84}\label{group___t_i_m_ex___timer___input___selection_gae48754f7fa79114b029d245eea699b84}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_TIM3\_CH1@{TIM\_TIM15\_TI1\_TIM3\_CH1}}
\index{TIM\_TIM15\_TI1\_TIM3\_CH1@{TIM\_TIM15\_TI1\_TIM3\_CH1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_TIM3\_CH1}{TIM\_TIM15\_TI1\_TIM3\_CH1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+TIM3\+\_\+\+CH1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}} CH1 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaf2c8be800c5ea6a82734ade8f5bb5e1e}\label{group___t_i_m_ex___timer___input___selection_gaf2c8be800c5ea6a82734ade8f5bb5e1e}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI1\_TIM4\_CH1@{TIM\_TIM15\_TI1\_TIM4\_CH1}}
\index{TIM\_TIM15\_TI1\_TIM4\_CH1@{TIM\_TIM15\_TI1\_TIM4\_CH1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI1\_TIM4\_CH1}{TIM\_TIM15\_TI1\_TIM4\_CH1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI1\+\_\+\+TIM4\+\_\+\+CH1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM15\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}} CH1 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gac24fe62f6e315b6bf3315b70e808ef81}\label{group___t_i_m_ex___timer___input___selection_gac24fe62f6e315b6bf3315b70e808ef81}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI2\_GPIO@{TIM\_TIM15\_TI2\_GPIO}}
\index{TIM\_TIM15\_TI2\_GPIO@{TIM\_TIM15\_TI2\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI2\_GPIO}{TIM\_TIM15\_TI2\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00216}{216}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga3116230cad942525244192c4f0bb1fbe}\label{group___t_i_m_ex___timer___input___selection_ga3116230cad942525244192c4f0bb1fbe}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI2\_TIM2\_CH2@{TIM\_TIM15\_TI2\_TIM2\_CH2}}
\index{TIM\_TIM15\_TI2\_TIM2\_CH2@{TIM\_TIM15\_TI2\_TIM2\_CH2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI2\_TIM2\_CH2}{TIM\_TIM15\_TI2\_TIM2\_CH2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+TIM2\+\_\+\+CH2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}})                      /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} CH2 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gacc2c94f28892cfbc46fc27bab2d23cdd}\label{group___t_i_m_ex___timer___input___selection_gacc2c94f28892cfbc46fc27bab2d23cdd}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI2\_TIM3\_CH2@{TIM\_TIM15\_TI2\_TIM3\_CH2}}
\index{TIM\_TIM15\_TI2\_TIM3\_CH2@{TIM\_TIM15\_TI2\_TIM3\_CH2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI2\_TIM3\_CH2}{TIM\_TIM15\_TI2\_TIM3\_CH2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+TIM3\+\_\+\+CH2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}})                      /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}} CH2 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00218}{218}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gadb9f1861b478966c9329ad9f540a4fcc}\label{group___t_i_m_ex___timer___input___selection_gadb9f1861b478966c9329ad9f540a4fcc}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM15\_TI2\_TIM4\_CH2@{TIM\_TIM15\_TI2\_TIM4\_CH2}}
\index{TIM\_TIM15\_TI2\_TIM4\_CH2@{TIM\_TIM15\_TI2\_TIM4\_CH2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM15\_TI2\_TIM4\_CH2}{TIM\_TIM15\_TI2\_TIM4\_CH2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM15\+\_\+\+TI2\+\_\+\+TIM4\+\_\+\+CH2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM15\+\_\+\+TI2 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}} CH2 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00219}{219}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaf4435f9a5d0eb16d1b2b1192ad004392}\label{group___t_i_m_ex___timer___input___selection_gaf4435f9a5d0eb16d1b2b1192ad004392}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM16\_TI1\_GPIO@{TIM\_TIM16\_TI1\_GPIO}}
\index{TIM\_TIM16\_TI1\_GPIO@{TIM\_TIM16\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_GPIO}{TIM\_TIM16\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00221}{221}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga921143f341cd81c4ce43f3d6ecae9df9}\label{group___t_i_m_ex___timer___input___selection_ga921143f341cd81c4ce43f3d6ecae9df9}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM16\_TI1\_RCC\_LSE@{TIM\_TIM16\_TI1\_RCC\_LSE}}
\index{TIM\_TIM16\_TI1\_RCC\_LSE@{TIM\_TIM16\_TI1\_RCC\_LSE}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_RCC\_LSE}{TIM\_TIM16\_TI1\_RCC\_LSE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} LSE $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00223}{223}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga0fbcfc41d3049d0f638e2024c3650a21}\label{group___t_i_m_ex___timer___input___selection_ga0fbcfc41d3049d0f638e2024c3650a21}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM16\_TI1\_RCC\_LSI@{TIM\_TIM16\_TI1\_RCC\_LSI}}
\index{TIM\_TIM16\_TI1\_RCC\_LSI@{TIM\_TIM16\_TI1\_RCC\_LSI}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_RCC\_LSI}{TIM\_TIM16\_TI1\_RCC\_LSI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+LSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} LSI $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00222}{222}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga9b830fb428d95bee93970c5405fb2fe3}\label{group___t_i_m_ex___timer___input___selection_ga9b830fb428d95bee93970c5405fb2fe3}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM16\_TI1\_WKUP\_IT@{TIM\_TIM16\_TI1\_WKUP\_IT}}
\index{TIM\_TIM16\_TI1\_WKUP\_IT@{TIM\_TIM16\_TI1\_WKUP\_IT}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_WKUP\_IT}{TIM\_TIM16\_TI1\_WKUP\_IT}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+WKUP\+\_\+\+IT~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}} TI1 is connected to WKUP\+\_\+\+IT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00224}{224}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gab97c8da0527e5686a80a50f906225e02}\label{group___t_i_m_ex___timer___input___selection_gab97c8da0527e5686a80a50f906225e02}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM17\_TI1\_GPIO@{TIM\_TIM17\_TI1\_GPIO}}
\index{TIM\_TIM17\_TI1\_GPIO@{TIM\_TIM17\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_GPIO}{TIM\_TIM17\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00226}{226}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga409efca3f95e233e2bf48908a7e25a94}\label{group___t_i_m_ex___timer___input___selection_ga409efca3f95e233e2bf48908a7e25a94}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM17\_TI1\_RCC\_HSE1MHZ@{TIM\_TIM17\_TI1\_RCC\_HSE1MHZ}}
\index{TIM\_TIM17\_TI1\_RCC\_HSE1MHZ@{TIM\_TIM17\_TI1\_RCC\_HSE1MHZ}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_RCC\_HSE1MHZ}{TIM\_TIM17\_TI1\_RCC\_HSE1MHZ}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+HSE1\+MHZ~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} HSE 1Mhz $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00228}{228}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga96722a6c22463858abfcafa371a6a835}\label{group___t_i_m_ex___timer___input___selection_ga96722a6c22463858abfcafa371a6a835}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM17\_TI1\_RCC\_MCO1@{TIM\_TIM17\_TI1\_RCC\_MCO1}}
\index{TIM\_TIM17\_TI1\_RCC\_MCO1@{TIM\_TIM17\_TI1\_RCC\_MCO1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_RCC\_MCO1}{TIM\_TIM17\_TI1\_RCC\_MCO1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+RCC\+\_\+\+MCO1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}} MCO1 $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00229}{229}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga3f1415fc8e6bf01ebdfad3c06f3bcc3c}\label{group___t_i_m_ex___timer___input___selection_ga3f1415fc8e6bf01ebdfad3c06f3bcc3c}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM17\_TI1\_SPDIF\_FS@{TIM\_TIM17\_TI1\_SPDIF\_FS}}
\index{TIM\_TIM17\_TI1\_SPDIF\_FS@{TIM\_TIM17\_TI1\_SPDIF\_FS}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_SPDIF\_FS}{TIM\_TIM17\_TI1\_SPDIF\_FS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+SPDIF\+\_\+\+FS~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}} TI1 is connected to SPDIF FS $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00227}{227}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gabba4a562a6e0f83acf57807e50de0de4}\label{group___t_i_m_ex___timer___input___selection_gabba4a562a6e0f83acf57807e50de0de4}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM1\_TI1\_COMP1@{TIM\_TIM1\_TI1\_COMP1}}
\index{TIM\_TIM1\_TI1\_COMP1@{TIM\_TIM1\_TI1\_COMP1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM1\_TI1\_COMP1}{TIM\_TIM1\_TI1\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+COMP1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM1\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00186}{186}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga4d3d7a7e977f98110d2833d2feb7236a}\label{group___t_i_m_ex___timer___input___selection_ga4d3d7a7e977f98110d2833d2feb7236a}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM1\_TI1\_GPIO@{TIM\_TIM1\_TI1\_GPIO}}
\index{TIM\_TIM1\_TI1\_GPIO@{TIM\_TIM1\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM1\_TI1\_GPIO}{TIM\_TIM1\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM1\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaa706392ffbe746d070a46365453eff0e}\label{group___t_i_m_ex___timer___input___selection_gaa706392ffbe746d070a46365453eff0e}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM23\_TI4\_COMP1@{TIM\_TIM23\_TI4\_COMP1}}
\index{TIM\_TIM23\_TI4\_COMP1@{TIM\_TIM23\_TI4\_COMP1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM23\_TI4\_COMP1}{TIM\_TIM23\_TI4\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+COMP1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00232}{232}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gae33fc9dfbd92dfa798438e41cbe461c7}\label{group___t_i_m_ex___timer___input___selection_gae33fc9dfbd92dfa798438e41cbe461c7}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM23\_TI4\_COMP1\_COMP2@{TIM\_TIM23\_TI4\_COMP1\_COMP2}}
\index{TIM\_TIM23\_TI4\_COMP1\_COMP2@{TIM\_TIM23\_TI4\_COMP1\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM23\_TI4\_COMP1\_COMP2}{TIM\_TIM23\_TI4\_COMP1\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+COMP1\+\_\+\+COMP2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT or \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00234}{234}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga19d293cc1ce67979391149b8b9ff7ecb}\label{group___t_i_m_ex___timer___input___selection_ga19d293cc1ce67979391149b8b9ff7ecb}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM23\_TI4\_COMP2@{TIM\_TIM23\_TI4\_COMP2}}
\index{TIM\_TIM23\_TI4\_COMP2@{TIM\_TIM23\_TI4\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM23\_TI4\_COMP2}{TIM\_TIM23\_TI4\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+COMP2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00233}{233}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaa2e648e7357bd2545a1eeacd922d0b05}\label{group___t_i_m_ex___timer___input___selection_gaa2e648e7357bd2545a1eeacd922d0b05}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM23\_TI4\_GPIO@{TIM\_TIM23\_TI4\_GPIO}}
\index{TIM\_TIM23\_TI4\_GPIO@{TIM\_TIM23\_TI4\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM23\_TI4\_GPIO}{TIM\_TIM23\_TI4\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM23\+\_\+\+TI4\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM23\+\_\+\+TI4 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00231}{231}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga668d33771d5bb3601f5981c7d5f7affe}\label{group___t_i_m_ex___timer___input___selection_ga668d33771d5bb3601f5981c7d5f7affe}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM24\_TI1\_CAN\_RTP@{TIM\_TIM24\_TI1\_CAN\_RTP}}
\index{TIM\_TIM24\_TI1\_CAN\_RTP@{TIM\_TIM24\_TI1\_CAN\_RTP}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM24\_TI1\_CAN\_RTP}{TIM\_TIM24\_TI1\_CAN\_RTP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+RTP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to CAN RTP  $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00238}{238}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaf6550208fd6a5aafc1ed97b65a836dc4}\label{group___t_i_m_ex___timer___input___selection_gaf6550208fd6a5aafc1ed97b65a836dc4}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM24\_TI1\_CAN\_SOC@{TIM\_TIM24\_TI1\_CAN\_SOC}}
\index{TIM\_TIM24\_TI1\_CAN\_SOC@{TIM\_TIM24\_TI1\_CAN\_SOC}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM24\_TI1\_CAN\_SOC}{TIM\_TIM24\_TI1\_CAN\_SOC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+SOC~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to CAN SOC $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00239}{239}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gafcabd2f57f3e9de1ef4863154ecfe810}\label{group___t_i_m_ex___timer___input___selection_gafcabd2f57f3e9de1ef4863154ecfe810}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM24\_TI1\_CAN\_TMP@{TIM\_TIM24\_TI1\_CAN\_TMP}}
\index{TIM\_TIM24\_TI1\_CAN\_TMP@{TIM\_TIM24\_TI1\_CAN\_TMP}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM24\_TI1\_CAN\_TMP}{TIM\_TIM24\_TI1\_CAN\_TMP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+TMP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to CAN TMP  $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00237}{237}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga172efd80a7592e1b949d12e7439c0b6a}\label{group___t_i_m_ex___timer___input___selection_ga172efd80a7592e1b949d12e7439c0b6a}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM24\_TI1\_GPIO@{TIM\_TIM24\_TI1\_GPIO}}
\index{TIM\_TIM24\_TI1\_GPIO@{TIM\_TIM24\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM24\_TI1\_GPIO}{TIM\_TIM24\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM24\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM24\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00236}{236}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga10665a31da680e9c23ff66b4e9f85b1e}\label{group___t_i_m_ex___timer___input___selection_ga10665a31da680e9c23ff66b4e9f85b1e}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM2\_TI4\_COMP1@{TIM\_TIM2\_TI4\_COMP1}}
\index{TIM\_TIM2\_TI4\_COMP1@{TIM\_TIM2\_TI4\_COMP1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_COMP1}{TIM\_TIM2\_TI4\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00192}{192}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga0449ea1c33b15b3f91222fcb3a239559}\label{group___t_i_m_ex___timer___input___selection_ga0449ea1c33b15b3f91222fcb3a239559}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM2\_TI4\_COMP1\_COMP2@{TIM\_TIM2\_TI4\_COMP1\_COMP2}}
\index{TIM\_TIM2\_TI4\_COMP1\_COMP2@{TIM\_TIM2\_TI4\_COMP1\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_COMP1\_COMP2}{TIM\_TIM2\_TI4\_COMP1\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1\+\_\+\+COMP2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT OR \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga4d384c8a9c0687b64290b54c256a5152}\label{group___t_i_m_ex___timer___input___selection_ga4d384c8a9c0687b64290b54c256a5152}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM2\_TI4\_COMP2@{TIM\_TIM2\_TI4\_COMP2}}
\index{TIM\_TIM2\_TI4\_COMP2@{TIM\_TIM2\_TI4\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_COMP2}{TIM\_TIM2\_TI4\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga11cd0b8d94b5ab46488aa3f2c3769d1f}\label{group___t_i_m_ex___timer___input___selection_ga11cd0b8d94b5ab46488aa3f2c3769d1f}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM2\_TI4\_GPIO@{TIM\_TIM2\_TI4\_GPIO}}
\index{TIM\_TIM2\_TI4\_GPIO@{TIM\_TIM2\_TI4\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_GPIO}{TIM\_TIM2\_TI4\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gad862ada9f9f69885f4f891cac338eb20}\label{group___t_i_m_ex___timer___input___selection_gad862ada9f9f69885f4f891cac338eb20}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM3\_TI1\_COMP1@{TIM\_TIM3\_TI1\_COMP1}}
\index{TIM\_TIM3\_TI1\_COMP1@{TIM\_TIM3\_TI1\_COMP1}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM3\_TI1\_COMP1}{TIM\_TIM3\_TI1\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+COMP1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00197}{197}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gaaf704734fd8855bfcfe8bf8591bd3d53}\label{group___t_i_m_ex___timer___input___selection_gaaf704734fd8855bfcfe8bf8591bd3d53}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM3\_TI1\_COMP1\_COMP2@{TIM\_TIM3\_TI1\_COMP1\_COMP2}}
\index{TIM\_TIM3\_TI1\_COMP1\_COMP2@{TIM\_TIM3\_TI1\_COMP1\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM3\_TI1\_COMP1\_COMP2}{TIM\_TIM3\_TI1\_COMP1\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+COMP1\+\_\+\+COMP2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}) /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT or \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00199}{199}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga6d1cab356ab9db2d3a65327992bdf97f}\label{group___t_i_m_ex___timer___input___selection_ga6d1cab356ab9db2d3a65327992bdf97f}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM3\_TI1\_COMP2@{TIM\_TIM3\_TI1\_COMP2}}
\index{TIM\_TIM3\_TI1\_COMP2@{TIM\_TIM3\_TI1\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM3\_TI1\_COMP2}{TIM\_TIM3\_TI1\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+COMP2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00198}{198}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga43e965c08be4bb981520165b1febf6c5}\label{group___t_i_m_ex___timer___input___selection_ga43e965c08be4bb981520165b1febf6c5}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM3\_TI1\_GPIO@{TIM\_TIM3\_TI1\_GPIO}}
\index{TIM\_TIM3\_TI1\_GPIO@{TIM\_TIM3\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM3\_TI1\_GPIO}{TIM\_TIM3\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM3\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM3\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00196}{196}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga41a79c22055cb2f84a9ca574c3ab596c}\label{group___t_i_m_ex___timer___input___selection_ga41a79c22055cb2f84a9ca574c3ab596c}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM5\_TI1\_CAN\_RTP@{TIM\_TIM5\_TI1\_CAN\_RTP}}
\index{TIM\_TIM5\_TI1\_CAN\_RTP@{TIM\_TIM5\_TI1\_CAN\_RTP}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM5\_TI1\_CAN\_RTP}{TIM\_TIM5\_TI1\_CAN\_RTP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM5\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+RTP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}                        /$\ast$ !$<$ TIM5\+\_\+\+TI1 is connected to CAN RTP $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_gabe5775cefd01431696ab62620b7a5d6b}\label{group___t_i_m_ex___timer___input___selection_gabe5775cefd01431696ab62620b7a5d6b}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM5\_TI1\_CAN\_TMP@{TIM\_TIM5\_TI1\_CAN\_TMP}}
\index{TIM\_TIM5\_TI1\_CAN\_TMP@{TIM\_TIM5\_TI1\_CAN\_TMP}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM5\_TI1\_CAN\_TMP}{TIM\_TIM5\_TI1\_CAN\_TMP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM5\+\_\+\+TI1\+\_\+\+CAN\+\_\+\+TMP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM5\+\_\+\+TI1 is connected to CAN TMP $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00202}{202}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga0887eba35836a73c891e2ad168a3da16}\label{group___t_i_m_ex___timer___input___selection_ga0887eba35836a73c891e2ad168a3da16}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM5\_TI1\_GPIO@{TIM\_TIM5\_TI1\_GPIO}}
\index{TIM\_TIM5\_TI1\_GPIO@{TIM\_TIM5\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM5\_TI1\_GPIO}{TIM\_TIM5\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM5\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM5\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga226e4035e59e5d1a566d7d673f858f35}\label{group___t_i_m_ex___timer___input___selection_ga226e4035e59e5d1a566d7d673f858f35}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM8\_TI1\_COMP2@{TIM\_TIM8\_TI1\_COMP2}}
\index{TIM\_TIM8\_TI1\_COMP2@{TIM\_TIM8\_TI1\_COMP2}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM8\_TI1\_COMP2}{TIM\_TIM8\_TI1\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+TI1\+\_\+\+COMP2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}                        /$\ast$ !$<$ TIM8\+\_\+\+TI1 is connected to \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00189}{189}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___t_i_m_ex___timer___input___selection_ga94308cf0e1eebb9a46fdd9c907b41cf5}\label{group___t_i_m_ex___timer___input___selection_ga94308cf0e1eebb9a46fdd9c907b41cf5}} 
\index{TIM Extended Timer input selection@{TIM Extended Timer input selection}!TIM\_TIM8\_TI1\_GPIO@{TIM\_TIM8\_TI1\_GPIO}}
\index{TIM\_TIM8\_TI1\_GPIO@{TIM\_TIM8\_TI1\_GPIO}!TIM Extended Timer input selection@{TIM Extended Timer input selection}}
\doxysubsubsection{\texorpdfstring{TIM\_TIM8\_TI1\_GPIO}{TIM\_TIM8\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM8\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                               /$\ast$ !$<$ TIM8\+\_\+\+TI1 is connected to \mbox{\hyperlink{libleguan_2include_2peripherals_2internal_2gpio_8h_af065b9160b968f60a562bdc5c4454a5a}{GPIO}} $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source_l00188}{188}} of file \mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

