------------------------------------------------------------------------------
-- SPDX-License-Identifier: GPL-3.0-only
--
-- A hardware accelerated LeNet-5 architecture integrated to be accessible
-- by the processing system (CPU) of an FPGA.
-- Copyright (C) 2025  Markus Elias Gerber
-- Copyright (C) 2025  Maxim Balajan
-- 
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
-- 
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
-- GNU General Public License for more details.
-- 
-- You should have received a copy of the GNU General Public License
-- along with this program.  If not, see <https://www.gnu.org/licenses/>.
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;
use work.libmatrix.all;
use work.libutil.all;
use work.libmemory.all;
use std.env.finish;

entity dense_layer_tb is
end entity dense_layer_tb;

architecture bench of dense_layer_tb is

	-- Constants
	constant clk_period      : time    := 10 ns;
	constant scale_file_name : string  := "../data/scale_values.data";
	constant scale_row       : natural := 3;
	-- Generics
	constant vector_length     : natural              := 8;
	constant max_weight_width  : natural              := 400;
	constant max_weight_height : natural              := 120;
	constant enable_shift      : integer range 0 to 1 := 1;
	constant weight_widths     : int_list             := (400, 120, 84);
	constant weight_heights    : int_list             := (120, 84, 10);
	constant weight_paths      : string_list          :=
	(
	  "../data/layer_weight_2.data",
	  "../data/layer_weight_3.data",
	  "../data/layer_weight_4.data"
	);
	-- Ports
	signal clk                    : std_logic := '0';
	signal reset                  : std_logic;
	signal en                     : std_logic;
	signal actual_weight_width    : std_logic_vector(integer(ceil(log2(real(max_weight_width)))) downto 0);
	signal actual_weight_height   : std_logic_vector(integer(ceil(log2(real(max_weight_height)))) downto 0);
	signal input                  : std_logic_vector(vector_length - 1 downto 0);
	signal base_addr              : std_logic_vector(integer(ceil(log2(real(sum_int_list(weight_widths))))) - 1 downto 0);
	signal results                : matrix_1d(0 to max_weight_height - 1)(3 * vector_length - 1 downto 0);
	signal actual_results_shifted : matrix_1d(0 to max_weight_height - 1)(3 * vector_length - 1 downto 0);
	signal actual_results_clipped : matrix_1d(0 to max_weight_height - 1)(vector_length - 1 downto 0);
	signal comp_complete          : std_logic;

	constant c_input_data_file_name : string                                                           := "../data/example_layer_data/6_dense_1.data";
	signal   input_stream           : matrix_1d(0 to weight_widths(1) - 1)(vector_length - 1 downto 0) := init_from_file(c_input_data_file_name, vector_length, weight_widths(1));
	signal   read_pointer           : integer;
	signal   invalid_delay          : integer range 0 to 3;

begin

	dense_layer_inst : entity work.dense_layer
		generic map (
			input_length      => vector_length,
			output_length     => 3 * vector_length,
			max_weight_width  => max_weight_width,
			max_weight_height => max_weight_height,
			weight_widths     => weight_widths,
			weight_heights    => weight_heights,
			weight_paths      => weight_paths
		)
		port map (
			clk                  => clk,
			reset                => reset,
			en                   => en,
			input                => input,
			actual_weight_width  => actual_weight_width,
			actual_weight_height => actual_weight_height,
			base_addr            => base_addr,
			results              => results,
			comp_complete        => comp_complete
		);

	clk                  <= not clk after clk_period / 2;
	reset                <= '1' after 0 ns, '0' after 2 * clk_period;
	actual_weight_width  <= std_logic_vector(to_unsigned(weight_widths(1), actual_weight_width'length));
	actual_weight_height <= std_logic_vector(to_unsigned(weight_heights(1), actual_weight_height'length));
	base_addr            <= std_logic_vector(to_unsigned(weight_widths(0), base_addr'length));

	INPUT_PROC : process (clk) is
	begin

		if rising_edge(clk) then
			if reset = '1' then
				input         <= (others => '0');
				read_pointer  <= 0;
				en            <= '0';
				invalid_delay <= 0;
			else
				if invalid_delay = 0 then
					input <= input_stream(read_pointer);
					en    <= '1';
					if read_pointer >= weight_widths(1) - 1 then
						read_pointer <= 0;
					else
						read_pointer <= read_pointer + 1;
					end if;
				else
					input <= (others => '1');
					en    <= '0';
				end if;
				if invalid_delay >= 3 then
					invalid_delay <= 0;
				else
					invalid_delay <= invalid_delay + 1;
				end if;
			end if;
		end if;

	end process INPUT_PROC;

	OUTPUT_GEN : for i in actual_results_shifted'range generate
		actual_results_shifted(i) <= std_logic_vector(shift_right(signed(results(i)), 9));

		actual_results_clipped(i) <= std_logic_vector(to_signed(2 ** (vector_length - 1) - 1, actual_results_clipped(i)'length))
	                             when signed(actual_results_shifted(i)) > 2 ** (vector_length - 1) - 1 else
	                             std_logic_vector(to_signed(- 2 ** (vector_length - 1), actual_results_clipped(i)'length))
	                             when signed(actual_results_shifted(i)) < - 2 ** (vector_length - 1) else
	                             actual_results_shifted(i)(vector_length - 1 downto 0);
	end generate OUTPUT_GEN;

	TB : process is
	begin

		wait for 1000 * clk_period;
		finish;

	end process TB;

end architecture bench;
