// Seed: 2387651535
module module_0 (
    output logic id_0
    , id_3,
    output logic id_1
);
  type_13(
      id_1, id_0
  );
  logic id_4, id_5, id_6, id_7, id_8, id_9;
  always @(posedge 1'h0 - 1);
  type_15(
      1, id_2, id_1
  );
  logic id_10;
  type_17(
      1, 1
  );
  initial begin
    id_4 = id_4 % ~id_6;
  end
  assign id_5 = 1'h0;
endmodule
