
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP2 for linux -- Jun 01, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
Starting shell in XG mode...
Initializing gui preferences from file  /home/vlsi/.synopsys_dv_prefs.tcl
#
# NOTE: cHANGE DESIGN NAME TO YOUR OWN
set Design CRC_16_serial
CRC_16_serial
################################################################
set num 13
13
set verilogout_no_tri true
true
set verilogout_single_bit false
false
set verilogout_show_unconnected_pins true
true
set fsm_auto_inferring true
true
set gen_show_created_symbols true
true
source -echo "./synopsys_dc.setup"
set synthetic_library {dw_foundation.sldb}
set target_library {gtech.db}
set link_library "* typical_1v2c25.db dw_foundation.sldb dw01.sldb dw02.sldb \				dw03.sldb dw04.sldb dw05.sldb dw06.sldb dw07.sldb"
set cache_write
set cache_read $cache_write
   set search_path "/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn		/CAD/synopsys/DC_Z-2007.03-SP2/dw/syn_ver		/CAD/synopsys/DC_Z-2007.03-SP2/dw/sim_ver		/home/vlsi_013/Library/aci/sc-x/symbols/synopsys		/home/vlsi_013/Library/aci/sc-x/synopsys		/CAD/synopsys/DC_Z-2007.03-SP2/libraries    " 
/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn  /CAD/synopsys/DC_Z-2007.03-SP2/dw/syn_ver  /CAD/synopsys/DC_Z-2007.03-SP2/dw/sim_ver  /home/vlsi_013/Library/aci/sc-x/symbols/synopsys  /home/vlsi_013/Library/aci/sc-x/synopsys  /CAD/synopsys/DC_Z-2007.03-SP2/libraries    
source -echo "./filelist.tcl"
analyze -f SVERILOG -library DEFAULT ../verilog/CRC_16_serial.v
Running PRESTO HDLC
Compiling source file ../verilog/CRC_16_serial.v
Presto compilation completed successfully.
Loading db file '/home/vlsi_013/Library/aci/sc-x/synopsys/typical_1v2c25.db'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw_foundation.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw01.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw02.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw03.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw04.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw05.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw06.sldb'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw07.sldb'
1
elaborate  $Design
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/gtech.db'
Loading db file '/CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/standard.sldb'
  Loading link library 'typical_1v2c25'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine CRC_16_serial line 18 in file
		'../verilog/CRC_16_serial.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_serial_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_parallel_reg  | Flip-flop |  16   |  Y  | N  | N  | Y  | N  | N  | N  |
|  data_parallel_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CRC_16_serial line 37 in file
		'../verilog/CRC_16_serial.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     tmpcrc_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CRC_16_serial'.
1
################################################################
set_wire_load_mode segmented
1
link

  Linking design 'CRC_16_serial'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  CRC_16_serial               /mnt/hgfs/a-sharefile/mywork/CRC/CRC_16_serial/CRC_16_serial_13/syn_tool/CRC_16_serial.db
  typical_1v2c25 (library)    /home/vlsi_013/Library/aci/sc-x/synopsys/typical_1v2c25.db
  dw_foundation.sldb (library) /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw_foundation.sldb
  dw01.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw01.sldb
  dw02.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw02.sldb
  dw03.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw03.sldb
  dw04.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw04.sldb
  dw05.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw05.sldb
  dw06.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw06.sldb
  dw07.sldb (library)         /CAD/synopsys/DC_Z-2007.03-SP2/libraries/syn/dw07.sldb

1
check_design > ./check_design/${dc_date}.txt
Error: can't read "dc_date": no such variable
	Use error_info for more info. (CMD-013)
current_design  $Design
Current design is 'CRC_16_serial'.
{CRC_16_serial}
source -echo "./synopsys.sdc"
# set dont use
set_dont_use {gtech/GTECH_MAJ23 gtech/GTECH_MUXI2  gtech/GTECH_NAND4}
#set_units -time ns -resistance kohm -capacitance pF -voltage V -current mA
#set_units -time ns  -capacitance pF -voltage V -current mA
create_clock -name "clk"     -period 50.000 -waveform {0.0 25} [get_ports clk]
set_dont_touch_network [get_clocks {clk}]
set_clock_transition 0.2 [get_clocks {clk}]
set_clock_uncertainty 0.4 -hold [get_clocks {clk}]
# related of setup time   clock_unceritainty=clock_skew+clock_jitter
set_load 0.1 [all_inputs]
set_input_delay 2 -clock clk [all_inputs]
set_output_delay 2 -clock clk [all_outputs]
#set_switching_activity -static_probability 0.5 -toggle_rate 0.01
current_design  $Design
Current design is 'CRC_16_serial'.
{CRC_16_serial}
#set_dw_prefer_mc_inside true
#set_compile_seqmap_propagate_constants true
# set_max_area 0.0
# set_max_dynamic_power_ topword 500.0
dc_allocate_budgets -levels 1 -mode rtl -write_script -no_interblock_logic -file_format_spec design_budget%D.rtl.step${dc_date}.con
Error: can't read "dc_date": no such variable
	Use error_info for more info. (CMD-013)
set compile_auto_ungroup_delay_num_cells 99999999
99999999
set compile_auto_ungroup_count_leaf_cells true
true
set compile_auto_ungroup_overwrite_wlm true
true
set verilogout_no_tri true
true
#################################################################
#  set_dont_touch U_multiply_0
current_design  $Design
Current design is 'CRC_16_serial'.
{CRC_16_serial}
# set_dont_touch U_power_ topword_0 
#set_dont_touch enc_1 
ungroup -flatten -all -force 
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
# ungroup -start_level 2 -all
#set_cost_prioritty -delay
set_critical_range 0.1  $Design
1
remove_unconnected_ports [get_cells -hier * ] -blast
1
compile -ungroup_all -exact_map
Warning: The cache_read directory ./cache is not readable.  (SYNOPT-10)
Warning: The cache_write directory ./cache is not writable.
So, no cache elements can be written.   (SYNOPT-11)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0706 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0706 |    *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: The trip points for the library named typical_1v2c25 differ from those in the library named gtech. (TIM-164)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_16_serial'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_inc_width6'
  Mapping 'DW_cmp'
Information: Added key list 'DesignWare' to design 'CRC_16_serial'. (DDB-72)
  Mapping 'DW_cmp'
  Mapping 'DW_cmp'
  Mapping 'DW_cmp'
  Mapping 'DW_cmp'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'CRC_16_serial'
  Mapping 'CRC_16_serial'

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02       0.0      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02       0.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          
    0:00:02       0.0      0.00       0.0       0.0                          


  Beginning Critical Range Optimization
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02       0.0      0.00       0.0       0.0                          
Loading db file '/home/vlsi_013/Library/aci/sc-x/synopsys/typical_1v2c25.db'

  Optimization Complete
  ---------------------
1
# compile_ultra -no_autoungroup -timing_high_effort_script
set compile_seqmap_propagate_high_effort true
true
set compile_seqmap_propagate_constants_size_only true
true
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
1
change_names -rule verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
set verilogout_show_unconnected_pins false
false
check_design
Warning: In design 'CRC_16_serial', net 'cnt[0]' driven by pin 'cnt_reg_0_/Q' has no loads. (LINT-2)
Warning: In design 'CRC_16_serial', net 'cnt[1]' driven by pin 'cnt_reg_1_/Q' has no loads. (LINT-2)
Warning: In design 'CRC_16_serial', net 'cnt[2]' driven by pin 'cnt_reg_2_/Q' has no loads. (LINT-2)
Warning: In design 'CRC_16_serial', net 'cnt[3]' driven by pin 'cnt_reg_3_/Q' has no loads. (LINT-2)
Warning: In design 'CRC_16_serial', net 'cnt[4]' driven by pin 'cnt_reg_4_/Q' has no loads. (LINT-2)
Warning: In design 'CRC_16_serial', net 'cnt[5]' driven by pin 'cnt_reg_5_/Q' has no loads. (LINT-2)
Warning: In design 'CRC_16_serial', net 'data_serial' driven by pin 'data_serial_reg/Q' has no loads. (LINT-2)
1
################################################################
# write_report
write -format verilog -hierarchy $Design -output ../result/${Design}_aftercom_${num}.v
Writing verilog file '/mnt/hgfs/a-sharefile/mywork/CRC/CRC_16_serial/CRC_16_serial_13/result/CRC_16_serial_aftercom_13.v'.
1
exit

Memory usage for this session 74 Mbytes.
CPU usage for this session 3 seconds.

Thank you...
