
MEMS_RECORDER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013eec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  080140c0  080140c0  000240c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014584  08014584  00030820  2**0
                  CONTENTS
  4 .ARM          00000008  08014584  08014584  00024584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801458c  0801458c  00030820  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801458c  0801458c  0002458c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014590  08014590  00024590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000820  20000000  08014594  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000045c8  20000820  08014db4  00030820  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004de8  08014db4  00034de8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030820  2**0
                  CONTENTS, READONLY
 12 .debug_info   000281ab  00000000  00000000  00030850  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004d7a  00000000  00000000  000589fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001910  00000000  00000000  0005d778  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016e0  00000000  00000000  0005f088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028f7e  00000000  00000000  00060768  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c6b5  00000000  00000000  000896e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e252b  00000000  00000000  000a5d9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000fa  00000000  00000000  001882c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c34  00000000  00000000  001883c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000820 	.word	0x20000820
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080140a4 	.word	0x080140a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000824 	.word	0x20000824
 800020c:	080140a4 	.word	0x080140a4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <CCA02M1_AUDIO_IN_Init>:
//   }
//   return ret;
// }

__weak int32_t CCA02M1_AUDIO_IN_Init(uint32_t Instance, CCA02M1_AUDIO_Init_t* AudioInit)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b098      	sub	sp, #96	; 0x60
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  int32_t ret =  BSP_ERROR_NONE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
  
  if(Instance >= AUDIO_IN_INSTANCES_NBR)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d903      	bls.n	8000fe4 <CCA02M1_AUDIO_IN_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;  
 8000fdc:	f06f 0301 	mvn.w	r3, #1
 8000fe0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000fe2:	e198      	b.n	8001316 <CCA02M1_AUDIO_IN_Init+0x34e>
  }
  else
  {
    /* Store the audio record context */
    AudioInCtx[Instance].Device          = AudioInit->Device;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4970      	ldr	r1, [pc, #448]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2064      	movs	r0, #100	; 0x64
 8000fee:	fb00 f303 	mul.w	r3, r0, r3
 8000ff2:	440b      	add	r3, r1
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].ChannelsNbr     = AudioInit->ChannelsNbr;  
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	68da      	ldr	r2, [r3, #12]
 8000ffc:	496b      	ldr	r1, [pc, #428]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2064      	movs	r0, #100	; 0x64
 8001002:	fb00 f303 	mul.w	r3, r0, r3
 8001006:	440b      	add	r3, r1
 8001008:	3310      	adds	r3, #16
 800100a:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].SampleRate      = AudioInit->SampleRate; 
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685a      	ldr	r2, [r3, #4]
 8001010:	4966      	ldr	r1, [pc, #408]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2064      	movs	r0, #100	; 0x64
 8001016:	fb00 f303 	mul.w	r3, r0, r3
 800101a:	440b      	add	r3, r1
 800101c:	3308      	adds	r3, #8
 800101e:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].BitsPerSample   = AudioInit->BitsPerSample;
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	4961      	ldr	r1, [pc, #388]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2064      	movs	r0, #100	; 0x64
 800102a:	fb00 f303 	mul.w	r3, r0, r3
 800102e:	440b      	add	r3, r1
 8001030:	330c      	adds	r3, #12
 8001032:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].Volume          = AudioInit->Volume;
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	691a      	ldr	r2, [r3, #16]
 8001038:	495c      	ldr	r1, [pc, #368]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2064      	movs	r0, #100	; 0x64
 800103e:	fb00 f303 	mul.w	r3, r0, r3
 8001042:	440b      	add	r3, r1
 8001044:	3320      	adds	r3, #32
 8001046:	601a      	str	r2, [r3, #0]
    AudioInCtx[Instance].State           = AUDIO_IN_STATE_RESET;
 8001048:	4a58      	ldr	r2, [pc, #352]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2164      	movs	r1, #100	; 0x64
 800104e:	fb01 f303 	mul.w	r3, r1, r3
 8001052:	4413      	add	r3, r2
 8001054:	3324      	adds	r3, #36	; 0x24
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
    
    
    AudioInCtx2[Instance].Device          = AudioInit->Device;
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4954      	ldr	r1, [pc, #336]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2064      	movs	r0, #100	; 0x64
 8001064:	fb00 f303 	mul.w	r3, r0, r3
 8001068:	440b      	add	r3, r1
 800106a:	3304      	adds	r3, #4
 800106c:	601a      	str	r2, [r3, #0]
    AudioInCtx2[Instance].ChannelsNbr     = AudioInit->ChannelsNbr;  
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	68da      	ldr	r2, [r3, #12]
 8001072:	494f      	ldr	r1, [pc, #316]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2064      	movs	r0, #100	; 0x64
 8001078:	fb00 f303 	mul.w	r3, r0, r3
 800107c:	440b      	add	r3, r1
 800107e:	3310      	adds	r3, #16
 8001080:	601a      	str	r2, [r3, #0]
    AudioInCtx2[Instance].SampleRate      = AudioInit->SampleRate; 
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	494a      	ldr	r1, [pc, #296]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2064      	movs	r0, #100	; 0x64
 800108c:	fb00 f303 	mul.w	r3, r0, r3
 8001090:	440b      	add	r3, r1
 8001092:	3308      	adds	r3, #8
 8001094:	601a      	str	r2, [r3, #0]
    AudioInCtx2[Instance].BitsPerSample   = AudioInit->BitsPerSample;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	4945      	ldr	r1, [pc, #276]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2064      	movs	r0, #100	; 0x64
 80010a0:	fb00 f303 	mul.w	r3, r0, r3
 80010a4:	440b      	add	r3, r1
 80010a6:	330c      	adds	r3, #12
 80010a8:	601a      	str	r2, [r3, #0]
    AudioInCtx2[Instance].Volume          = AudioInit->Volume;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	691a      	ldr	r2, [r3, #16]
 80010ae:	4940      	ldr	r1, [pc, #256]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2064      	movs	r0, #100	; 0x64
 80010b4:	fb00 f303 	mul.w	r3, r0, r3
 80010b8:	440b      	add	r3, r1
 80010ba:	3320      	adds	r3, #32
 80010bc:	601a      	str	r2, [r3, #0]
    AudioInCtx2[Instance].State           = AUDIO_IN_STATE_RESET;
 80010be:	4a3c      	ldr	r2, [pc, #240]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2164      	movs	r1, #100	; 0x64
 80010c4:	fb01 f303 	mul.w	r3, r1, r3
 80010c8:	4413      	add	r3, r2
 80010ca:	3324      	adds	r3, #36	; 0x24
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]

    if(Instance == 0U)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f040 8110 	bne.w	80012f8 <CCA02M1_AUDIO_IN_Init+0x330>
#ifdef USE_STM32L4XX_NUCLEO
      ret =  BSP_ERROR_WRONG_PARAM;
#else
      uint32_t PDM_Clock_Freq;     
      
      switch (AudioInit->SampleRate)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80010e0:	d012      	beq.n	8001108 <CCA02M1_AUDIO_IN_Init+0x140>
 80010e2:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80010e6:	d803      	bhi.n	80010f0 <CCA02M1_AUDIO_IN_Init+0x128>
 80010e8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80010ec:	d008      	beq.n	8001100 <CCA02M1_AUDIO_IN_Init+0x138>
 80010ee:	e017      	b.n	8001120 <CCA02M1_AUDIO_IN_Init+0x158>
 80010f0:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80010f4:	d00c      	beq.n	8001110 <CCA02M1_AUDIO_IN_Init+0x148>
 80010f6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d00c      	beq.n	8001118 <CCA02M1_AUDIO_IN_Init+0x150>
 80010fe:	e00f      	b.n	8001120 <CCA02M1_AUDIO_IN_Init+0x158>
      {
      case AUDIO_FREQUENCY_8K:
        PDM_Clock_Freq = 1280;
 8001100:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001104:	65bb      	str	r3, [r7, #88]	; 0x58
        break;
 8001106:	e012      	b.n	800112e <CCA02M1_AUDIO_IN_Init+0x166>
        
      case AUDIO_FREQUENCY_16K:
        PDM_Clock_Freq = PDM_FREQ_16K;
 8001108:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800110c:	65bb      	str	r3, [r7, #88]	; 0x58
        break;
 800110e:	e00e      	b.n	800112e <CCA02M1_AUDIO_IN_Init+0x166>
        
      case AUDIO_FREQUENCY_32K:
        PDM_Clock_Freq = 2048;
 8001110:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001114:	65bb      	str	r3, [r7, #88]	; 0x58
        break;
 8001116:	e00a      	b.n	800112e <CCA02M1_AUDIO_IN_Init+0x166>
        
      case AUDIO_FREQUENCY_48K:
        PDM_Clock_Freq = 3072;
 8001118:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800111c:	65bb      	str	r3, [r7, #88]	; 0x58
        break;
 800111e:	e006      	b.n	800112e <CCA02M1_AUDIO_IN_Init+0x166>
        
      default:
        PDM_Clock_Freq = 1280;
 8001120:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001124:	65bb      	str	r3, [r7, #88]	; 0x58
        ret =  BSP_ERROR_WRONG_PARAM;
 8001126:	f06f 0301 	mvn.w	r3, #1
 800112a:	65fb      	str	r3, [r7, #92]	; 0x5c
        break;
 800112c:	bf00      	nop
      }
      
      AudioInCtx[Instance].DecimationFactor = (PDM_Clock_Freq * 1000U)/AudioInit->SampleRate;
 800112e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001130:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001134:	fb02 f203 	mul.w	r2, r2, r3
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001140:	491a      	ldr	r1, [pc, #104]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2064      	movs	r0, #100	; 0x64
 8001146:	fb00 f303 	mul.w	r3, r0, r3
 800114a:	440b      	add	r3, r1
 800114c:	3360      	adds	r3, #96	; 0x60
 800114e:	601a      	str	r2, [r3, #0]
      AudioInCtx[Instance].Size = (PDM_Clock_Freq/8U) * 2U * N_MS_PER_INTERRUPT;
 8001150:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001152:	08db      	lsrs	r3, r3, #3
 8001154:	005a      	lsls	r2, r3, #1
 8001156:	4915      	ldr	r1, [pc, #84]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2064      	movs	r0, #100	; 0x64
 800115c:	fb00 f303 	mul.w	r3, r0, r3
 8001160:	440b      	add	r3, r1
 8001162:	331c      	adds	r3, #28
 8001164:	601a      	str	r2, [r3, #0]

      AudioInCtx2[Instance].DecimationFactor = (PDM_Clock_Freq * 1000U)/AudioInit->SampleRate;
 8001166:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001168:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800116c:	fb02 f203 	mul.w	r2, r2, r3
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	fbb2 f2f3 	udiv	r2, r2, r3
 8001178:	490d      	ldr	r1, [pc, #52]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2064      	movs	r0, #100	; 0x64
 800117e:	fb00 f303 	mul.w	r3, r0, r3
 8001182:	440b      	add	r3, r1
 8001184:	3360      	adds	r3, #96	; 0x60
 8001186:	601a      	str	r2, [r3, #0]
      AudioInCtx2[Instance].Size = (PDM_Clock_Freq/8U) * 2U * N_MS_PER_INTERRUPT;     
 8001188:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800118a:	08db      	lsrs	r3, r3, #3
 800118c:	005a      	lsls	r2, r3, #1
 800118e:	4908      	ldr	r1, [pc, #32]	; (80011b0 <CCA02M1_AUDIO_IN_Init+0x1e8>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2064      	movs	r0, #100	; 0x64
 8001194:	fb00 f303 	mul.w	r3, r0, r3
 8001198:	440b      	add	r3, r1
 800119a:	331c      	adds	r3, #28
 800119c:	601a      	str	r2, [r3, #0]
      /* Enable SAI to generate clock used by audio driver */
      __HAL_SAI_ENABLE(&hAudioInSai);
      
#else             
      MX_I2S_IN_Config i2s_config;
      if(AudioInCtx[0].ChannelsNbr == 1U)
 800119e:	4b03      	ldr	r3, [pc, #12]	; (80011ac <CCA02M1_AUDIO_IN_Init+0x1e4>)
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d106      	bne.n	80011b4 <CCA02M1_AUDIO_IN_Init+0x1ec>
      {
        i2s_config.DataFormat   = I2S_DATAFORMAT_16B;
 80011a6:	2300      	movs	r3, #0
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	e005      	b.n	80011b8 <CCA02M1_AUDIO_IN_Init+0x1f0>
 80011ac:	20000840 	.word	0x20000840
 80011b0:	2000096c 	.word	0x2000096c
      }
      else
      {
        i2s_config.DataFormat   = I2S_DATAFORMAT_32B;
 80011b4:	2305      	movs	r3, #5
 80011b6:	617b      	str	r3, [r7, #20]
      }
      
      i2s_config.AudioFreq = ((PDM_Clock_Freq * 1000U) / 32U);
 80011b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80011ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011be:	fb02 f303 	mul.w	r3, r2, r3
 80011c2:	095b      	lsrs	r3, r3, #5
 80011c4:	61fb      	str	r3, [r7, #28]
      i2s_config.CPOL         = I2S_CPOL_HIGH;
 80011c6:	2308      	movs	r3, #8
 80011c8:	623b      	str	r3, [r7, #32]
      i2s_config.MCLKOutput   = I2S_MCLKOUTPUT_DISABLE;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61bb      	str	r3, [r7, #24]
      i2s_config.Mode         = I2S_MODE_MASTER_RX;
 80011ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011d2:	60fb      	str	r3, [r7, #12]
      i2s_config.Standard     = I2S_STANDARD_MSB;
 80011d4:	2310      	movs	r3, #16
 80011d6:	613b      	str	r3, [r7, #16]
#ifdef USE_STM32F4XX_NUCLEO
      i2s_config.FullDuplexMode   = I2S_FULLDUPLEXMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	62bb      	str	r3, [r7, #40]	; 0x28
      i2s_config.ClockSource  = I2S_CLOCK_PLL;
 80011dc:	2300      	movs	r3, #0
 80011de:	627b      	str	r3, [r7, #36]	; 0x24
#else
      i2s_config.ClockSource  = I2S_CLOCK_SYSCLK;
#endif
      
      if (AudioInCtx[0].ChannelsNbr>1U)
 80011e0:	4b4f      	ldr	r3, [pc, #316]	; (8001320 <CCA02M1_AUDIO_IN_Init+0x358>)
 80011e2:	691b      	ldr	r3, [r3, #16]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d90a      	bls.n	80011fe <CCA02M1_AUDIO_IN_Init+0x236>
      {
        PDM_Clock_Freq *=2U;
 80011e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	65bb      	str	r3, [r7, #88]	; 0x58
        if (AUDIO_IN_Timer_Init() != HAL_OK)
 80011ee:	f000 ffc1 	bl	8002174 <AUDIO_IN_Timer_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d002      	beq.n	80011fe <CCA02M1_AUDIO_IN_Init+0x236>
        {
          ret =  BSP_ERROR_PERIPH_FAILURE;
 80011f8:	f06f 0303 	mvn.w	r3, #3
 80011fc:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
      }
      
      /* PLL clock is set depending by the AudioFreq */ 
      if(MX_I2S_IN_ClockConfig(&hAudioInI2s, PDM_Clock_Freq) != HAL_OK)
 80011fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001200:	4848      	ldr	r0, [pc, #288]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 8001202:	f000 f897 	bl	8001334 <MX_I2S_IN_ClockConfig>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <CCA02M1_AUDIO_IN_Init+0x24a>
      {
        ret =  BSP_ERROR_CLOCK_FAILURE;
 800120c:	f06f 0308 	mvn.w	r3, #8
 8001210:	65fb      	str	r3, [r7, #92]	; 0x5c
      }
      
      /* I2S Peripheral configuration */
      hAudioInI2s.Instance          = AUDIO_IN_I2S_INSTANCE;
 8001212:	4b44      	ldr	r3, [pc, #272]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 8001214:	4a44      	ldr	r2, [pc, #272]	; (8001328 <CCA02M1_AUDIO_IN_Init+0x360>)
 8001216:	601a      	str	r2, [r3, #0]
      __HAL_I2S_DISABLE(&hAudioInI2s);
 8001218:	4b42      	ldr	r3, [pc, #264]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	69da      	ldr	r2, [r3, #28]
 800121e:	4b41      	ldr	r3, [pc, #260]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001226:	61da      	str	r2, [r3, #28]
      I2S_MspInit(&hAudioInI2s);
 8001228:	483e      	ldr	r0, [pc, #248]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 800122a:	f000 fee5 	bl	8001ff8 <I2S_MspInit>
      
      if (MX_I2S_IN_Init(&hAudioInI2s, &i2s_config)!= HAL_OK)
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	483b      	ldr	r0, [pc, #236]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 8001236:	f000 f937 	bl	80014a8 <MX_I2S_IN_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <CCA02M1_AUDIO_IN_Init+0x27e>
      {
        ret =  BSP_ERROR_PERIPH_FAILURE;
 8001240:	f06f 0303 	mvn.w	r3, #3
 8001244:	65fb      	str	r3, [r7, #92]	; 0x5c
      }
      if (HAL_I2S_Init(&hAudioInI2s) != HAL_OK)
 8001246:	4837      	ldr	r0, [pc, #220]	; (8001324 <CCA02M1_AUDIO_IN_Init+0x35c>)
 8001248:	f001 ff72 	bl	8003130 <HAL_I2S_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d002      	beq.n	8001258 <CCA02M1_AUDIO_IN_Init+0x290>
      {
        ret =  BSP_ERROR_PERIPH_FAILURE;
 8001252:	f06f 0303 	mvn.w	r3, #3
 8001256:	65fb      	str	r3, [r7, #92]	; 0x5c
      }
      
      if (AudioInCtx[0].ChannelsNbr>1U)
 8001258:	4b31      	ldr	r3, [pc, #196]	; (8001320 <CCA02M1_AUDIO_IN_Init+0x358>)
 800125a:	691b      	ldr	r3, [r3, #16]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d93b      	bls.n	80012d8 <CCA02M1_AUDIO_IN_Init+0x310>
      {
        /* Set the SPI parameters */
        hAudioInSPI.Instance               = AUDIO_IN_SPI_INSTANCE;
 8001260:	4b32      	ldr	r3, [pc, #200]	; (800132c <CCA02M1_AUDIO_IN_Init+0x364>)
 8001262:	4a33      	ldr	r2, [pc, #204]	; (8001330 <CCA02M1_AUDIO_IN_Init+0x368>)
 8001264:	601a      	str	r2, [r3, #0]
        
        __HAL_SPI_DISABLE(&hAudioInSPI);
 8001266:	4b31      	ldr	r3, [pc, #196]	; (800132c <CCA02M1_AUDIO_IN_Init+0x364>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b2f      	ldr	r3, [pc, #188]	; (800132c <CCA02M1_AUDIO_IN_Init+0x364>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001274:	601a      	str	r2, [r3, #0]
        SPI_MspInit(&hAudioInSPI);
 8001276:	482d      	ldr	r0, [pc, #180]	; (800132c <CCA02M1_AUDIO_IN_Init+0x364>)
 8001278:	f000 ff10 	bl	800209c <SPI_MspInit>
        
        MX_SPI_Config spi_config;
        spi_config.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800127c:	2300      	movs	r3, #0
 800127e:	647b      	str	r3, [r7, #68]	; 0x44
        spi_config.Direction         = SPI_DIRECTION_2LINES_RXONLY;
 8001280:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001284:	633b      	str	r3, [r7, #48]	; 0x30
        spi_config.CLKPhase          = SPI_PHASE_2EDGE;
 8001286:	2301      	movs	r3, #1
 8001288:	63fb      	str	r3, [r7, #60]	; 0x3c
        spi_config.CLKPolarity       = SPI_POLARITY_HIGH;
 800128a:	2302      	movs	r3, #2
 800128c:	63bb      	str	r3, [r7, #56]	; 0x38
        spi_config.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 800128e:	2300      	movs	r3, #0
 8001290:	653b      	str	r3, [r7, #80]	; 0x50
        spi_config.CRCPolynomial     = 7;
 8001292:	2307      	movs	r3, #7
 8001294:	657b      	str	r3, [r7, #84]	; 0x54
        spi_config.DataSize          = SPI_DATASIZE_16BIT;
 8001296:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800129a:	637b      	str	r3, [r7, #52]	; 0x34
        spi_config.FirstBit          = SPI_FIRSTBIT_MSB;
 800129c:	2300      	movs	r3, #0
 800129e:	64bb      	str	r3, [r7, #72]	; 0x48
        spi_config.NSS               = SPI_NSS_SOFT;
 80012a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012a4:	643b      	str	r3, [r7, #64]	; 0x40
        spi_config.TIMode            = SPI_TIMODE_DISABLED;
 80012a6:	2300      	movs	r3, #0
 80012a8:	64fb      	str	r3, [r7, #76]	; 0x4c
        spi_config.Mode              = SPI_MODE_SLAVE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        
        if (MX_SPI_Init(&hAudioInSPI, &spi_config)!= HAL_OK)
 80012ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012b2:	4619      	mov	r1, r3
 80012b4:	481d      	ldr	r0, [pc, #116]	; (800132c <CCA02M1_AUDIO_IN_Init+0x364>)
 80012b6:	f000 f87d 	bl	80013b4 <MX_SPI_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <CCA02M1_AUDIO_IN_Init+0x2fe>
        {
          ret =  BSP_ERROR_PERIPH_FAILURE;
 80012c0:	f06f 0303 	mvn.w	r3, #3
 80012c4:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        if (HAL_SPI_Init(&hAudioInSPI) != HAL_OK)
 80012c6:	4819      	ldr	r0, [pc, #100]	; (800132c <CCA02M1_AUDIO_IN_Init+0x364>)
 80012c8:	f005 f912 	bl	80064f0 <HAL_SPI_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d002      	beq.n	80012d8 <CCA02M1_AUDIO_IN_Init+0x310>
        {
          ret =  BSP_ERROR_PERIPH_FAILURE;
 80012d2:	f06f 0303 	mvn.w	r3, #3
 80012d6:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        
      }
#endif
      if (CCA02M1_AUDIO_IN_PDMToPCM_Init(Instance, AudioInCtx[0].SampleRate, AudioInCtx[0].ChannelsNbr, AudioInCtx[0].ChannelsNbr)!= BSP_ERROR_NONE)
 80012d8:	4b11      	ldr	r3, [pc, #68]	; (8001320 <CCA02M1_AUDIO_IN_Init+0x358>)
 80012da:	6899      	ldr	r1, [r3, #8]
 80012dc:	4b10      	ldr	r3, [pc, #64]	; (8001320 <CCA02M1_AUDIO_IN_Init+0x358>)
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <CCA02M1_AUDIO_IN_Init+0x358>)
 80012e2:	691b      	ldr	r3, [r3, #16]
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f000 f973 	bl	80015d0 <CCA02M1_AUDIO_IN_PDMToPCM_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d009      	beq.n	8001304 <CCA02M1_AUDIO_IN_Init+0x33c>
      {
        ret =  BSP_ERROR_NO_INIT;
 80012f0:	f04f 33ff 	mov.w	r3, #4294967295
 80012f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012f6:	e005      	b.n	8001304 <CCA02M1_AUDIO_IN_Init+0x33c>
      // {
      //   ret =  BSP_ERROR_NO_INIT;
      // }
#endif
    }
    else if(Instance == 1U)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d102      	bne.n	8001304 <CCA02M1_AUDIO_IN_Init+0x33c>
          }
#endif /* (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1U) */
        }
      }
#else
      ret =  BSP_ERROR_WRONG_PARAM;
 80012fe:	f06f 0301 	mvn.w	r3, #1
 8001302:	65fb      	str	r3, [r7, #92]	; 0x5c
    {      
      
    }
    
    /* Update BSP AUDIO IN state */     
    AudioInCtx[Instance].State = AUDIO_IN_STATE_STOP; 
 8001304:	4a06      	ldr	r2, [pc, #24]	; (8001320 <CCA02M1_AUDIO_IN_Init+0x358>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2164      	movs	r1, #100	; 0x64
 800130a:	fb01 f303 	mul.w	r3, r1, r3
 800130e:	4413      	add	r3, r2
 8001310:	3324      	adds	r3, #36	; 0x24
 8001312:	2202      	movs	r2, #2
 8001314:	601a      	str	r2, [r3, #0]
    /* Return BSP status */ 
  }
  return ret;
 8001316:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8001318:	4618      	mov	r0, r3
 800131a:	3760      	adds	r7, #96	; 0x60
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000840 	.word	0x20000840
 8001324:	20001d18 	.word	0x20001d18
 8001328:	40003800 	.word	0x40003800
 800132c:	20000c10 	.word	0x20000c10
 8001330:	40013000 	.word	0x40013000

08001334 <MX_I2S_IN_ClockConfig>:
* @note   This API is called by CCA02M1_AUDIO_IN_Init() 
*         Being __weak it can be overwritten by the application     
* @retval HAL_OK if no problem during execution, HAL_ERROR otherwise
*/
__weak HAL_StatusTypeDef MX_I2S_IN_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t PDM_rate)
{ 
 8001334:	b580      	push	{r7, lr}
 8001336:	b09a      	sub	sp, #104	; 0x68
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  UNUSED(hi2s);
  
  HAL_StatusTypeDef ret = HAL_OK;
 800133e:	2300      	movs	r3, #0
 8001340:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  /*I2S PLL Configuration*/
  RCC_PeriphCLKInitTypeDef rccclkinit;
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit); 
 8001344:	f107 0308 	add.w	r3, r7, #8
 8001348:	4618      	mov	r0, r3
 800134a:	f004 f833 	bl	80053b4 <HAL_RCCEx_GetPeriphCLKConfig>
  
#if defined(STM32F446xx)
  rccclkinit.PLLI2S.PLLI2SQ = 2;
 800134e:	2302      	movs	r3, #2
 8001350:	61bb      	str	r3, [r7, #24]
  rccclkinit.PLLI2SDivQ = 1;
 8001352:	2301      	movs	r3, #1
 8001354:	633b      	str	r3, [r7, #48]	; 0x30
#endif
  if ((PDM_rate % 1280U) == 0U)
 8001356:	6839      	ldr	r1, [r7, #0]
 8001358:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <MX_I2S_IN_ClockConfig+0x7c>)
 800135a:	fba3 2301 	umull	r2, r3, r3, r1
 800135e:	0a9a      	lsrs	r2, r3, #10
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	1aca      	subs	r2, r1, r3
 800136a:	2a00      	cmp	r2, #0
 800136c:	d106      	bne.n	800137c <MX_I2S_IN_ClockConfig+0x48>
  {
#if defined(STM32F411xE) || defined (STM32F446xx)    
    rccclkinit.PLLI2S.PLLI2SM = 10;
 800136e:	230a      	movs	r3, #10
 8001370:	60fb      	str	r3, [r7, #12]
    rccclkinit.PLLI2S.PLLI2SN = 96;
 8001372:	2360      	movs	r3, #96	; 0x60
 8001374:	613b      	str	r3, [r7, #16]
#else
    rccclkinit.PLLI2S.PLLI2SN = 192;
#endif
    rccclkinit.PLLI2S.PLLI2SR = 5;
 8001376:	2305      	movs	r3, #5
 8001378:	61fb      	str	r3, [r7, #28]
 800137a:	e006      	b.n	800138a <MX_I2S_IN_ClockConfig+0x56>
  }
  else
  {
#if defined(STM32F411xE) || defined (STM32F446xx)
    
    rccclkinit.PLLI2S.PLLI2SM = 8;
 800137c:	2308      	movs	r3, #8
 800137e:	60fb      	str	r3, [r7, #12]
#endif
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001380:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001384:	613b      	str	r3, [r7, #16]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8001386:	2303      	movs	r3, #3
 8001388:	61fb      	str	r3, [r7, #28]
  }   
  
#if defined(STM32F446xx)
  rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB2;
 800138a:	2302      	movs	r3, #2
 800138c:	60bb      	str	r3, [r7, #8]
#else
  rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
#endif
  
  if(HAL_RCCEx_PeriphCLKConfig(&rccclkinit) != HAL_OK)
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	4618      	mov	r0, r3
 8001394:	f003 fce4 	bl	8004d60 <HAL_RCCEx_PeriphCLKConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <MX_I2S_IN_ClockConfig+0x70>
  {
    ret = HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  return ret;
 80013a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3768      	adds	r7, #104	; 0x68
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	cccccccd 	.word	0xcccccccd

080013b4 <MX_SPI_Init>:


__weak HAL_StatusTypeDef MX_SPI_Init(SPI_HandleTypeDef* hspi, MX_SPI_Config *MXConfig)
{  
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_rx;
  HAL_StatusTypeDef ret = HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	73fb      	strb	r3, [r7, #15]
  
  hspi->Init.BaudRatePrescaler = MXConfig->BaudRatePrescaler; 
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	699a      	ldr	r2, [r3, #24]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	61da      	str	r2, [r3, #28]
  hspi->Init.Direction         = MXConfig->Direction;         
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	609a      	str	r2, [r3, #8]
  hspi->Init.CLKPhase          = MXConfig->CLKPhase;          
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	691a      	ldr	r2, [r3, #16]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	615a      	str	r2, [r3, #20]
  hspi->Init.CLKPolarity       = MXConfig->CLKPolarity;       
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	68da      	ldr	r2, [r3, #12]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	611a      	str	r2, [r3, #16]
  hspi->Init.CRCCalculation    = MXConfig->CRCCalculation;    
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial     = MXConfig->CRCPolynomial;     
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.DataSize          = MXConfig->DataSize;          
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	60da      	str	r2, [r3, #12]
  hspi->Init.FirstBit          = MXConfig->FirstBit;         
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	69da      	ldr	r2, [r3, #28]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	621a      	str	r2, [r3, #32]
  hspi->Init.NSS               = MXConfig->NSS;               
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	695a      	ldr	r2, [r3, #20]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	619a      	str	r2, [r3, #24]
  hspi->Init.TIMode            = MXConfig->TIMode;            
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	6a1a      	ldr	r2, [r3, #32]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.Mode              = MXConfig->Mode; 
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	605a      	str	r2, [r3, #4]
  
  /* Configure the DMA handler for Transmission process */
  hdma_rx.Instance                 = AUDIO_IN_SPI_RX_DMA_STREAM;
 800141a:	4b21      	ldr	r3, [pc, #132]	; (80014a0 <MX_SPI_Init+0xec>)
 800141c:	4a21      	ldr	r2, [pc, #132]	; (80014a4 <MX_SPI_Init+0xf0>)
 800141e:	601a      	str	r2, [r3, #0]
  hdma_rx.Init.Channel             = AUDIO_IN_SPI_RX_DMA_CHANNEL;
 8001420:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <MX_SPI_Init+0xec>)
 8001422:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001426:	605a      	str	r2, [r3, #4]
  hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8001428:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <MX_SPI_Init+0xec>)
 800142a:	2200      	movs	r2, #0
 800142c:	609a      	str	r2, [r3, #8]
  hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800142e:	4b1c      	ldr	r3, [pc, #112]	; (80014a0 <MX_SPI_Init+0xec>)
 8001430:	2200      	movs	r2, #0
 8001432:	60da      	str	r2, [r3, #12]
  hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8001434:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <MX_SPI_Init+0xec>)
 8001436:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800143a:	611a      	str	r2, [r3, #16]
  hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800143c:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <MX_SPI_Init+0xec>)
 800143e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001442:	615a      	str	r2, [r3, #20]
  hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <MX_SPI_Init+0xec>)
 8001446:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800144a:	619a      	str	r2, [r3, #24]
  hdma_rx.Init.Mode                = DMA_CIRCULAR;
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <MX_SPI_Init+0xec>)
 800144e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001452:	61da      	str	r2, [r3, #28]
  hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <MX_SPI_Init+0xec>)
 8001456:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800145a:	621a      	str	r2, [r3, #32]
  hdma_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <MX_SPI_Init+0xec>)
 800145e:	2200      	movs	r2, #0
 8001460:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001462:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_SPI_Init+0xec>)
 8001464:	2203      	movs	r2, #3
 8001466:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_rx.Init.MemBurst            = DMA_MBURST_INC4;
 8001468:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <MX_SPI_Init+0xec>)
 800146a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800146e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_rx.Init.PeriphBurst         = DMA_PBURST_INC4;
 8001470:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <MX_SPI_Init+0xec>)
 8001472:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Configure the DMA Stream */ 
  if (HAL_DMA_Init(&hdma_rx) != HAL_OK)
 8001478:	4809      	ldr	r0, [pc, #36]	; (80014a0 <MX_SPI_Init+0xec>)
 800147a:	f001 f8fb 	bl	8002674 <HAL_DMA_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_SPI_Init+0xd4>
  {
    ret = HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Associate the initialized DMA handle to the the SPI handle */
  __HAL_LINKDMA(hspi, hdmarx, hdma_rx);      
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a05      	ldr	r2, [pc, #20]	; (80014a0 <MX_SPI_Init+0xec>)
 800148c:	64da      	str	r2, [r3, #76]	; 0x4c
 800148e:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <MX_SPI_Init+0xec>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6393      	str	r3, [r2, #56]	; 0x38
  
  return ret;
 8001494:	7bfb      	ldrb	r3, [r7, #15]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200018a8 	.word	0x200018a8
 80014a4:	40026440 	.word	0x40026440

080014a8 <MX_I2S_IN_Init>:


__weak HAL_StatusTypeDef MX_I2S_IN_Init(I2S_HandleTypeDef* hi2s, MX_I2S_IN_Config *MXConfig)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sRx;
  HAL_StatusTypeDef ret = HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	73fb      	strb	r3, [r7, #15]
  
  hi2s->Init.DataFormat = MXConfig->DataFormat;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	60da      	str	r2, [r3, #12]
  hi2s->Init.AudioFreq = MXConfig->AudioFreq;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	615a      	str	r2, [r3, #20]
  hi2s->Init.ClockSource = MXConfig->ClockSource;
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	699a      	ldr	r2, [r3, #24]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	61da      	str	r2, [r3, #28]
  hi2s->Init.CPOL = MXConfig->CPOL;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	695a      	ldr	r2, [r3, #20]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	619a      	str	r2, [r3, #24]
  hi2s->Init.MCLKOutput = MXConfig->MCLKOutput;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	68da      	ldr	r2, [r3, #12]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	611a      	str	r2, [r3, #16]
  hi2s->Init.Mode = MXConfig->Mode;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	605a      	str	r2, [r3, #4]
  hi2s->Init.Standard = MXConfig->Standard;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685a      	ldr	r2, [r3, #4]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	609a      	str	r2, [r3, #8]
#ifdef USE_STM32F4XX_NUCLEO
  hi2s->Init.FullDuplexMode = MXConfig->FullDuplexMode;  
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	69da      	ldr	r2, [r3, #28]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	621a      	str	r2, [r3, #32]
#endif
  
  /* Enable the DMA clock */
  AUDIO_IN_I2S_DMAx_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b31      	ldr	r3, [pc, #196]	; (80015c0 <MX_I2S_IN_Init+0x118>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a30      	ldr	r2, [pc, #192]	; (80015c0 <MX_I2S_IN_Init+0x118>)
 8001500:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <MX_I2S_IN_Init+0x118>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == AUDIO_IN_I2S_INSTANCE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a2b      	ldr	r2, [pc, #172]	; (80015c4 <MX_I2S_IN_Init+0x11c>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d142      	bne.n	80015a2 <MX_I2S_IN_Init+0xfa>
  {
    /* Configure the hdma_i2sRx handle parameters */
    hdma_i2sRx.Init.Channel             = AUDIO_IN_I2S_DMAx_CHANNEL;
 800151c:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 800151e:	2200      	movs	r2, #0
 8001520:	605a      	str	r2, [r3, #4]
    hdma_i2sRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8001522:	4b29      	ldr	r3, [pc, #164]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
    hdma_i2sRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001528:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
    hdma_i2sRx.Init.MemInc              = DMA_MINC_ENABLE;
 800152e:	4b26      	ldr	r3, [pc, #152]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001530:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001534:	611a      	str	r2, [r3, #16]
    hdma_i2sRx.Init.PeriphDataAlignment = AUDIO_IN_I2S_DMAx_PERIPH_DATA_SIZE;
 8001536:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001538:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800153c:	615a      	str	r2, [r3, #20]
    hdma_i2sRx.Init.MemDataAlignment    = AUDIO_IN_I2S_DMAx_MEM_DATA_SIZE;
 800153e:	4b22      	ldr	r3, [pc, #136]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001540:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001544:	619a      	str	r2, [r3, #24]
    hdma_i2sRx.Init.Mode                = DMA_CIRCULAR;
 8001546:	4b20      	ldr	r3, [pc, #128]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001548:	f44f 7280 	mov.w	r2, #256	; 0x100
 800154c:	61da      	str	r2, [r3, #28]
    hdma_i2sRx.Init.Priority            = DMA_PRIORITY_HIGH;
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001550:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001554:	621a      	str	r2, [r3, #32]
    hdma_i2sRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8001556:	4b1c      	ldr	r3, [pc, #112]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001558:	2200      	movs	r2, #0
 800155a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sRx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800155c:	4b1a      	ldr	r3, [pc, #104]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 800155e:	2203      	movs	r2, #3
 8001560:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sRx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001562:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001564:	2200      	movs	r2, #0
 8001566:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sRx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8001568:	4b17      	ldr	r3, [pc, #92]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 800156a:	2200      	movs	r2, #0
 800156c:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sRx.Instance = AUDIO_IN_I2S_DMAx_STREAM;
 800156e:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001570:	4a16      	ldr	r2, [pc, #88]	; (80015cc <MX_I2S_IN_Init+0x124>)
 8001572:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmarx, hdma_i2sRx);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001578:	63da      	str	r2, [r3, #60]	; 0x3c
 800157a:	4a13      	ldr	r2, [pc, #76]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    if (HAL_DMA_DeInit(&hdma_i2sRx) != HAL_OK)
 8001580:	4811      	ldr	r0, [pc, #68]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001582:	f001 f925 	bl	80027d0 <HAL_DMA_DeInit>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_I2S_IN_Init+0xe8>
    {
      ret = HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	73fb      	strb	r3, [r7, #15]
    }
    
    /* Configure the DMA Stream */
    if (HAL_DMA_Init(&hdma_i2sRx) != HAL_OK)
 8001590:	480d      	ldr	r0, [pc, #52]	; (80015c8 <MX_I2S_IN_Init+0x120>)
 8001592:	f001 f86f 	bl	8002674 <HAL_DMA_Init>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d004      	beq.n	80015a6 <MX_I2S_IN_Init+0xfe>
    {
      ret = HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
 80015a0:	e001      	b.n	80015a6 <MX_I2S_IN_Init+0xfe>
    }
  }
  else
  {
    ret = HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_I2S_DMAx_IRQ, CCA02M1_AUDIO_IN_IT_PRIORITY, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2106      	movs	r1, #6
 80015aa:	200e      	movs	r0, #14
 80015ac:	f001 f82b 	bl	8002606 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_I2S_DMAx_IRQ); 
 80015b0:	200e      	movs	r0, #14
 80015b2:	f001 f844 	bl	800263e <HAL_NVIC_EnableIRQ>
  
  return ret;
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40003800 	.word	0x40003800
 80015c8:	20001908 	.word	0x20001908
 80015cc:	40026058 	.word	0x40026058

080015d0 <CCA02M1_AUDIO_IN_PDMToPCM_Init>:
* @param  ChnlNbrIn  Number of input audio channels in the PDM buffer
* @param  ChnlNbrOut Number of desired output audio channels in the  resulting PCM buffer
* @retval BSP status
*/
int32_t CCA02M1_AUDIO_IN_PDMToPCM_Init(uint32_t Instance, uint32_t AudioFreq, uint32_t ChnlNbrIn, uint32_t ChnlNbrOut)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	; 0x28
 80015d4:	af02      	add	r7, sp, #8
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	603b      	str	r3, [r7, #0]
  int32_t ret =  BSP_ERROR_NONE;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  
  if(Instance != 0U)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d003      	beq.n	80015f0 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x20>
  {
    ret =  BSP_ERROR_WRONG_PARAM;
 80015e8:	f06f 0301 	mvn.w	r3, #1
 80015ec:	61fb      	str	r3, [r7, #28]
 80015ee:	e13b      	b.n	8001868 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x298>
    uint32_t index;    
    static int16_t aState_ARM[4][DECIMATOR_STATE_LENGTH];
    static int16_t aCoeffs[] = { -1406, 1634, -1943, 2386, -3080, 4325, -7223, 21690, 21690, -7223, 4325, -3080, 2386, -1943, 1634, -1406, };
    
    /* Enable CRC peripheral to unlock the PDM library */
    __HAL_RCC_CRC_CLK_ENABLE();
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	4b9f      	ldr	r3, [pc, #636]	; (8001874 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a4>)
 80015f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f8:	4a9e      	ldr	r2, [pc, #632]	; (8001874 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a4>)
 80015fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001600:	4b9c      	ldr	r3, [pc, #624]	; (8001874 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a4>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	697b      	ldr	r3, [r7, #20]
    
    for(index = 0; index < ChnlNbrIn; index++)
 800160c:	2300      	movs	r3, #0
 800160e:	61bb      	str	r3, [r7, #24]
 8001610:	e125      	b.n	800185e <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x28e>
    {
      volatile uint32_t error = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
      /* Init PDM filters */
      PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_LSB;
 8001616:	4a98      	ldr	r2, [pc, #608]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	214c      	movs	r1, #76	; 0x4c
 800161c:	fb01 f303 	mul.w	r3, r1, r3
 8001620:	4413      	add	r3, r2
 8001622:	2200      	movs	r2, #0
 8001624:	801a      	strh	r2, [r3, #0]
      if (ChnlNbrIn == 1)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d109      	bne.n	8001640 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x70>
      {
        PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_BE;
 800162c:	4a92      	ldr	r2, [pc, #584]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	214c      	movs	r1, #76	; 0x4c
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	4413      	add	r3, r2
 8001638:	3302      	adds	r3, #2
 800163a:	2201      	movs	r2, #1
 800163c:	801a      	strh	r2, [r3, #0]
 800163e:	e008      	b.n	8001652 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x82>
      }
      else
      {
        PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 8001640:	4a8d      	ldr	r2, [pc, #564]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	214c      	movs	r1, #76	; 0x4c
 8001646:	fb01 f303 	mul.w	r3, r1, r3
 800164a:	4413      	add	r3, r2
 800164c:	3302      	adds	r3, #2
 800164e:	2200      	movs	r2, #0
 8001650:	801a      	strh	r2, [r3, #0]
      }
      PDM_FilterHandler[index].high_pass_tap = 2122358088;
 8001652:	4a89      	ldr	r2, [pc, #548]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	214c      	movs	r1, #76	; 0x4c
 8001658:	fb01 f303 	mul.w	r3, r1, r3
 800165c:	4413      	add	r3, r2
 800165e:	3304      	adds	r3, #4
 8001660:	4a86      	ldr	r2, [pc, #536]	; (800187c <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2ac>)
 8001662:	601a      	str	r2, [r3, #0]
      PDM_FilterHandler[index].out_ptr_channels = (uint16_t)ChnlNbrOut;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	b298      	uxth	r0, r3
 8001668:	4a83      	ldr	r2, [pc, #524]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	214c      	movs	r1, #76	; 0x4c
 800166e:	fb01 f303 	mul.w	r3, r1, r3
 8001672:	4413      	add	r3, r2
 8001674:	330a      	adds	r3, #10
 8001676:	4602      	mov	r2, r0
 8001678:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].in_ptr_channels  = (uint16_t)ChnlNbrIn;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	b298      	uxth	r0, r3
 800167e:	4a7e      	ldr	r2, [pc, #504]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	214c      	movs	r1, #76	; 0x4c
 8001684:	fb01 f303 	mul.w	r3, r1, r3
 8001688:	4413      	add	r3, r2
 800168a:	3308      	adds	r3, #8
 800168c:	4602      	mov	r2, r0
 800168e:	801a      	strh	r2, [r3, #0]
      
      /* PDM lib config phase */
      PDM_FilterConfig[index].output_samples_number = (uint16_t) ((AudioFreq/1000U) * N_MS_PER_INTERRUPT);
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	4a7b      	ldr	r2, [pc, #492]	; (8001880 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b0>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	099b      	lsrs	r3, r3, #6
 800169a:	b298      	uxth	r0, r3
 800169c:	4979      	ldr	r1, [pc, #484]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4613      	mov	r3, r2
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	4413      	add	r3, r2
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	440b      	add	r3, r1
 80016aa:	3302      	adds	r3, #2
 80016ac:	4602      	mov	r2, r0
 80016ae:	801a      	strh	r2, [r3, #0]
      PDM_FilterConfig[index].mic_gain = 50;
 80016b0:	4974      	ldr	r1, [pc, #464]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4613      	mov	r3, r2
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	4413      	add	r3, r2
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	440b      	add	r3, r1
 80016be:	3304      	adds	r3, #4
 80016c0:	2232      	movs	r2, #50	; 0x32
 80016c2:	801a      	strh	r2, [r3, #0]
      
      switch (AudioInCtx[0].DecimationFactor)
 80016c4:	4b70      	ldr	r3, [pc, #448]	; (8001888 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b8>)
 80016c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c8:	2b30      	cmp	r3, #48	; 0x30
 80016ca:	d032      	beq.n	8001732 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x162>
 80016cc:	2b30      	cmp	r3, #48	; 0x30
 80016ce:	d806      	bhi.n	80016de <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x10e>
 80016d0:	2b18      	cmp	r3, #24
 80016d2:	d01a      	beq.n	800170a <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x13a>
 80016d4:	2b20      	cmp	r3, #32
 80016d6:	d022      	beq.n	800171e <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x14e>
 80016d8:	2b10      	cmp	r3, #16
 80016da:	d00c      	beq.n	80016f6 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x126>
 80016dc:	e08f      	b.n	80017fe <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x22e>
 80016de:	2b50      	cmp	r3, #80	; 0x50
 80016e0:	d03b      	beq.n	800175a <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x18a>
 80016e2:	2b50      	cmp	r3, #80	; 0x50
 80016e4:	d802      	bhi.n	80016ec <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x11c>
 80016e6:	2b40      	cmp	r3, #64	; 0x40
 80016e8:	d02d      	beq.n	8001746 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x176>
 80016ea:	e088      	b.n	80017fe <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x22e>
 80016ec:	2b80      	cmp	r3, #128	; 0x80
 80016ee:	d03e      	beq.n	800176e <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x19e>
 80016f0:	2ba0      	cmp	r3, #160	; 0xa0
 80016f2:	d046      	beq.n	8001782 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x1b2>
 80016f4:	e083      	b.n	80017fe <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x22e>
      {
      case 16:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_16;
 80016f6:	4963      	ldr	r1, [pc, #396]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4613      	mov	r3, r2
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	4413      	add	r3, r2
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	440b      	add	r3, r1
 8001704:	2205      	movs	r2, #5
 8001706:	801a      	strh	r2, [r3, #0]
        break;
 8001708:	e07d      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 24:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_24;
 800170a:	495e      	ldr	r1, [pc, #376]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4613      	mov	r3, r2
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	4413      	add	r3, r2
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	440b      	add	r3, r1
 8001718:	2206      	movs	r2, #6
 800171a:	801a      	strh	r2, [r3, #0]
        break;
 800171c:	e073      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 32:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_32;
 800171e:	4959      	ldr	r1, [pc, #356]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	440b      	add	r3, r1
 800172c:	2207      	movs	r2, #7
 800172e:	801a      	strh	r2, [r3, #0]
        break;
 8001730:	e069      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 48:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_48;
 8001732:	4954      	ldr	r1, [pc, #336]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4613      	mov	r3, r2
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	4413      	add	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	440b      	add	r3, r1
 8001740:	2201      	movs	r2, #1
 8001742:	801a      	strh	r2, [r3, #0]
        break;
 8001744:	e05f      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 64:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8001746:	494f      	ldr	r1, [pc, #316]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	4613      	mov	r3, r2
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	4413      	add	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	440b      	add	r3, r1
 8001754:	2202      	movs	r2, #2
 8001756:	801a      	strh	r2, [r3, #0]
        break;
 8001758:	e055      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 80:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_80;
 800175a:	494a      	ldr	r1, [pc, #296]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	4613      	mov	r3, r2
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	4413      	add	r3, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	440b      	add	r3, r1
 8001768:	2203      	movs	r2, #3
 800176a:	801a      	strh	r2, [r3, #0]
        break;
 800176c:	e04b      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 128:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_128;
 800176e:	4945      	ldr	r1, [pc, #276]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	4613      	mov	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	440b      	add	r3, r1
 800177c:	2204      	movs	r2, #4
 800177e:	801a      	strh	r2, [r3, #0]
        break;
 8001780:	e041      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      case 160:
        PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_80;
 8001782:	4940      	ldr	r1, [pc, #256]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	4613      	mov	r3, r2
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	4413      	add	r3, r2
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	440b      	add	r3, r1
 8001790:	2203      	movs	r2, #3
 8001792:	801a      	strh	r2, [r3, #0]
        PDM_FilterConfig[index].output_samples_number *= 2U;        
 8001794:	493b      	ldr	r1, [pc, #236]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4613      	mov	r3, r2
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	4413      	add	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	440b      	add	r3, r1
 80017a2:	3302      	adds	r3, #2
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	b298      	uxth	r0, r3
 80017aa:	4936      	ldr	r1, [pc, #216]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4613      	mov	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	440b      	add	r3, r1
 80017b8:	3302      	adds	r3, #2
 80017ba:	4602      	mov	r2, r0
 80017bc:	801a      	strh	r2, [r3, #0]
        PDM_FilterHandler[index].out_ptr_channels = 1;
 80017be:	4a2e      	ldr	r2, [pc, #184]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	214c      	movs	r1, #76	; 0x4c
 80017c4:	fb01 f303 	mul.w	r3, r1, r3
 80017c8:	4413      	add	r3, r2
 80017ca:	330a      	adds	r3, #10
 80017cc:	2201      	movs	r2, #1
 80017ce:	801a      	strh	r2, [r3, #0]
        (void)arm_fir_decimate_init_q15  (&ARM_Decimator_State[index], DECIMATOR_NUM_TAPS, DECIMATOR_FACTOR,
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4613      	mov	r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	4413      	add	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4a2c      	ldr	r2, [pc, #176]	; (800188c <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2bc>)
 80017dc:	1898      	adds	r0, r3, r2
                                          aCoeffs, aState_ARM[index], DECIMATOR_BLOCK_SIZE);
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4613      	mov	r3, r2
 80017e2:	015b      	lsls	r3, r3, #5
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4a29      	ldr	r2, [pc, #164]	; (8001890 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2c0>)
 80017ea:	4413      	add	r3, r2
        (void)arm_fir_decimate_init_q15  (&ARM_Decimator_State[index], DECIMATOR_NUM_TAPS, DECIMATOR_FACTOR,
 80017ec:	2210      	movs	r2, #16
 80017ee:	9201      	str	r2, [sp, #4]
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	4b28      	ldr	r3, [pc, #160]	; (8001894 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2c4>)
 80017f4:	2202      	movs	r2, #2
 80017f6:	2110      	movs	r1, #16
 80017f8:	f00a f949 	bl	800ba8e <arm_fir_decimate_init_q15>
         break;
 80017fc:	e003      	b.n	8001806 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x236>
      default:
        ret =  BSP_ERROR_WRONG_PARAM;
 80017fe:	f06f 0301 	mvn.w	r3, #1
 8001802:	61fb      	str	r3, [r7, #28]
        break;
 8001804:	bf00      	nop
      }
      
      error = PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	224c      	movs	r2, #76	; 0x4c
 800180a:	fb02 f303 	mul.w	r3, r2, r3
 800180e:	4a1a      	ldr	r2, [pc, #104]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 8001810:	4413      	add	r3, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f00d fb34 	bl	800ee80 <PDM_Filter_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	613b      	str	r3, [r7, #16]
      if (error!=0U)
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x258>
      {
        ret =  BSP_ERROR_NO_INIT;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	61fb      	str	r3, [r7, #28]
      }
      
      error = PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	224c      	movs	r2, #76	; 0x4c
 800182c:	fb02 f303 	mul.w	r3, r2, r3
 8001830:	4a11      	ldr	r2, [pc, #68]	; (8001878 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2a8>)
 8001832:	1898      	adds	r0, r3, r2
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	4613      	mov	r3, r2
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	4413      	add	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4a11      	ldr	r2, [pc, #68]	; (8001884 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x2b4>)
 8001840:	4413      	add	r3, r2
 8001842:	4619      	mov	r1, r3
 8001844:	f00d fba6 	bl	800ef94 <PDM_Filter_setConfig>
 8001848:	4603      	mov	r3, r0
 800184a:	613b      	str	r3, [r7, #16]
      if (error!=0U)
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x288>
      {
        ret =  BSP_ERROR_NO_INIT;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	61fb      	str	r3, [r7, #28]
    for(index = 0; index < ChnlNbrIn; index++)
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	3301      	adds	r3, #1
 800185c:	61bb      	str	r3, [r7, #24]
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	429a      	cmp	r2, r3
 8001864:	f4ff aed5 	bcc.w	8001612 <CCA02M1_AUDIO_IN_PDMToPCM_Init+0x42>
      // CCA02M1_AUDIO_IN_SetVolume(Instance, 0);
    }
    
#endif
  } 
  return ret;
 8001868:	69fb      	ldr	r3, [r7, #28]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3720      	adds	r7, #32
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40023800 	.word	0x40023800
 8001878:	20000ac8 	.word	0x20000ac8
 800187c:	7e809d48 	.word	0x7e809d48
 8001880:	10624dd3 	.word	0x10624dd3
 8001884:	20000bf8 	.word	0x20000bf8
 8001888:	20000840 	.word	0x20000840
 800188c:	20000a98 	.word	0x20000a98
 8001890:	20001968 	.word	0x20001968
 8001894:	20000480 	.word	0x20000480

08001898 <CCA02M1_AUDIO_IN_PDMToPCM>:
* @param  PDMBuf    Pointer to PDM buffer data
* @param  PCMBuf    Pointer to PCM buffer data
* @retval BSP status
*/
__weak int32_t CCA02M1_AUDIO_IN_PDMToPCM(uint32_t Instance, uint16_t *PDMBuf, uint16_t *PCMBuf)
{  
 8001898:	b580      	push	{r7, lr}
 800189a:	b094      	sub	sp, #80	; 0x50
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  int32_t ret =  BSP_ERROR_NONE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  
  if(Instance != 0U)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <CCA02M1_AUDIO_IN_PDMToPCM+0x1e>
  {
    ret =  BSP_ERROR_WRONG_PARAM;
 80018ae:	f06f 0301 	mvn.w	r3, #1
 80018b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018b4:	e069      	b.n	800198a <CCA02M1_AUDIO_IN_PDMToPCM+0xf2>
#ifdef USE_STM32L4XX_NUCLEO    
    ret =  BSP_ERROR_WRONG_PARAM;
#else
    uint32_t index;
    
    for(index = 0; index < AudioInCtx[Instance].ChannelsNbr; index++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80018ba:	e05b      	b.n	8001974 <CCA02M1_AUDIO_IN_PDMToPCM+0xdc>
    {
      if (AudioInCtx[Instance].SampleRate == 8000U)
 80018bc:	4a35      	ldr	r2, [pc, #212]	; (8001994 <CCA02M1_AUDIO_IN_PDMToPCM+0xfc>)
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2164      	movs	r1, #100	; 0x64
 80018c2:	fb01 f303 	mul.w	r3, r1, r3
 80018c6:	4413      	add	r3, r2
 80018c8:	3308      	adds	r3, #8
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80018d0:	d13d      	bne.n	800194e <CCA02M1_AUDIO_IN_PDMToPCM+0xb6>
      {
        uint16_t Decimate_Out[8*N_MS_PER_INTERRUPT];
        uint32_t ii;
        uint16_t PDM_Filter_Out[16*N_MS_PER_INTERRUPT];
        
        (void)PDM_Filter(&((uint8_t*)(PDMBuf))[index], PDM_Filter_Out, &PDM_FilterHandler[index]);
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018d6:	18d0      	adds	r0, r2, r3
 80018d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018da:	224c      	movs	r2, #76	; 0x4c
 80018dc:	fb02 f303 	mul.w	r3, r2, r3
 80018e0:	4a2d      	ldr	r2, [pc, #180]	; (8001998 <CCA02M1_AUDIO_IN_PDMToPCM+0x100>)
 80018e2:	441a      	add	r2, r3
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	4619      	mov	r1, r3
 80018ea:	f00d fc45 	bl	800f178 <PDM_Filter>
        (void)arm_fir_decimate_q15 (&ARM_Decimator_State[index], (q15_t *)&(PDM_Filter_Out), (q15_t*)&(Decimate_Out), DECIMATOR_BLOCK_SIZE);
 80018ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80018f0:	4613      	mov	r3, r2
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	4413      	add	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4a28      	ldr	r2, [pc, #160]	; (800199c <CCA02M1_AUDIO_IN_PDMToPCM+0x104>)
 80018fa:	1898      	adds	r0, r3, r2
 80018fc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001900:	f107 0114 	add.w	r1, r7, #20
 8001904:	2310      	movs	r3, #16
 8001906:	f00a f8f7 	bl	800baf8 <arm_fir_decimate_q15>
        for (ii=0; ii<8U*N_MS_PER_INTERRUPT; ii++)
 800190a:	2300      	movs	r3, #0
 800190c:	647b      	str	r3, [r7, #68]	; 0x44
 800190e:	e01a      	b.n	8001946 <CCA02M1_AUDIO_IN_PDMToPCM+0xae>
        {
          PCMBuf[(ii * AudioInCtx[Instance].ChannelsNbr) + index] = Decimate_Out[ii];
 8001910:	4a20      	ldr	r2, [pc, #128]	; (8001994 <CCA02M1_AUDIO_IN_PDMToPCM+0xfc>)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2164      	movs	r1, #100	; 0x64
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4413      	add	r3, r2
 800191c:	3310      	adds	r3, #16
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001922:	fb02 f203 	mul.w	r2, r2, r3
 8001926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001928:	4413      	add	r3, r2
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	441a      	add	r2, r3
 8001930:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001938:	440b      	add	r3, r1
 800193a:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800193e:	8013      	strh	r3, [r2, #0]
        for (ii=0; ii<8U*N_MS_PER_INTERRUPT; ii++)
 8001940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001942:	3301      	adds	r3, #1
 8001944:	647b      	str	r3, [r7, #68]	; 0x44
 8001946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001948:	2b07      	cmp	r3, #7
 800194a:	d9e1      	bls.n	8001910 <CCA02M1_AUDIO_IN_PDMToPCM+0x78>
 800194c:	e00f      	b.n	800196e <CCA02M1_AUDIO_IN_PDMToPCM+0xd6>
        }
      }
      else
      {
        (void)PDM_Filter(&((uint8_t*)(PDMBuf))[index], (uint16_t*)&(PCMBuf[index]), &PDM_FilterHandler[index]);
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001952:	18d0      	adds	r0, r2, r3
 8001954:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	18d1      	adds	r1, r2, r3
 800195c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800195e:	224c      	movs	r2, #76	; 0x4c
 8001960:	fb02 f303 	mul.w	r3, r2, r3
 8001964:	4a0c      	ldr	r2, [pc, #48]	; (8001998 <CCA02M1_AUDIO_IN_PDMToPCM+0x100>)
 8001966:	4413      	add	r3, r2
 8001968:	461a      	mov	r2, r3
 800196a:	f00d fc05 	bl	800f178 <PDM_Filter>
    for(index = 0; index < AudioInCtx[Instance].ChannelsNbr; index++)
 800196e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001970:	3301      	adds	r3, #1
 8001972:	64bb      	str	r3, [r7, #72]	; 0x48
 8001974:	4a07      	ldr	r2, [pc, #28]	; (8001994 <CCA02M1_AUDIO_IN_PDMToPCM+0xfc>)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2164      	movs	r1, #100	; 0x64
 800197a:	fb01 f303 	mul.w	r3, r1, r3
 800197e:	4413      	add	r3, r2
 8001980:	3310      	adds	r3, #16
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001986:	429a      	cmp	r2, r3
 8001988:	d398      	bcc.n	80018bc <CCA02M1_AUDIO_IN_PDMToPCM+0x24>
      }
    }
    
#endif
  }  
  return ret;
 800198a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 800198c:	4618      	mov	r0, r3
 800198e:	3750      	adds	r7, #80	; 0x50
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000840 	.word	0x20000840
 8001998:	20000ac8 	.word	0x20000ac8
 800199c:	20000a98 	.word	0x20000a98

080019a0 <CCA02M1_AUDIO_IN_Record>:
//   /* Return BSP status */
//   return ret;
// }

int32_t CCA02M1_AUDIO_IN_Record(uint32_t Instance, uint8_t* pBuf1, uint8_t* pBuf2, uint32_t NbrOfBytes)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
 80019ac:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
  
  if(Instance >= (AUDIO_IN_INSTANCES_NBR - 1U) )
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d903      	bls.n	80019c0 <CCA02M1_AUDIO_IN_Record+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80019b8:	f06f 0301 	mvn.w	r3, #1
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	e066      	b.n	8001a8e <CCA02M1_AUDIO_IN_Record+0xee>
  }
  else 
  {
    AudioInCtx[Instance].pBuff = (uint16_t*)pBuf1;
 80019c0:	4a35      	ldr	r2, [pc, #212]	; (8001a98 <CCA02M1_AUDIO_IN_Record+0xf8>)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2164      	movs	r1, #100	; 0x64
 80019c6:	fb01 f303 	mul.w	r3, r1, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	3314      	adds	r3, #20
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	601a      	str	r2, [r3, #0]
    AudioInCtx2[Instance].pBuff = (uint16_t*)pBuf2;
 80019d2:	4a32      	ldr	r2, [pc, #200]	; (8001a9c <CCA02M1_AUDIO_IN_Record+0xfc>)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2164      	movs	r1, #100	; 0x64
 80019d8:	fb01 f303 	mul.w	r3, r1, r3
 80019dc:	4413      	add	r3, r2
 80019de:	3314      	adds	r3, #20
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	601a      	str	r2, [r3, #0]
    
    if(Instance == 0U)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d14e      	bne.n	8001a88 <CCA02M1_AUDIO_IN_Record+0xe8>
      //   {
      //     ret = BSP_ERROR_PERIPH_FAILURE;
      //   }
      // }
      
      if(AudioInCtx[Instance].ChannelsNbr != 1U)
 80019ea:	4a2b      	ldr	r2, [pc, #172]	; (8001a98 <CCA02M1_AUDIO_IN_Record+0xf8>)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2164      	movs	r1, #100	; 0x64
 80019f0:	fb01 f303 	mul.w	r3, r1, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	3310      	adds	r3, #16
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d007      	beq.n	8001a0e <CCA02M1_AUDIO_IN_Record+0x6e>
      {
        if(AUDIO_IN_Timer_Start() != HAL_OK)
 80019fe:	f000 fc6d 	bl	80022dc <AUDIO_IN_Timer_Start>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d002      	beq.n	8001a0e <CCA02M1_AUDIO_IN_Record+0x6e>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8001a08:	f06f 0303 	mvn.w	r3, #3
 8001a0c:	617b      	str	r3, [r7, #20]
        }
      }
      
      if(HAL_I2S_Receive_DMA(&hAudioInI2s, I2S_InternalBuffer, (uint16_t)AudioInCtx[Instance].Size/2U) != HAL_OK)
 8001a0e:	4a22      	ldr	r2, [pc, #136]	; (8001a98 <CCA02M1_AUDIO_IN_Record+0xf8>)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2164      	movs	r1, #100	; 0x64
 8001a14:	fb01 f303 	mul.w	r3, r1, r3
 8001a18:	4413      	add	r3, r2
 8001a1a:	331c      	adds	r3, #28
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	085b      	lsrs	r3, r3, #1
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	461a      	mov	r2, r3
 8001a26:	491e      	ldr	r1, [pc, #120]	; (8001aa0 <CCA02M1_AUDIO_IN_Record+0x100>)
 8001a28:	481e      	ldr	r0, [pc, #120]	; (8001aa4 <CCA02M1_AUDIO_IN_Record+0x104>)
 8001a2a:	f001 fc83 	bl	8003334 <HAL_I2S_Receive_DMA>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d002      	beq.n	8001a3a <CCA02M1_AUDIO_IN_Record+0x9a>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8001a34:	f06f 0303 	mvn.w	r3, #3
 8001a38:	617b      	str	r3, [r7, #20]
      }
      
      if(HAL_SPI_Receive_DMA(&hAudioInSPI, (uint8_t *)SPI_InternalBuffer, (uint16_t)AudioInCtx2[Instance].Size) != HAL_OK)
 8001a3a:	4a18      	ldr	r2, [pc, #96]	; (8001a9c <CCA02M1_AUDIO_IN_Record+0xfc>)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2164      	movs	r1, #100	; 0x64
 8001a40:	fb01 f303 	mul.w	r3, r1, r3
 8001a44:	4413      	add	r3, r2
 8001a46:	331c      	adds	r3, #28
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4916      	ldr	r1, [pc, #88]	; (8001aa8 <CCA02M1_AUDIO_IN_Record+0x108>)
 8001a50:	4816      	ldr	r0, [pc, #88]	; (8001aac <CCA02M1_AUDIO_IN_Record+0x10c>)
 8001a52:	f004 fdbb 	bl	80065cc <HAL_SPI_Receive_DMA>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <CCA02M1_AUDIO_IN_Record+0xc2>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8001a5c:	f06f 0303 	mvn.w	r3, #3
 8001a60:	617b      	str	r3, [r7, #20]
      }

#endif
      
      /* Update BSP AUDIO IN state */     
      AudioInCtx[Instance].State = AUDIO_IN_STATE_RECORDING;
 8001a62:	4a0d      	ldr	r2, [pc, #52]	; (8001a98 <CCA02M1_AUDIO_IN_Record+0xf8>)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2164      	movs	r1, #100	; 0x64
 8001a68:	fb01 f303 	mul.w	r3, r1, r3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3324      	adds	r3, #36	; 0x24
 8001a70:	2201      	movs	r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
      AudioInCtx2[Instance].State = AUDIO_IN_STATE_RECORDING;
 8001a74:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <CCA02M1_AUDIO_IN_Record+0xfc>)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2164      	movs	r1, #100	; 0x64
 8001a7a:	fb01 f303 	mul.w	r3, r1, r3
 8001a7e:	4413      	add	r3, r2
 8001a80:	3324      	adds	r3, #36	; 0x24
 8001a82:	2201      	movs	r2, #1
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	e002      	b.n	8001a8e <CCA02M1_AUDIO_IN_Record+0xee>
      }
      /* Update BSP AUDIO IN state */     
      AudioInCtx[Instance].State = AUDIO_IN_STATE_RECORDING;
      
#else
      ret = BSP_ERROR_WRONG_PARAM;
 8001a88:	f06f 0301 	mvn.w	r3, #1
 8001a8c:	617b      	str	r3, [r7, #20]
#endif
    }
  }
  /* Return BSP status */
  return ret;
 8001a8e:	697b      	ldr	r3, [r7, #20]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000840 	.word	0x20000840
 8001a9c:	2000096c 	.word	0x2000096c
 8001aa0:	20000ca8 	.word	0x20000ca8
 8001aa4:	20001d18 	.word	0x20001d18
 8001aa8:	200012a8 	.word	0x200012a8
 8001aac:	20000c10 	.word	0x20000c10

08001ab0 <CCA02M1_AUDIO_IN_SetVolume>:
* @param  Instance  AUDIO IN Instance. It can be 0 when I2S / SPI is used or 1 if DFSDM is used
* @param  Volume    Volume level to be returnd
* @retval BSP status
*/
int32_t CCA02M1_AUDIO_IN_SetVolume(uint32_t Instance, uint32_t Volume)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
  
  if(Instance >= AUDIO_IN_INSTANCES_NBR)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d903      	bls.n	8001acc <CCA02M1_AUDIO_IN_SetVolume+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001ac4:	f06f 0301 	mvn.w	r3, #1
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	e04b      	b.n	8001b64 <CCA02M1_AUDIO_IN_SetVolume+0xb4>
  }
  else if (Instance == 0U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d13f      	bne.n	8001b52 <CCA02M1_AUDIO_IN_SetVolume+0xa2>
      22,22,22,22,22,22,23,23,23,23,23,23,23,24,24,24,24,24,24,24,25,25,25,
      25,25,25,25,25,25,26,26,26,26,26,26,26,26,26,27,27,27,27,27,27,27,27,
      27,27,28,28,28,28,28,28,28,28,28,28,28,28,29,29,29,29,29,29,29,29,29,
      29,29,29,29,30,30,30,30,30,30,30,31  
    };
    for (index = 0; index < AudioInCtx[Instance].ChannelsNbr; index++)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	e030      	b.n	8001b3a <CCA02M1_AUDIO_IN_SetVolume+0x8a>
    {
      if (PDM_FilterConfig[index].mic_gain != VolumeGain[Volume])
 8001ad8:	4925      	ldr	r1, [pc, #148]	; (8001b70 <CCA02M1_AUDIO_IN_SetVolume+0xc0>)
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	4613      	mov	r3, r2
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4413      	add	r3, r2
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	440b      	add	r3, r1
 8001ae6:	3304      	adds	r3, #4
 8001ae8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001aec:	4921      	ldr	r1, [pc, #132]	; (8001b74 <CCA02M1_AUDIO_IN_SetVolume+0xc4>)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d01d      	beq.n	8001b34 <CCA02M1_AUDIO_IN_SetVolume+0x84>
      {
        PDM_FilterConfig[index].mic_gain = VolumeGain[Volume];
 8001af8:	4a1e      	ldr	r2, [pc, #120]	; (8001b74 <CCA02M1_AUDIO_IN_SetVolume+0xc4>)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
 8001b00:	491b      	ldr	r1, [pc, #108]	; (8001b70 <CCA02M1_AUDIO_IN_SetVolume+0xc0>)
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	440b      	add	r3, r1
 8001b0e:	3304      	adds	r3, #4
 8001b10:	4602      	mov	r2, r0
 8001b12:	801a      	strh	r2, [r3, #0]
        (void)PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	224c      	movs	r2, #76	; 0x4c
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	4a16      	ldr	r2, [pc, #88]	; (8001b78 <CCA02M1_AUDIO_IN_SetVolume+0xc8>)
 8001b1e:	1898      	adds	r0, r3, r2
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4a11      	ldr	r2, [pc, #68]	; (8001b70 <CCA02M1_AUDIO_IN_SetVolume+0xc0>)
 8001b2c:	4413      	add	r3, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f00d fa30 	bl	800ef94 <PDM_Filter_setConfig>
    for (index = 0; index < AudioInCtx[Instance].ChannelsNbr; index++)
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	3301      	adds	r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	4a10      	ldr	r2, [pc, #64]	; (8001b7c <CCA02M1_AUDIO_IN_SetVolume+0xcc>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2164      	movs	r1, #100	; 0x64
 8001b40:	fb01 f303 	mul.w	r3, r1, r3
 8001b44:	4413      	add	r3, r2
 8001b46:	3310      	adds	r3, #16
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68ba      	ldr	r2, [r7, #8]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d3c3      	bcc.n	8001ad8 <CCA02M1_AUDIO_IN_SetVolume+0x28>
 8001b50:	e008      	b.n	8001b64 <CCA02M1_AUDIO_IN_SetVolume+0xb4>
#endif
  }
  else
  {
    /* Update AudioIn Context */
    AudioInCtx[Instance].Volume = Volume;
 8001b52:	4a0a      	ldr	r2, [pc, #40]	; (8001b7c <CCA02M1_AUDIO_IN_SetVolume+0xcc>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2164      	movs	r1, #100	; 0x64
 8001b58:	fb01 f303 	mul.w	r3, r1, r3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3320      	adds	r3, #32
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	601a      	str	r2, [r3, #0]
  }
  /* Return BSP status */
  return ret;  
 8001b64:	68fb      	ldr	r3, [r7, #12]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000bf8 	.word	0x20000bf8
 8001b74:	200004a0 	.word	0x200004a0
 8001b78:	20000ac8 	.word	0x20000ac8
 8001b7c:	20000840 	.word	0x20000840

08001b80 <HAL_I2S_RxCpltCallback>:
written into the buffer that the user indicates when calling the CCA02M1_AUDIO_IN_Start(...) function.
* @param hi2s: I2S handle
* @retval None
*/
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);
  uint32_t index;
  
  switch(AudioInCtx[0].ChannelsNbr){
 8001b88:	4b8c      	ldr	r3, [pc, #560]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d023      	beq.n	8001bd8 <HAL_I2S_RxCpltCallback+0x58>
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d073      	beq.n	8001c7c <HAL_I2S_RxCpltCallback+0xfc>
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d000      	beq.n	8001b9a <HAL_I2S_RxCpltCallback+0x1a>
      break;
    }
  default:
    {
      
      break;
 8001b98:	e109      	b.n	8001dae <HAL_I2S_RxCpltCallback+0x22e>
      uint16_t * DataTempI2S = &I2S_InternalBuffer[AudioInCtx[0].Size/4U] ;
 8001b9a:	4b88      	ldr	r3, [pc, #544]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	089b      	lsrs	r3, r3, #2
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	4a87      	ldr	r2, [pc, #540]	; (8001dc0 <HAL_I2S_RxCpltCallback+0x240>)
 8001ba4:	4413      	add	r3, r2
 8001ba6:	60fb      	str	r3, [r7, #12]
      for(index = 0; index < (AudioInCtx[0].Size/4U); index++)
 8001ba8:	2300      	movs	r3, #0
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
 8001bac:	e00d      	b.n	8001bca <HAL_I2S_RxCpltCallback+0x4a>
        AudioInCtx[0].pBuff[index] = (DataTempI2S[index]);
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	441a      	add	r2, r3
 8001bb6:	4b81      	ldr	r3, [pc, #516]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001bb8:	6959      	ldr	r1, [r3, #20]
 8001bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	440b      	add	r3, r1
 8001bc0:	8812      	ldrh	r2, [r2, #0]
 8001bc2:	801a      	strh	r2, [r3, #0]
      for(index = 0; index < (AudioInCtx[0].Size/4U); index++)
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bca:	4b7c      	ldr	r3, [pc, #496]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	089b      	lsrs	r3, r3, #2
 8001bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d3eb      	bcc.n	8001bae <HAL_I2S_RxCpltCallback+0x2e>
      break;
 8001bd6:	e0ea      	b.n	8001dae <HAL_I2S_RxCpltCallback+0x22e>
      uint16_t * DataTempI2S = &(I2S_InternalBuffer[AudioInCtx2[0].Size/2U]);
 8001bd8:	4b7a      	ldr	r3, [pc, #488]	; (8001dc4 <HAL_I2S_RxCpltCallback+0x244>)
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	085b      	lsrs	r3, r3, #1
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	4a77      	ldr	r2, [pc, #476]	; (8001dc0 <HAL_I2S_RxCpltCallback+0x240>)
 8001be2:	4413      	add	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]
      for(index=0; index<(AudioInCtx2[0].Size/2U); index++) {
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bea:	e040      	b.n	8001c6e <HAL_I2S_RxCpltCallback+0xee>
        a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 8001bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	74fb      	strb	r3, [r7, #19]
        b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	697a      	ldr	r2, [r7, #20]
 8001c00:	4413      	add	r3, r2
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	74bb      	strb	r3, [r7, #18]
        ((uint8_t *)(AudioInCtx2[0].pBuff))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] | (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001c06:	7cfb      	ldrb	r3, [r7, #19]
 8001c08:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001c0c:	4a6e      	ldr	r2, [pc, #440]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001c0e:	5cd3      	ldrb	r3, [r2, r3]
 8001c10:	b25a      	sxtb	r2, r3
 8001c12:	7cbb      	ldrb	r3, [r7, #18]
 8001c14:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001c18:	496b      	ldr	r1, [pc, #428]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	b25b      	sxtb	r3, r3
 8001c20:	4313      	orrs	r3, r2
 8001c22:	b259      	sxtb	r1, r3
 8001c24:	4b67      	ldr	r3, [pc, #412]	; (8001dc4 <HAL_I2S_RxCpltCallback+0x244>)
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	b2ca      	uxtb	r2, r1
 8001c30:	701a      	strb	r2, [r3, #0]
        ((uint8_t *)(AudioInCtx2[0].pBuff))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] | (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001c32:	7cfb      	ldrb	r3, [r7, #19]
 8001c34:	085b      	lsrs	r3, r3, #1
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001c3c:	4a62      	ldr	r2, [pc, #392]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001c3e:	5cd3      	ldrb	r3, [r2, r3]
 8001c40:	b25a      	sxtb	r2, r3
 8001c42:	7cbb      	ldrb	r3, [r7, #18]
 8001c44:	085b      	lsrs	r3, r3, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001c4c:	495e      	ldr	r1, [pc, #376]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001c4e:	5ccb      	ldrb	r3, [r1, r3]
 8001c50:	011b      	lsls	r3, r3, #4
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b259      	sxtb	r1, r3
 8001c58:	4b5a      	ldr	r3, [pc, #360]	; (8001dc4 <HAL_I2S_RxCpltCallback+0x244>)
 8001c5a:	695a      	ldr	r2, [r3, #20]
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	3301      	adds	r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	b2ca      	uxtb	r2, r1
 8001c66:	701a      	strb	r2, [r3, #0]
      for(index=0; index<(AudioInCtx2[0].Size/2U); index++) {
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c6e:	4b55      	ldr	r3, [pc, #340]	; (8001dc4 <HAL_I2S_RxCpltCallback+0x244>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	085b      	lsrs	r3, r3, #1
 8001c74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d3b8      	bcc.n	8001bec <HAL_I2S_RxCpltCallback+0x6c>
      break;
 8001c7a:	e098      	b.n	8001dae <HAL_I2S_RxCpltCallback+0x22e>
      uint16_t * DataTempI2S = &(I2S_InternalBuffer[AudioInCtx[0].Size/2U]);
 8001c7c:	4b4f      	ldr	r3, [pc, #316]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	085b      	lsrs	r3, r3, #1
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	4a4e      	ldr	r2, [pc, #312]	; (8001dc0 <HAL_I2S_RxCpltCallback+0x240>)
 8001c86:	4413      	add	r3, r2
 8001c88:	623b      	str	r3, [r7, #32]
      uint16_t * DataTempSPI = &(SPI_InternalBuffer[AudioInCtx[0].Size/2U]);
 8001c8a:	4b4c      	ldr	r3, [pc, #304]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	085b      	lsrs	r3, r3, #1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4a4e      	ldr	r2, [pc, #312]	; (8001dcc <HAL_I2S_RxCpltCallback+0x24c>)
 8001c94:	4413      	add	r3, r2
 8001c96:	61fb      	str	r3, [r7, #28]
      for(index=0; index<(AudioInCtx[0].Size/2U); index++) {
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c9c:	e07f      	b.n	8001d9e <HAL_I2S_RxCpltCallback+0x21e>
        a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	6a3a      	ldr	r2, [r7, #32]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	76fb      	strb	r3, [r7, #27]
        b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	3301      	adds	r3, #1
 8001cb0:	6a3a      	ldr	r2, [r7, #32]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	76bb      	strb	r3, [r7, #26]
        ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001cb8:	7efb      	ldrb	r3, [r7, #27]
 8001cba:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001cbe:	4a42      	ldr	r2, [pc, #264]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001cc0:	5cd3      	ldrb	r3, [r2, r3]
 8001cc2:	b25a      	sxtb	r2, r3
          (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001cc4:	7ebb      	ldrb	r3, [r7, #26]
 8001cc6:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001cca:	493f      	ldr	r1, [pc, #252]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001ccc:	5ccb      	ldrb	r3, [r1, r3]
 8001cce:	011b      	lsls	r3, r3, #4
        ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	b259      	sxtb	r1, r3
 8001cd6:	4b39      	ldr	r3, [pc, #228]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001cd8:	695a      	ldr	r2, [r3, #20]
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	b2ca      	uxtb	r2, r1
 8001ce2:	701a      	strb	r2, [r3, #0]
          ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001ce4:	7efb      	ldrb	r3, [r7, #27]
 8001ce6:	085b      	lsrs	r3, r3, #1
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001cee:	4a36      	ldr	r2, [pc, #216]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001cf0:	5cd3      	ldrb	r3, [r2, r3]
 8001cf2:	b25a      	sxtb	r2, r3
            (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001cf4:	7ebb      	ldrb	r3, [r7, #26]
 8001cf6:	085b      	lsrs	r3, r3, #1
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001cfe:	4932      	ldr	r1, [pc, #200]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001d00:	5ccb      	ldrb	r3, [r1, r3]
 8001d02:	011b      	lsls	r3, r3, #4
          ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001d04:	b25b      	sxtb	r3, r3
 8001d06:	4313      	orrs	r3, r2
 8001d08:	b259      	sxtb	r1, r3
 8001d0a:	4b2c      	ldr	r3, [pc, #176]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001d0c:	695a      	ldr	r2, [r3, #20]
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	3301      	adds	r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	b2ca      	uxtb	r2, r1
 8001d18:	701a      	strb	r2, [r3, #0]
            a = ((uint8_t *)(DataTempSPI))[(index*2U)];
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	69fa      	ldr	r2, [r7, #28]
 8001d20:	4413      	add	r3, r2
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	76fb      	strb	r3, [r7, #27]
            b = ((uint8_t *)(DataTempSPI))[(index*2U)+1U];
 8001d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	69fa      	ldr	r2, [r7, #28]
 8001d2e:	4413      	add	r3, r2
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	76bb      	strb	r3, [r7, #26]
            ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+2U] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001d34:	7efb      	ldrb	r3, [r7, #27]
 8001d36:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001d3a:	4a23      	ldr	r2, [pc, #140]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001d3c:	5cd3      	ldrb	r3, [r2, r3]
 8001d3e:	b25a      	sxtb	r2, r3
              (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001d40:	7ebb      	ldrb	r3, [r7, #26]
 8001d42:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001d46:	4920      	ldr	r1, [pc, #128]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001d48:	5ccb      	ldrb	r3, [r1, r3]
 8001d4a:	011b      	lsls	r3, r3, #4
            ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+2U] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b259      	sxtb	r1, r3
 8001d52:	4b1a      	ldr	r3, [pc, #104]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001d54:	695a      	ldr	r2, [r3, #20]
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	3302      	adds	r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	b2ca      	uxtb	r2, r1
 8001d60:	701a      	strb	r2, [r3, #0]
              ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+3U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001d62:	7efb      	ldrb	r3, [r7, #27]
 8001d64:	085b      	lsrs	r3, r3, #1
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001d6c:	4a16      	ldr	r2, [pc, #88]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001d6e:	5cd3      	ldrb	r3, [r2, r3]
 8001d70:	b25a      	sxtb	r2, r3
                (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001d72:	7ebb      	ldrb	r3, [r7, #26]
 8001d74:	085b      	lsrs	r3, r3, #1
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001d7c:	4912      	ldr	r1, [pc, #72]	; (8001dc8 <HAL_I2S_RxCpltCallback+0x248>)
 8001d7e:	5ccb      	ldrb	r3, [r1, r3]
 8001d80:	011b      	lsls	r3, r3, #4
              ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+3U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001d82:	b25b      	sxtb	r3, r3
 8001d84:	4313      	orrs	r3, r2
 8001d86:	b259      	sxtb	r1, r3
 8001d88:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001d8a:	695a      	ldr	r2, [r3, #20]
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	3303      	adds	r3, #3
 8001d92:	4413      	add	r3, r2
 8001d94:	b2ca      	uxtb	r2, r1
 8001d96:	701a      	strb	r2, [r3, #0]
      for(index=0; index<(AudioInCtx[0].Size/2U); index++) {
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d9e:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <HAL_I2S_RxCpltCallback+0x23c>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	085b      	lsrs	r3, r3, #1
 8001da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001da6:	429a      	cmp	r2, r3
 8001da8:	f4ff af79 	bcc.w	8001c9e <HAL_I2S_RxCpltCallback+0x11e>
      break;
 8001dac:	bf00      	nop
    }
    
  }
  
  CCA02M1_AUDIO_IN_TransferComplete_CallBack(0);
 8001dae:	2000      	movs	r0, #0
 8001db0:	f00a fa81 	bl	800c2b6 <CCA02M1_AUDIO_IN_TransferComplete_CallBack>
}
 8001db4:	bf00      	nop
 8001db6:	3728      	adds	r7, #40	; 0x28
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000840 	.word	0x20000840
 8001dc0:	20000ca8 	.word	0x20000ca8
 8001dc4:	2000096c 	.word	0x2000096c
 8001dc8:	20000400 	.word	0x20000400
 8001dcc:	200012a8 	.word	0x200012a8

08001dd0 <HAL_I2S_RxHalfCpltCallback>:
written into the buffer that the user indicates when calling the CCA02M1_AUDIO_IN_Start(...) function.
* @param hi2s: I2S handle
* @retval None
*/
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	; 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);
  uint32_t index;
  switch(AudioInCtx[0].ChannelsNbr){
 8001dd8:	4b82      	ldr	r3, [pc, #520]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d01e      	beq.n	8001e1e <HAL_I2S_RxHalfCpltCallback+0x4e>
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d069      	beq.n	8001eb8 <HAL_I2S_RxHalfCpltCallback+0xe8>
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d000      	beq.n	8001dea <HAL_I2S_RxHalfCpltCallback+0x1a>
      }
      break;   
    }
  default:
    {      
      break;
 8001de8:	e0f5      	b.n	8001fd6 <HAL_I2S_RxHalfCpltCallback+0x206>
      uint16_t * DataTempI2S = I2S_InternalBuffer;
 8001dea:	4b7f      	ldr	r3, [pc, #508]	; (8001fe8 <HAL_I2S_RxHalfCpltCallback+0x218>)
 8001dec:	60fb      	str	r3, [r7, #12]
      for(index = 0; index < (AudioInCtx[0].Size/4U); index++)
 8001dee:	2300      	movs	r3, #0
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
 8001df2:	e00d      	b.n	8001e10 <HAL_I2S_RxHalfCpltCallback+0x40>
        AudioInCtx[0].pBuff[index] = (DataTempI2S[index]);
 8001df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	441a      	add	r2, r3
 8001dfc:	4b79      	ldr	r3, [pc, #484]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001dfe:	6959      	ldr	r1, [r3, #20]
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	440b      	add	r3, r1
 8001e06:	8812      	ldrh	r2, [r2, #0]
 8001e08:	801a      	strh	r2, [r3, #0]
      for(index = 0; index < (AudioInCtx[0].Size/4U); index++)
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e10:	4b74      	ldr	r3, [pc, #464]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	089b      	lsrs	r3, r3, #2
 8001e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d3eb      	bcc.n	8001df4 <HAL_I2S_RxHalfCpltCallback+0x24>
      break;
 8001e1c:	e0db      	b.n	8001fd6 <HAL_I2S_RxHalfCpltCallback+0x206>
      uint16_t * DataTempI2S = I2S_InternalBuffer;
 8001e1e:	4b72      	ldr	r3, [pc, #456]	; (8001fe8 <HAL_I2S_RxHalfCpltCallback+0x218>)
 8001e20:	617b      	str	r3, [r7, #20]
      for(index=0; index<(AudioInCtx2[0].Size/2U); index++) {
 8001e22:	2300      	movs	r3, #0
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
 8001e26:	e040      	b.n	8001eaa <HAL_I2S_RxHalfCpltCallback+0xda>
        a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 8001e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	4413      	add	r3, r2
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	74fb      	strb	r3, [r7, #19]
        b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 8001e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	3301      	adds	r3, #1
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	74bb      	strb	r3, [r7, #18]
        ((uint8_t *)(AudioInCtx2[0].pBuff))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001e42:	7cfb      	ldrb	r3, [r7, #19]
 8001e44:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001e48:	4a68      	ldr	r2, [pc, #416]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001e4a:	5cd3      	ldrb	r3, [r2, r3]
 8001e4c:	b25a      	sxtb	r2, r3
          (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001e4e:	7cbb      	ldrb	r3, [r7, #18]
 8001e50:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001e54:	4965      	ldr	r1, [pc, #404]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001e56:	5ccb      	ldrb	r3, [r1, r3]
 8001e58:	011b      	lsls	r3, r3, #4
        ((uint8_t *)(AudioInCtx2[0].pBuff))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001e5a:	b25b      	sxtb	r3, r3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	b259      	sxtb	r1, r3
 8001e60:	4b63      	ldr	r3, [pc, #396]	; (8001ff0 <HAL_I2S_RxHalfCpltCallback+0x220>)
 8001e62:	695a      	ldr	r2, [r3, #20]
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	b2ca      	uxtb	r2, r1
 8001e6c:	701a      	strb	r2, [r3, #0]
          ((uint8_t *)(AudioInCtx2[0].pBuff))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001e6e:	7cfb      	ldrb	r3, [r7, #19]
 8001e70:	085b      	lsrs	r3, r3, #1
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001e78:	4a5c      	ldr	r2, [pc, #368]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001e7a:	5cd3      	ldrb	r3, [r2, r3]
 8001e7c:	b25a      	sxtb	r2, r3
            (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001e7e:	7cbb      	ldrb	r3, [r7, #18]
 8001e80:	085b      	lsrs	r3, r3, #1
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001e88:	4958      	ldr	r1, [pc, #352]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001e8a:	5ccb      	ldrb	r3, [r1, r3]
 8001e8c:	011b      	lsls	r3, r3, #4
          ((uint8_t *)(AudioInCtx2[0].pBuff))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001e8e:	b25b      	sxtb	r3, r3
 8001e90:	4313      	orrs	r3, r2
 8001e92:	b259      	sxtb	r1, r3
 8001e94:	4b56      	ldr	r3, [pc, #344]	; (8001ff0 <HAL_I2S_RxHalfCpltCallback+0x220>)
 8001e96:	695a      	ldr	r2, [r3, #20]
 8001e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	4413      	add	r3, r2
 8001ea0:	b2ca      	uxtb	r2, r1
 8001ea2:	701a      	strb	r2, [r3, #0]
      for(index=0; index<(AudioInCtx2[0].Size/2U); index++) {
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eaa:	4b51      	ldr	r3, [pc, #324]	; (8001ff0 <HAL_I2S_RxHalfCpltCallback+0x220>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	085b      	lsrs	r3, r3, #1
 8001eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d3b8      	bcc.n	8001e28 <HAL_I2S_RxHalfCpltCallback+0x58>
      break;
 8001eb6:	e08e      	b.n	8001fd6 <HAL_I2S_RxHalfCpltCallback+0x206>
      uint16_t * DataTempI2S = I2S_InternalBuffer;
 8001eb8:	4b4b      	ldr	r3, [pc, #300]	; (8001fe8 <HAL_I2S_RxHalfCpltCallback+0x218>)
 8001eba:	623b      	str	r3, [r7, #32]
      uint16_t * DataTempSPI = SPI_InternalBuffer;
 8001ebc:	4b4d      	ldr	r3, [pc, #308]	; (8001ff4 <HAL_I2S_RxHalfCpltCallback+0x224>)
 8001ebe:	61fb      	str	r3, [r7, #28]
      for(index=0; index<(AudioInCtx[0].Size/2U); index++) 
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ec4:	e07f      	b.n	8001fc6 <HAL_I2S_RxHalfCpltCallback+0x1f6>
        a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	6a3a      	ldr	r2, [r7, #32]
 8001ecc:	4413      	add	r3, r2
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	76fb      	strb	r3, [r7, #27]
        b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	6a3a      	ldr	r2, [r7, #32]
 8001eda:	4413      	add	r3, r2
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	76bb      	strb	r3, [r7, #26]
        ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001ee0:	7efb      	ldrb	r3, [r7, #27]
 8001ee2:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001ee6:	4a41      	ldr	r2, [pc, #260]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001ee8:	5cd3      	ldrb	r3, [r2, r3]
 8001eea:	b25a      	sxtb	r2, r3
          (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001eec:	7ebb      	ldrb	r3, [r7, #26]
 8001eee:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001ef2:	493e      	ldr	r1, [pc, #248]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001ef4:	5ccb      	ldrb	r3, [r1, r3]
 8001ef6:	011b      	lsls	r3, r3, #4
        ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001ef8:	b25b      	sxtb	r3, r3
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b259      	sxtb	r1, r3
 8001efe:	4b39      	ldr	r3, [pc, #228]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001f00:	695a      	ldr	r2, [r3, #20]
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	b2ca      	uxtb	r2, r1
 8001f0a:	701a      	strb	r2, [r3, #0]
          ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001f0c:	7efb      	ldrb	r3, [r7, #27]
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001f16:	4a35      	ldr	r2, [pc, #212]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001f18:	5cd3      	ldrb	r3, [r2, r3]
 8001f1a:	b25a      	sxtb	r2, r3
            (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001f1c:	7ebb      	ldrb	r3, [r7, #26]
 8001f1e:	085b      	lsrs	r3, r3, #1
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001f26:	4931      	ldr	r1, [pc, #196]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001f28:	5ccb      	ldrb	r3, [r1, r3]
 8001f2a:	011b      	lsls	r3, r3, #4
          ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001f2c:	b25b      	sxtb	r3, r3
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	b259      	sxtb	r1, r3
 8001f32:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	4413      	add	r3, r2
 8001f3e:	b2ca      	uxtb	r2, r1
 8001f40:	701a      	strb	r2, [r3, #0]
            a = ((uint8_t *)(DataTempSPI))[(index*2U)];
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	4413      	add	r3, r2
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	76fb      	strb	r3, [r7, #27]
            b = ((uint8_t *)(DataTempSPI))[(index*2U)+1U];
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	3301      	adds	r3, #1
 8001f54:	69fa      	ldr	r2, [r7, #28]
 8001f56:	4413      	add	r3, r2
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	76bb      	strb	r3, [r7, #26]
            ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+2U] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001f5c:	7efb      	ldrb	r3, [r7, #27]
 8001f5e:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001f62:	4a22      	ldr	r2, [pc, #136]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001f64:	5cd3      	ldrb	r3, [r2, r3]
 8001f66:	b25a      	sxtb	r2, r3
              (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001f68:	7ebb      	ldrb	r3, [r7, #26]
 8001f6a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001f6e:	491f      	ldr	r1, [pc, #124]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001f70:	5ccb      	ldrb	r3, [r1, r3]
 8001f72:	011b      	lsls	r3, r3, #4
            ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+2U] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 8001f74:	b25b      	sxtb	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b259      	sxtb	r1, r3
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001f7c:	695a      	ldr	r2, [r3, #20]
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	3302      	adds	r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	b2ca      	uxtb	r2, r1
 8001f88:	701a      	strb	r2, [r3, #0]
              ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+3U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001f8a:	7efb      	ldrb	r3, [r7, #27]
 8001f8c:	085b      	lsrs	r3, r3, #1
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001f94:	4a15      	ldr	r2, [pc, #84]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	b25a      	sxtb	r2, r3
                (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001f9a:	7ebb      	ldrb	r3, [r7, #26]
 8001f9c:	085b      	lsrs	r3, r3, #1
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001fa4:	4911      	ldr	r1, [pc, #68]	; (8001fec <HAL_I2S_RxHalfCpltCallback+0x21c>)
 8001fa6:	5ccb      	ldrb	r3, [r1, r3]
 8001fa8:	011b      	lsls	r3, r3, #4
              ((uint8_t *)(AudioInCtx[0].pBuff))[(index*4U)+3U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001faa:	b25b      	sxtb	r3, r3
 8001fac:	4313      	orrs	r3, r2
 8001fae:	b259      	sxtb	r1, r3
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001fb2:	695a      	ldr	r2, [r3, #20]
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	3303      	adds	r3, #3
 8001fba:	4413      	add	r3, r2
 8001fbc:	b2ca      	uxtb	r2, r1
 8001fbe:	701a      	strb	r2, [r3, #0]
      for(index=0; index<(AudioInCtx[0].Size/2U); index++) 
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fc6:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <HAL_I2S_RxHalfCpltCallback+0x214>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	085b      	lsrs	r3, r3, #1
 8001fcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	f4ff af79 	bcc.w	8001ec6 <HAL_I2S_RxHalfCpltCallback+0xf6>
      break;   
 8001fd4:	bf00      	nop
    }
    
  }
  
  CCA02M1_AUDIO_IN_HalfTransfer_CallBack(0);
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f00a f963 	bl	800c2a2 <CCA02M1_AUDIO_IN_HalfTransfer_CallBack>
}
 8001fdc:	bf00      	nop
 8001fde:	3728      	adds	r7, #40	; 0x28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000840 	.word	0x20000840
 8001fe8:	20000ca8 	.word	0x20000ca8
 8001fec:	20000400 	.word	0x20000400
 8001ff0:	2000096c 	.word	0x2000096c
 8001ff4:	200012a8 	.word	0x200012a8

08001ff8 <I2S_MspInit>:
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
}

#else
static void I2S_MspInit(I2S_HandleTypeDef *hi2s)
{	
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	; 0x28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the I2S2 peripheral clock */
  AUDIO_IN_I2S_CLK_ENABLE();
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	4b23      	ldr	r3, [pc, #140]	; (8002094 <I2S_MspInit+0x9c>)
 8002006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002008:	4a22      	ldr	r2, [pc, #136]	; (8002094 <I2S_MspInit+0x9c>)
 800200a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800200e:	6413      	str	r3, [r2, #64]	; 0x40
 8002010:	4b20      	ldr	r3, [pc, #128]	; (8002094 <I2S_MspInit+0x9c>)
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	693b      	ldr	r3, [r7, #16]
  
  /* Enable I2S GPIO clocks */
  AUDIO_IN_I2S_SCK_GPIO_CLK_ENABLE();
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	4b1c      	ldr	r3, [pc, #112]	; (8002094 <I2S_MspInit+0x9c>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002024:	4a1b      	ldr	r2, [pc, #108]	; (8002094 <I2S_MspInit+0x9c>)
 8002026:	f043 0302 	orr.w	r3, r3, #2
 800202a:	6313      	str	r3, [r2, #48]	; 0x30
 800202c:	4b19      	ldr	r3, [pc, #100]	; (8002094 <I2S_MspInit+0x9c>)
 800202e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]
  AUDIO_IN_I2S_MOSI_GPIO_CLK_ENABLE();
 8002038:	2300      	movs	r3, #0
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	4b15      	ldr	r3, [pc, #84]	; (8002094 <I2S_MspInit+0x9c>)
 800203e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002040:	4a14      	ldr	r2, [pc, #80]	; (8002094 <I2S_MspInit+0x9c>)
 8002042:	f043 0302 	orr.w	r3, r3, #2
 8002046:	6313      	str	r3, [r2, #48]	; 0x30
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <I2S_MspInit+0x9c>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
  
  /* I2S2 pins configuration: SCK and MOSI pins ------------------------------*/
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002058:	2301      	movs	r3, #1
 800205a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 800205c:	2302      	movs	r3, #2
 800205e:	623b      	str	r3, [r7, #32]
  
  
  GPIO_InitStruct.Pin       = AUDIO_IN_I2S_SCK_PIN;
 8002060:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = AUDIO_IN_I2S_SCK_AF;
 8002066:	2305      	movs	r3, #5
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_IN_I2S_SCK_GPIO_PORT, &GPIO_InitStruct);
 800206a:	f107 0314 	add.w	r3, r7, #20
 800206e:	4619      	mov	r1, r3
 8002070:	4809      	ldr	r0, [pc, #36]	; (8002098 <I2S_MspInit+0xa0>)
 8002072:	f000 fecb 	bl	8002e0c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin       = AUDIO_IN_I2S_MOSI_PIN ;
 8002076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800207a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = AUDIO_IN_I2S_MOSI_AF;
 800207c:	2305      	movs	r3, #5
 800207e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_IN_I2S_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	4619      	mov	r1, r3
 8002086:	4804      	ldr	r0, [pc, #16]	; (8002098 <I2S_MspInit+0xa0>)
 8002088:	f000 fec0 	bl	8002e0c <HAL_GPIO_Init>
  
} 
 800208c:	bf00      	nop
 800208e:	3728      	adds	r7, #40	; 0x28
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40023800 	.word	0x40023800
 8002098:	40020400 	.word	0x40020400

0800209c <SPI_MspInit>:

static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{  
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	; 0x30
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable GPIO TX/RX clock */
  AUDIO_IN_SPI_SCK_GPIO_CLK_ENABLE();
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
 80020a8:	4b30      	ldr	r3, [pc, #192]	; (800216c <SPI_MspInit+0xd0>)
 80020aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ac:	4a2f      	ldr	r2, [pc, #188]	; (800216c <SPI_MspInit+0xd0>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	6313      	str	r3, [r2, #48]	; 0x30
 80020b4:	4b2d      	ldr	r3, [pc, #180]	; (800216c <SPI_MspInit+0xd0>)
 80020b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	61bb      	str	r3, [r7, #24]
 80020be:	69bb      	ldr	r3, [r7, #24]
  AUDIO_IN_SPI_MISO_GPIO_CLK_ENABLE();
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	4b29      	ldr	r3, [pc, #164]	; (800216c <SPI_MspInit+0xd0>)
 80020c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c8:	4a28      	ldr	r2, [pc, #160]	; (800216c <SPI_MspInit+0xd0>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6313      	str	r3, [r2, #48]	; 0x30
 80020d0:	4b26      	ldr	r3, [pc, #152]	; (800216c <SPI_MspInit+0xd0>)
 80020d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	697b      	ldr	r3, [r7, #20]
  AUDIO_IN_SPI_MOSI_GPIO_CLK_ENABLE();
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	4b22      	ldr	r3, [pc, #136]	; (800216c <SPI_MspInit+0xd0>)
 80020e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e4:	4a21      	ldr	r2, [pc, #132]	; (800216c <SPI_MspInit+0xd0>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	6313      	str	r3, [r2, #48]	; 0x30
 80020ec:	4b1f      	ldr	r3, [pc, #124]	; (800216c <SPI_MspInit+0xd0>)
 80020ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	693b      	ldr	r3, [r7, #16]
  /* Enable SPI3 clock */
  AUDIO_IN_SPI_CLK_ENABLE();
 80020f8:	2300      	movs	r3, #0
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <SPI_MspInit+0xd0>)
 80020fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002100:	4a1a      	ldr	r2, [pc, #104]	; (800216c <SPI_MspInit+0xd0>)
 8002102:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002106:	6453      	str	r3, [r2, #68]	; 0x44
 8002108:	4b18      	ldr	r3, [pc, #96]	; (800216c <SPI_MspInit+0xd0>)
 800210a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
  /* Enable DMA1 clock */
  AUDIO_IN_SPI_DMAx_CLK_ENABLE();
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	4b14      	ldr	r3, [pc, #80]	; (800216c <SPI_MspInit+0xd0>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211c:	4a13      	ldr	r2, [pc, #76]	; (800216c <SPI_MspInit+0xd0>)
 800211e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002122:	6313      	str	r3, [r2, #48]	; 0x30
 8002124:	4b11      	ldr	r3, [pc, #68]	; (800216c <SPI_MspInit+0xd0>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	68bb      	ldr	r3, [r7, #8]
  
  /*##-2- Configure peripheral GPIO ##########################################*/
  /* SPI SCK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = AUDIO_IN_SPI_SCK_PIN;
 8002130:	2320      	movs	r3, #32
 8002132:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002138:	2301      	movs	r3, #1
 800213a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 800213c:	2302      	movs	r3, #2
 800213e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = AUDIO_IN_SPI_SCK_AF;
 8002140:	2305      	movs	r3, #5
 8002142:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  HAL_GPIO_Init(AUDIO_IN_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002144:	f107 031c 	add.w	r3, r7, #28
 8002148:	4619      	mov	r1, r3
 800214a:	4809      	ldr	r0, [pc, #36]	; (8002170 <SPI_MspInit+0xd4>)
 800214c:	f000 fe5e 	bl	8002e0c <HAL_GPIO_Init>
  
  /* SPI MOSI GPIO pin configuration  */
  GPIO_InitStruct.Pin = AUDIO_IN_SPI_MOSI_PIN;
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = AUDIO_IN_SPI_MOSI_AF;
 8002154:	2305      	movs	r3, #5
 8002156:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_IN_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002158:	f107 031c 	add.w	r3, r7, #28
 800215c:	4619      	mov	r1, r3
 800215e:	4804      	ldr	r0, [pc, #16]	; (8002170 <SPI_MspInit+0xd4>)
 8002160:	f000 fe54 	bl	8002e0c <HAL_GPIO_Init>
  
  
}
 8002164:	bf00      	nop
 8002166:	3730      	adds	r7, #48	; 0x30
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40023800 	.word	0x40023800
 8002170:	40020000 	.word	0x40020000

08002174 <AUDIO_IN_Timer_Init>:
* @brief Audio Timer Init
* @param None
* @retval None
*/
static HAL_StatusTypeDef AUDIO_IN_Timer_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08a      	sub	sp, #40	; 0x28
 8002178:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef ret =  HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  static TIM_IC_InitTypeDef       sICConfig;
  static TIM_OC_InitTypeDef       sOCConfig; 
  GPIO_InitTypeDef   GPIO_InitStruct;
  
  /* Enable AUDIO_TIMER clock*/
  AUDIO_IN_TIMER_CLK_ENABLE();
 8002180:	2300      	movs	r3, #0
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	4b4e      	ldr	r3, [pc, #312]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 8002186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002188:	4a4d      	ldr	r2, [pc, #308]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 800218a:	f043 0302 	orr.w	r3, r3, #2
 800218e:	6413      	str	r3, [r2, #64]	; 0x40
 8002190:	4b4b      	ldr	r3, [pc, #300]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 8002192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	68fb      	ldr	r3, [r7, #12]
  AUDIO_IN_TIMER_CHOUT_GPIO_PORT_CLK_ENABLE();
 800219c:	2300      	movs	r3, #0
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	4b47      	ldr	r3, [pc, #284]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	4a46      	ldr	r2, [pc, #280]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 80021a6:	f043 0302 	orr.w	r3, r3, #2
 80021aa:	6313      	str	r3, [r2, #48]	; 0x30
 80021ac:	4b44      	ldr	r3, [pc, #272]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	68bb      	ldr	r3, [r7, #8]
  AUDIO_IN_TIMER_CHIN_GPIO_PORT_CLK_ENABLE();
 80021b8:	2300      	movs	r3, #0
 80021ba:	607b      	str	r3, [r7, #4]
 80021bc:	4b40      	ldr	r3, [pc, #256]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c0:	4a3f      	ldr	r2, [pc, #252]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 80021c2:	f043 0302 	orr.w	r3, r3, #2
 80021c6:	6313      	str	r3, [r2, #48]	; 0x30
 80021c8:	4b3d      	ldr	r3, [pc, #244]	; (80022c0 <AUDIO_IN_Timer_Init+0x14c>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	607b      	str	r3, [r7, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
  
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d4:	2302      	movs	r3, #2
 80021d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021d8:	2301      	movs	r3, #1
 80021da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80021dc:	2303      	movs	r3, #3
 80021de:	61fb      	str	r3, [r7, #28]
  
  GPIO_InitStruct.Alternate = AUDIO_IN_TIMER_CHIN_AF;
 80021e0:	2302      	movs	r3, #2
 80021e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pin = AUDIO_IN_TIMER_CHIN_PIN;
 80021e4:	2310      	movs	r3, #16
 80021e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(AUDIO_IN_TIMER_CHIN_GPIO_PORT, &GPIO_InitStruct);
 80021e8:	f107 0310 	add.w	r3, r7, #16
 80021ec:	4619      	mov	r1, r3
 80021ee:	4835      	ldr	r0, [pc, #212]	; (80022c4 <AUDIO_IN_Timer_Init+0x150>)
 80021f0:	f000 fe0c 	bl	8002e0c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Alternate = AUDIO_IN_TIMER_CHOUT_AF;
 80021f4:	2302      	movs	r3, #2
 80021f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pin = AUDIO_IN_TIMER_CHOUT_PIN;
 80021f8:	2320      	movs	r3, #32
 80021fa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(AUDIO_IN_TIMER_CHOUT_GPIO_PORT, &GPIO_InitStruct);
 80021fc:	f107 0310 	add.w	r3, r7, #16
 8002200:	4619      	mov	r1, r3
 8002202:	4830      	ldr	r0, [pc, #192]	; (80022c4 <AUDIO_IN_Timer_Init+0x150>)
 8002204:	f000 fe02 	bl	8002e0c <HAL_GPIO_Init>
  
  TimDividerHandle.Instance = AUDIO_IN_TIMER;
 8002208:	4b2f      	ldr	r3, [pc, #188]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 800220a:	4a30      	ldr	r2, [pc, #192]	; (80022cc <AUDIO_IN_Timer_Init+0x158>)
 800220c:	601a      	str	r2, [r3, #0]
  
  /* Configure the Input: channel_1 */
  sICConfig.ICPolarity  = TIM_ICPOLARITY_RISING;
 800220e:	4b30      	ldr	r3, [pc, #192]	; (80022d0 <AUDIO_IN_Timer_Init+0x15c>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
  sICConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002214:	4b2e      	ldr	r3, [pc, #184]	; (80022d0 <AUDIO_IN_Timer_Init+0x15c>)
 8002216:	2201      	movs	r2, #1
 8002218:	605a      	str	r2, [r3, #4]
  sICConfig.ICPrescaler = TIM_ICPSC_DIV1;
 800221a:	4b2d      	ldr	r3, [pc, #180]	; (80022d0 <AUDIO_IN_Timer_Init+0x15c>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
  sICConfig.ICFilter = 0;
 8002220:	4b2b      	ldr	r3, [pc, #172]	; (80022d0 <AUDIO_IN_Timer_Init+0x15c>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
  if(HAL_TIM_IC_ConfigChannel(&TimDividerHandle, &sICConfig, TIM_CHANNEL_1) != HAL_OK)
 8002226:	2200      	movs	r2, #0
 8002228:	4929      	ldr	r1, [pc, #164]	; (80022d0 <AUDIO_IN_Timer_Init+0x15c>)
 800222a:	4827      	ldr	r0, [pc, #156]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 800222c:	f004 fe41 	bl	8006eb2 <HAL_TIM_IC_ConfigChannel>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <AUDIO_IN_Timer_Init+0xc8>
  {
    ret =  HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  /* Configure TIM1 in Gated Slave mode for the external trigger (Filtered Timer
  Input 1) */
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800223c:	4b25      	ldr	r3, [pc, #148]	; (80022d4 <AUDIO_IN_Timer_Init+0x160>)
 800223e:	2250      	movs	r2, #80	; 0x50
 8002240:	605a      	str	r2, [r3, #4]
  sSlaveConfig.SlaveMode    = TIM_SLAVEMODE_EXTERNAL1;
 8002242:	4b24      	ldr	r3, [pc, #144]	; (80022d4 <AUDIO_IN_Timer_Init+0x160>)
 8002244:	2207      	movs	r2, #7
 8002246:	601a      	str	r2, [r3, #0]
  if( HAL_TIM_SlaveConfigSynchronization(&TimDividerHandle, &sSlaveConfig) != HAL_OK)
 8002248:	4922      	ldr	r1, [pc, #136]	; (80022d4 <AUDIO_IN_Timer_Init+0x160>)
 800224a:	481f      	ldr	r0, [pc, #124]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 800224c:	f004 ff94 	bl	8007178 <HAL_TIM_SlaveConfigSynchro>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <AUDIO_IN_Timer_Init+0xe8>
  {
    ret =  HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  /* Initialize TIM3 peripheral in PWM mode*/
  TimDividerHandle.Init.Period            = 1;
 800225c:	4b1a      	ldr	r3, [pc, #104]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 800225e:	2201      	movs	r2, #1
 8002260:	60da      	str	r2, [r3, #12]
  TimDividerHandle.Init.Prescaler         = 0;
 8002262:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 8002264:	2200      	movs	r2, #0
 8002266:	605a      	str	r2, [r3, #4]
  TimDividerHandle.Init.ClockDivision     = 0;
 8002268:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 800226a:	2200      	movs	r2, #0
 800226c:	611a      	str	r2, [r3, #16]
  TimDividerHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 800226e:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 8002270:	2200      	movs	r2, #0
 8002272:	609a      	str	r2, [r3, #8]
  TimDividerHandle.Init.RepetitionCounter = 0;
 8002274:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 8002276:	2200      	movs	r2, #0
 8002278:	615a      	str	r2, [r3, #20]
  if(HAL_TIM_PWM_Init(&TimDividerHandle) != HAL_OK)
 800227a:	4813      	ldr	r0, [pc, #76]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 800227c:	f004 fdc2 	bl	8006e04 <HAL_TIM_PWM_Init>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d002      	beq.n	800228c <AUDIO_IN_Timer_Init+0x118>
  {
    ret =  HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  /* Configure the PWM_channel_1  */
  sOCConfig.OCMode     = TIM_OCMODE_PWM1;
 800228c:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <AUDIO_IN_Timer_Init+0x164>)
 800228e:	2260      	movs	r2, #96	; 0x60
 8002290:	601a      	str	r2, [r3, #0]
  sOCConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002292:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <AUDIO_IN_Timer_Init+0x164>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]
  sOCConfig.Pulse = 1;
 8002298:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <AUDIO_IN_Timer_Init+0x164>)
 800229a:	2201      	movs	r2, #1
 800229c:	605a      	str	r2, [r3, #4]
  if(HAL_TIM_PWM_ConfigChannel(&TimDividerHandle, &sOCConfig, TIM_CHANNEL_2) != HAL_OK)
 800229e:	2204      	movs	r2, #4
 80022a0:	490d      	ldr	r1, [pc, #52]	; (80022d8 <AUDIO_IN_Timer_Init+0x164>)
 80022a2:	4809      	ldr	r0, [pc, #36]	; (80022c8 <AUDIO_IN_Timer_Init+0x154>)
 80022a4:	f004 fea2 	bl	8006fec <HAL_TIM_PWM_ConfigChannel>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <AUDIO_IN_Timer_Init+0x140>
  {
    ret =  HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80022b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3728      	adds	r7, #40	; 0x28
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40020400 	.word	0x40020400
 80022c8:	20000c68 	.word	0x20000c68
 80022cc:	40000400 	.word	0x40000400
 80022d0:	20001a60 	.word	0x20001a60
 80022d4:	20001a70 	.word	0x20001a70
 80022d8:	20001a84 	.word	0x20001a84

080022dc <AUDIO_IN_Timer_Start>:
* @brief Audio Timer Start
* @param None
* @retval None
*/
static HAL_StatusTypeDef AUDIO_IN_Timer_Start(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
  
  HAL_StatusTypeDef ret =  HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	71fb      	strb	r3, [r7, #7]
  if(HAL_TIM_IC_Start(&TimDividerHandle, TIM_CHANNEL_1) != HAL_OK)
 80022e6:	2100      	movs	r1, #0
 80022e8:	480a      	ldr	r0, [pc, #40]	; (8002314 <AUDIO_IN_Timer_Start+0x38>)
 80022ea:	f004 fdc0 	bl	8006e6e <HAL_TIM_IC_Start>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <AUDIO_IN_Timer_Start+0x1c>
  {
    ret =  HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	71fb      	strb	r3, [r7, #7]
  }
  /* Start the Output Compare */
  if(HAL_TIM_OC_Start(&TimDividerHandle, TIM_CHANNEL_2) != HAL_OK)
 80022f8:	2104      	movs	r1, #4
 80022fa:	4806      	ldr	r0, [pc, #24]	; (8002314 <AUDIO_IN_Timer_Start+0x38>)
 80022fc:	f004 fd44 	bl	8006d88 <HAL_TIM_OC_Start>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <AUDIO_IN_Timer_Start+0x2e>
  {
    ret =  HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	71fb      	strb	r3, [r7, #7]
  }
  
  return ret;
 800230a:	79fb      	ldrb	r3, [r7, #7]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000c68 	.word	0x20000c68

08002318 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800231c:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <HAL_Init+0x40>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0d      	ldr	r2, [pc, #52]	; (8002358 <HAL_Init+0x40>)
 8002322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002326:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <HAL_Init+0x40>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <HAL_Init+0x40>)
 800232e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002332:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002334:	4b08      	ldr	r3, [pc, #32]	; (8002358 <HAL_Init+0x40>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a07      	ldr	r2, [pc, #28]	; (8002358 <HAL_Init+0x40>)
 800233a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002340:	2003      	movs	r0, #3
 8002342:	f000 f955 	bl	80025f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002346:	200f      	movs	r0, #15
 8002348:	f000 f810 	bl	800236c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800234c:	f000 f806 	bl	800235c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40023c00 	.word	0x40023c00

0800235c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_InitTick+0x54>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x58>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	4619      	mov	r1, r3
 800237e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002382:	fbb3 f3f1 	udiv	r3, r3, r1
 8002386:	fbb2 f3f3 	udiv	r3, r2, r3
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f965 	bl	800265a <HAL_SYSTICK_Config>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e00e      	b.n	80023b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d80a      	bhi.n	80023b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a0:	2200      	movs	r2, #0
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295
 80023a8:	f000 f92d 	bl	8002606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ac:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <HAL_InitTick+0x5c>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e000      	b.n	80023b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	200005f0 	.word	0x200005f0
 80023c4:	200005a8 	.word	0x200005a8
 80023c8:	200005a4 	.word	0x200005a4

080023cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_IncTick+0x20>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_IncTick+0x24>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <HAL_IncTick+0x24>)
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	200005a8 	.word	0x200005a8
 80023f0:	20001d60 	.word	0x20001d60

080023f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <HAL_GetTick+0x14>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	20001d60 	.word	0x20001d60

0800240c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002414:	f7ff ffee 	bl	80023f4 <HAL_GetTick>
 8002418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002424:	d005      	beq.n	8002432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002426:	4b09      	ldr	r3, [pc, #36]	; (800244c <HAL_Delay+0x40>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4413      	add	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002432:	bf00      	nop
 8002434:	f7ff ffde 	bl	80023f4 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	429a      	cmp	r2, r3
 8002442:	d8f7      	bhi.n	8002434 <HAL_Delay+0x28>
  {
  }
}
 8002444:	bf00      	nop
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	200005a8 	.word	0x200005a8

08002450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800246c:	4013      	ands	r3, r2
 800246e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002478:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800247c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002482:	4a04      	ldr	r2, [pc, #16]	; (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	60d3      	str	r3, [r2, #12]
}
 8002488:	bf00      	nop
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800249c:	4b04      	ldr	r3, [pc, #16]	; (80024b0 <__NVIC_GetPriorityGrouping+0x18>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	0a1b      	lsrs	r3, r3, #8
 80024a2:	f003 0307 	and.w	r3, r3, #7
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	db0b      	blt.n	80024de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	f003 021f 	and.w	r2, r3, #31
 80024cc:	4907      	ldr	r1, [pc, #28]	; (80024ec <__NVIC_EnableIRQ+0x38>)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	2001      	movs	r0, #1
 80024d6:	fa00 f202 	lsl.w	r2, r0, r2
 80024da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000e100 	.word	0xe000e100

080024f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	6039      	str	r1, [r7, #0]
 80024fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002500:	2b00      	cmp	r3, #0
 8002502:	db0a      	blt.n	800251a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	b2da      	uxtb	r2, r3
 8002508:	490c      	ldr	r1, [pc, #48]	; (800253c <__NVIC_SetPriority+0x4c>)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	0112      	lsls	r2, r2, #4
 8002510:	b2d2      	uxtb	r2, r2
 8002512:	440b      	add	r3, r1
 8002514:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002518:	e00a      	b.n	8002530 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	b2da      	uxtb	r2, r3
 800251e:	4908      	ldr	r1, [pc, #32]	; (8002540 <__NVIC_SetPriority+0x50>)
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	3b04      	subs	r3, #4
 8002528:	0112      	lsls	r2, r2, #4
 800252a:	b2d2      	uxtb	r2, r2
 800252c:	440b      	add	r3, r1
 800252e:	761a      	strb	r2, [r3, #24]
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	e000e100 	.word	0xe000e100
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002544:	b480      	push	{r7}
 8002546:	b089      	sub	sp, #36	; 0x24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	f1c3 0307 	rsb	r3, r3, #7
 800255e:	2b04      	cmp	r3, #4
 8002560:	bf28      	it	cs
 8002562:	2304      	movcs	r3, #4
 8002564:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3304      	adds	r3, #4
 800256a:	2b06      	cmp	r3, #6
 800256c:	d902      	bls.n	8002574 <NVIC_EncodePriority+0x30>
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3b03      	subs	r3, #3
 8002572:	e000      	b.n	8002576 <NVIC_EncodePriority+0x32>
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002578:	f04f 32ff 	mov.w	r2, #4294967295
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43da      	mvns	r2, r3
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	401a      	ands	r2, r3
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800258c:	f04f 31ff 	mov.w	r1, #4294967295
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	fa01 f303 	lsl.w	r3, r1, r3
 8002596:	43d9      	mvns	r1, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800259c:	4313      	orrs	r3, r2
         );
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3724      	adds	r7, #36	; 0x24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
	...

080025ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025bc:	d301      	bcc.n	80025c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025be:	2301      	movs	r3, #1
 80025c0:	e00f      	b.n	80025e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c2:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <SysTick_Config+0x40>)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ca:	210f      	movs	r1, #15
 80025cc:	f04f 30ff 	mov.w	r0, #4294967295
 80025d0:	f7ff ff8e 	bl	80024f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <SysTick_Config+0x40>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025da:	4b04      	ldr	r3, [pc, #16]	; (80025ec <SysTick_Config+0x40>)
 80025dc:	2207      	movs	r2, #7
 80025de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	e000e010 	.word	0xe000e010

080025f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7ff ff29 	bl	8002450 <__NVIC_SetPriorityGrouping>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002606:	b580      	push	{r7, lr}
 8002608:	b086      	sub	sp, #24
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
 8002612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002618:	f7ff ff3e 	bl	8002498 <__NVIC_GetPriorityGrouping>
 800261c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	68b9      	ldr	r1, [r7, #8]
 8002622:	6978      	ldr	r0, [r7, #20]
 8002624:	f7ff ff8e 	bl	8002544 <NVIC_EncodePriority>
 8002628:	4602      	mov	r2, r0
 800262a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262e:	4611      	mov	r1, r2
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff ff5d 	bl	80024f0 <__NVIC_SetPriority>
}
 8002636:	bf00      	nop
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b082      	sub	sp, #8
 8002642:	af00      	add	r7, sp, #0
 8002644:	4603      	mov	r3, r0
 8002646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff ff31 	bl	80024b4 <__NVIC_EnableIRQ>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b082      	sub	sp, #8
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff ffa2 	bl	80025ac <SysTick_Config>
 8002668:	4603      	mov	r3, r0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
	...

08002674 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002680:	f7ff feb8 	bl	80023f4 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e099      	b.n	80027c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0201 	bic.w	r2, r2, #1
 80026ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b0:	e00f      	b.n	80026d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026b2:	f7ff fe9f 	bl	80023f4 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b05      	cmp	r3, #5
 80026be:	d908      	bls.n	80026d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2220      	movs	r2, #32
 80026c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2203      	movs	r2, #3
 80026ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e078      	b.n	80027c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1e8      	bne.n	80026b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4b38      	ldr	r3, [pc, #224]	; (80027cc <HAL_DMA_Init+0x158>)
 80026ec:	4013      	ands	r3, r2
 80026ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800270a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002716:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	4313      	orrs	r3, r2
 8002722:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	2b04      	cmp	r3, #4
 800272a:	d107      	bne.n	800273c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	4313      	orrs	r3, r2
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	4313      	orrs	r3, r2
 800273a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f023 0307 	bic.w	r3, r3, #7
 8002752:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	4313      	orrs	r3, r2
 800275c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002762:	2b04      	cmp	r3, #4
 8002764:	d117      	bne.n	8002796 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	4313      	orrs	r3, r2
 800276e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00e      	beq.n	8002796 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 facd 	bl	8002d18 <DMA_CheckFifoParam>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d008      	beq.n	8002796 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2240      	movs	r2, #64	; 0x40
 8002788:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002792:	2301      	movs	r3, #1
 8002794:	e016      	b.n	80027c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 fa84 	bl	8002cac <DMA_CalcBaseAndBitshift>
 80027a4:	4603      	mov	r3, r0
 80027a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ac:	223f      	movs	r2, #63	; 0x3f
 80027ae:	409a      	lsls	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3718      	adds	r7, #24
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	f010803f 	.word	0xf010803f

080027d0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e050      	b.n	8002884 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d101      	bne.n	80027f2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
 80027f0:	e048      	b.n	8002884 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0201 	bic.w	r2, r2, #1
 8002800:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2200      	movs	r2, #0
 8002810:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2200      	movs	r2, #0
 8002818:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2200      	movs	r2, #0
 8002820:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2200      	movs	r2, #0
 8002828:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2221      	movs	r2, #33	; 0x21
 8002830:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 fa3a 	bl	8002cac <DMA_CalcBaseAndBitshift>
 8002838:	4603      	mov	r3, r0
 800283a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002864:	223f      	movs	r2, #63	; 0x3f
 8002866:	409a      	lsls	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d101      	bne.n	80028b2 <HAL_DMA_Start_IT+0x26>
 80028ae:	2302      	movs	r3, #2
 80028b0:	e040      	b.n	8002934 <HAL_DMA_Start_IT+0xa8>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d12f      	bne.n	8002926 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2202      	movs	r2, #2
 80028ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f9b8 	bl	8002c50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e4:	223f      	movs	r2, #63	; 0x3f
 80028e6:	409a      	lsls	r2, r3
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0216 	orr.w	r2, r2, #22
 80028fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	2b00      	cmp	r3, #0
 8002902:	d007      	beq.n	8002914 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0208 	orr.w	r2, r2, #8
 8002912:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 0201 	orr.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	e005      	b.n	8002932 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800292e:	2302      	movs	r3, #2
 8002930:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002932:	7dfb      	ldrb	r3, [r7, #23]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002948:	4b92      	ldr	r3, [pc, #584]	; (8002b94 <HAL_DMA_IRQHandler+0x258>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a92      	ldr	r2, [pc, #584]	; (8002b98 <HAL_DMA_IRQHandler+0x25c>)
 800294e:	fba2 2303 	umull	r2, r3, r2, r3
 8002952:	0a9b      	lsrs	r3, r3, #10
 8002954:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002966:	2208      	movs	r2, #8
 8002968:	409a      	lsls	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4013      	ands	r3, r2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d01a      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d013      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0204 	bic.w	r2, r2, #4
 800298e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002994:	2208      	movs	r2, #8
 8002996:	409a      	lsls	r2, r3
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a0:	f043 0201 	orr.w	r2, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ac:	2201      	movs	r2, #1
 80029ae:	409a      	lsls	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4013      	ands	r3, r2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d012      	beq.n	80029de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00b      	beq.n	80029de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ca:	2201      	movs	r2, #1
 80029cc:	409a      	lsls	r2, r3
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d6:	f043 0202 	orr.w	r2, r3, #2
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e2:	2204      	movs	r2, #4
 80029e4:	409a      	lsls	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	4013      	ands	r3, r2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d012      	beq.n	8002a14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d00b      	beq.n	8002a14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a00:	2204      	movs	r2, #4
 8002a02:	409a      	lsls	r2, r3
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a0c:	f043 0204 	orr.w	r2, r3, #4
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a18:	2210      	movs	r2, #16
 8002a1a:	409a      	lsls	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d043      	beq.n	8002aac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d03c      	beq.n	8002aac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a36:	2210      	movs	r2, #16
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d018      	beq.n	8002a7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d108      	bne.n	8002a6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d024      	beq.n	8002aac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	4798      	blx	r3
 8002a6a:	e01f      	b.n	8002aac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01b      	beq.n	8002aac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	4798      	blx	r3
 8002a7c:	e016      	b.n	8002aac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d107      	bne.n	8002a9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0208 	bic.w	r2, r2, #8
 8002a9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 808e 	beq.w	8002bda <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8086 	beq.w	8002bda <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b05      	cmp	r3, #5
 8002ae4:	d136      	bne.n	8002b54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0216 	bic.w	r2, r2, #22
 8002af4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d103      	bne.n	8002b16 <HAL_DMA_IRQHandler+0x1da>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d007      	beq.n	8002b26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0208 	bic.w	r2, r2, #8
 8002b24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2a:	223f      	movs	r2, #63	; 0x3f
 8002b2c:	409a      	lsls	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d07d      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	4798      	blx	r3
        }
        return;
 8002b52:	e078      	b.n	8002c46 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d01c      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d108      	bne.n	8002b82 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d030      	beq.n	8002bda <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	4798      	blx	r3
 8002b80:	e02b      	b.n	8002bda <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d027      	beq.n	8002bda <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	4798      	blx	r3
 8002b92:	e022      	b.n	8002bda <HAL_DMA_IRQHandler+0x29e>
 8002b94:	200005f0 	.word	0x200005f0
 8002b98:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10f      	bne.n	8002bca <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0210 	bic.w	r2, r2, #16
 8002bb8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d032      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d022      	beq.n	8002c34 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2205      	movs	r2, #5
 8002bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 0201 	bic.w	r2, r2, #1
 8002c04:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d307      	bcc.n	8002c22 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f2      	bne.n	8002c06 <HAL_DMA_IRQHandler+0x2ca>
 8002c20:	e000      	b.n	8002c24 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002c22:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	4798      	blx	r3
 8002c44:	e000      	b.n	8002c48 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c46:	bf00      	nop
    }
  }
}
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop

08002c50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
 8002c5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b40      	cmp	r3, #64	; 0x40
 8002c7c:	d108      	bne.n	8002c90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c8e:	e007      	b.n	8002ca0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	60da      	str	r2, [r3, #12]
}
 8002ca0:	bf00      	nop
 8002ca2:	3714      	adds	r7, #20
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	3b10      	subs	r3, #16
 8002cbc:	4a14      	ldr	r2, [pc, #80]	; (8002d10 <DMA_CalcBaseAndBitshift+0x64>)
 8002cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc2:	091b      	lsrs	r3, r3, #4
 8002cc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cc6:	4a13      	ldr	r2, [pc, #76]	; (8002d14 <DMA_CalcBaseAndBitshift+0x68>)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4413      	add	r3, r2
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2b03      	cmp	r3, #3
 8002cd8:	d909      	bls.n	8002cee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ce2:	f023 0303 	bic.w	r3, r3, #3
 8002ce6:	1d1a      	adds	r2, r3, #4
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	659a      	str	r2, [r3, #88]	; 0x58
 8002cec:	e007      	b.n	8002cfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cf6:	f023 0303 	bic.w	r3, r3, #3
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	aaaaaaab 	.word	0xaaaaaaab
 8002d14:	0801419c 	.word	0x0801419c

08002d18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d11f      	bne.n	8002d72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d855      	bhi.n	8002de4 <DMA_CheckFifoParam+0xcc>
 8002d38:	a201      	add	r2, pc, #4	; (adr r2, 8002d40 <DMA_CheckFifoParam+0x28>)
 8002d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d3e:	bf00      	nop
 8002d40:	08002d51 	.word	0x08002d51
 8002d44:	08002d63 	.word	0x08002d63
 8002d48:	08002d51 	.word	0x08002d51
 8002d4c:	08002de5 	.word	0x08002de5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d045      	beq.n	8002de8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d60:	e042      	b.n	8002de8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d6a:	d13f      	bne.n	8002dec <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d70:	e03c      	b.n	8002dec <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d7a:	d121      	bne.n	8002dc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	d836      	bhi.n	8002df0 <DMA_CheckFifoParam+0xd8>
 8002d82:	a201      	add	r2, pc, #4	; (adr r2, 8002d88 <DMA_CheckFifoParam+0x70>)
 8002d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d88:	08002d99 	.word	0x08002d99
 8002d8c:	08002d9f 	.word	0x08002d9f
 8002d90:	08002d99 	.word	0x08002d99
 8002d94:	08002db1 	.word	0x08002db1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d9c:	e02f      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d024      	beq.n	8002df4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dae:	e021      	b.n	8002df4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002db8:	d11e      	bne.n	8002df8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dbe:	e01b      	b.n	8002df8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d902      	bls.n	8002dcc <DMA_CheckFifoParam+0xb4>
 8002dc6:	2b03      	cmp	r3, #3
 8002dc8:	d003      	beq.n	8002dd2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dca:	e018      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]
      break;
 8002dd0:	e015      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00e      	beq.n	8002dfc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	73fb      	strb	r3, [r7, #15]
      break;
 8002de2:	e00b      	b.n	8002dfc <DMA_CheckFifoParam+0xe4>
      break;
 8002de4:	bf00      	nop
 8002de6:	e00a      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      break;
 8002de8:	bf00      	nop
 8002dea:	e008      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      break;
 8002dec:	bf00      	nop
 8002dee:	e006      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      break;
 8002df0:	bf00      	nop
 8002df2:	e004      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      break;
 8002df4:	bf00      	nop
 8002df6:	e002      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      break;   
 8002df8:	bf00      	nop
 8002dfa:	e000      	b.n	8002dfe <DMA_CheckFifoParam+0xe6>
      break;
 8002dfc:	bf00      	nop
    }
  } 
  
  return status; 
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b089      	sub	sp, #36	; 0x24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]
 8002e26:	e165      	b.n	80030f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e28:	2201      	movs	r2, #1
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	f040 8154 	bne.w	80030ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d00b      	beq.n	8002e66 <HAL_GPIO_Init+0x5a>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d007      	beq.n	8002e66 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e5a:	2b11      	cmp	r3, #17
 8002e5c:	d003      	beq.n	8002e66 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b12      	cmp	r3, #18
 8002e64:	d130      	bne.n	8002ec8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	2203      	movs	r2, #3
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	091b      	lsrs	r3, r3, #4
 8002eb2:	f003 0201 	and.w	r2, r3, #1
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4013      	ands	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d003      	beq.n	8002f08 <HAL_GPIO_Init+0xfc>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	2b12      	cmp	r3, #18
 8002f06:	d123      	bne.n	8002f50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	08da      	lsrs	r2, r3, #3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3208      	adds	r2, #8
 8002f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	220f      	movs	r2, #15
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	691a      	ldr	r2, [r3, #16]
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	08da      	lsrs	r2, r3, #3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	3208      	adds	r2, #8
 8002f4a:	69b9      	ldr	r1, [r7, #24]
 8002f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4013      	ands	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 0203 	and.w	r2, r3, #3
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 80ae 	beq.w	80030ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	4b5c      	ldr	r3, [pc, #368]	; (8003108 <HAL_GPIO_Init+0x2fc>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	4a5b      	ldr	r2, [pc, #364]	; (8003108 <HAL_GPIO_Init+0x2fc>)
 8002f9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fa2:	4b59      	ldr	r3, [pc, #356]	; (8003108 <HAL_GPIO_Init+0x2fc>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fae:	4a57      	ldr	r2, [pc, #348]	; (800310c <HAL_GPIO_Init+0x300>)
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	089b      	lsrs	r3, r3, #2
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f003 0303 	and.w	r3, r3, #3
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	220f      	movs	r2, #15
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	43db      	mvns	r3, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a4e      	ldr	r2, [pc, #312]	; (8003110 <HAL_GPIO_Init+0x304>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d025      	beq.n	8003026 <HAL_GPIO_Init+0x21a>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a4d      	ldr	r2, [pc, #308]	; (8003114 <HAL_GPIO_Init+0x308>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d01f      	beq.n	8003022 <HAL_GPIO_Init+0x216>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a4c      	ldr	r2, [pc, #304]	; (8003118 <HAL_GPIO_Init+0x30c>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d019      	beq.n	800301e <HAL_GPIO_Init+0x212>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a4b      	ldr	r2, [pc, #300]	; (800311c <HAL_GPIO_Init+0x310>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d013      	beq.n	800301a <HAL_GPIO_Init+0x20e>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a4a      	ldr	r2, [pc, #296]	; (8003120 <HAL_GPIO_Init+0x314>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d00d      	beq.n	8003016 <HAL_GPIO_Init+0x20a>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a49      	ldr	r2, [pc, #292]	; (8003124 <HAL_GPIO_Init+0x318>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d007      	beq.n	8003012 <HAL_GPIO_Init+0x206>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a48      	ldr	r2, [pc, #288]	; (8003128 <HAL_GPIO_Init+0x31c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d101      	bne.n	800300e <HAL_GPIO_Init+0x202>
 800300a:	2306      	movs	r3, #6
 800300c:	e00c      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 800300e:	2307      	movs	r3, #7
 8003010:	e00a      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 8003012:	2305      	movs	r3, #5
 8003014:	e008      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 8003016:	2304      	movs	r3, #4
 8003018:	e006      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 800301a:	2303      	movs	r3, #3
 800301c:	e004      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 800301e:	2302      	movs	r3, #2
 8003020:	e002      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 8003022:	2301      	movs	r3, #1
 8003024:	e000      	b.n	8003028 <HAL_GPIO_Init+0x21c>
 8003026:	2300      	movs	r3, #0
 8003028:	69fa      	ldr	r2, [r7, #28]
 800302a:	f002 0203 	and.w	r2, r2, #3
 800302e:	0092      	lsls	r2, r2, #2
 8003030:	4093      	lsls	r3, r2
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	4313      	orrs	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003038:	4934      	ldr	r1, [pc, #208]	; (800310c <HAL_GPIO_Init+0x300>)
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	089b      	lsrs	r3, r3, #2
 800303e:	3302      	adds	r3, #2
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003046:	4b39      	ldr	r3, [pc, #228]	; (800312c <HAL_GPIO_Init+0x320>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	43db      	mvns	r3, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4013      	ands	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800306a:	4a30      	ldr	r2, [pc, #192]	; (800312c <HAL_GPIO_Init+0x320>)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003070:	4b2e      	ldr	r3, [pc, #184]	; (800312c <HAL_GPIO_Init+0x320>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003094:	4a25      	ldr	r2, [pc, #148]	; (800312c <HAL_GPIO_Init+0x320>)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800309a:	4b24      	ldr	r3, [pc, #144]	; (800312c <HAL_GPIO_Init+0x320>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030be:	4a1b      	ldr	r2, [pc, #108]	; (800312c <HAL_GPIO_Init+0x320>)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030c4:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_GPIO_Init+0x320>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030e8:	4a10      	ldr	r2, [pc, #64]	; (800312c <HAL_GPIO_Init+0x320>)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3301      	adds	r3, #1
 80030f2:	61fb      	str	r3, [r7, #28]
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	2b0f      	cmp	r3, #15
 80030f8:	f67f ae96 	bls.w	8002e28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030fc:	bf00      	nop
 80030fe:	3724      	adds	r7, #36	; 0x24
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	40023800 	.word	0x40023800
 800310c:	40013800 	.word	0x40013800
 8003110:	40020000 	.word	0x40020000
 8003114:	40020400 	.word	0x40020400
 8003118:	40020800 	.word	0x40020800
 800311c:	40020c00 	.word	0x40020c00
 8003120:	40021000 	.word	0x40021000
 8003124:	40021400 	.word	0x40021400
 8003128:	40021800 	.word	0x40021800
 800312c:	40013c00 	.word	0x40013c00

08003130 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b088      	sub	sp, #32
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e0e1      	b.n	8003306 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d109      	bne.n	8003162 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a6d      	ldr	r2, [pc, #436]	; (8003310 <HAL_I2S_Init+0x1e0>)
 800315a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f8df 	bl	8003320 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2202      	movs	r2, #2
 8003166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003178:	f023 030f 	bic.w	r3, r3, #15
 800317c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2202      	movs	r2, #2
 8003184:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	2b02      	cmp	r3, #2
 800318c:	d06f      	beq.n	800326e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003196:	2310      	movs	r3, #16
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	e001      	b.n	80031a0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800319c:	2320      	movs	r3, #32
 800319e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	2b20      	cmp	r3, #32
 80031a6:	d802      	bhi.n	80031ae <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a58      	ldr	r2, [pc, #352]	; (8003314 <HAL_I2S_Init+0x1e4>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d004      	beq.n	80031c2 <HAL_I2S_Init+0x92>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a56      	ldr	r2, [pc, #344]	; (8003318 <HAL_I2S_Init+0x1e8>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d104      	bne.n	80031cc <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 80031c2:	2001      	movs	r0, #1
 80031c4:	f002 f9bc 	bl	8005540 <HAL_RCCEx_GetPeriphCLKFreq>
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	e003      	b.n	80031d4 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80031cc:	2002      	movs	r0, #2
 80031ce:	f002 f9b7 	bl	8005540 <HAL_RCCEx_GetPeriphCLKFreq>
 80031d2:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031dc:	d125      	bne.n	800322a <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d010      	beq.n	8003208 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80031f0:	4613      	mov	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	461a      	mov	r2, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003202:	3305      	adds	r3, #5
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	e01f      	b.n	8003248 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	461a      	mov	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	fbb2 f3f3 	udiv	r3, r2, r3
 8003224:	3305      	adds	r3, #5
 8003226:	613b      	str	r3, [r7, #16]
 8003228:	e00e      	b.n	8003248 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003232:	4613      	mov	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	461a      	mov	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	fbb2 f3f3 	udiv	r3, r2, r3
 8003244:	3305      	adds	r3, #5
 8003246:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	4a34      	ldr	r2, [pc, #208]	; (800331c <HAL_I2S_Init+0x1ec>)
 800324c:	fba2 2303 	umull	r2, r3, r2, r3
 8003250:	08db      	lsrs	r3, r3, #3
 8003252:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	085b      	lsrs	r3, r3, #1
 8003264:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	021b      	lsls	r3, r3, #8
 800326a:	61bb      	str	r3, [r7, #24]
 800326c:	e003      	b.n	8003276 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800326e:	2302      	movs	r3, #2
 8003270:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003272:	2300      	movs	r3, #0
 8003274:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d902      	bls.n	8003282 <HAL_I2S_Init+0x152>
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	2bff      	cmp	r3, #255	; 0xff
 8003280:	d907      	bls.n	8003292 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003286:	f043 0210 	orr.w	r2, r3, #16
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e039      	b.n	8003306 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691a      	ldr	r2, [r3, #16]
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	ea42 0103 	orr.w	r1, r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	69fa      	ldr	r2, [r7, #28]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032b0:	f023 030f 	bic.w	r3, r3, #15
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6851      	ldr	r1, [r2, #4]
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6892      	ldr	r2, [r2, #8]
 80032bc:	4311      	orrs	r1, r2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	68d2      	ldr	r2, [r2, #12]
 80032c2:	4311      	orrs	r1, r2
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6992      	ldr	r2, [r2, #24]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032d4:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	2b30      	cmp	r3, #48	; 0x30
 80032dc:	d003      	beq.n	80032e6 <HAL_I2S_Init+0x1b6>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2bb0      	cmp	r3, #176	; 0xb0
 80032e4:	d107      	bne.n	80032f6 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69da      	ldr	r2, [r3, #28]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80032f4:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3720      	adds	r7, #32
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	08003639 	.word	0x08003639
 8003314:	40003800 	.word	0x40003800
 8003318:	40003c00 	.word	0x40003c00
 800331c:	cccccccd 	.word	0xcccccccd

08003320 <HAL_I2S_MspInit>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_MspInit could be implemented in the user file
   */
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <HAL_I2S_Receive_DMA+0x1a>
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e0a1      	b.n	8003496 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_I2S_Receive_DMA+0x2e>
 800335e:	2302      	movs	r3, #2
 8003360:	e099      	b.n	8003496 <HAL_I2S_Receive_DMA+0x162>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b01      	cmp	r3, #1
 8003374:	d005      	beq.n	8003382 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800337e:	2302      	movs	r3, #2
 8003380:	e089      	b.n	8003496 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2204      	movs	r2, #4
 8003386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d002      	beq.n	80033ae <HAL_I2S_Receive_DMA+0x7a>
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	2b05      	cmp	r3, #5
 80033ac:	d10a      	bne.n	80033c4 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 80033ae:	88fb      	ldrh	r3, [r7, #6]
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80033b8:	88fb      	ldrh	r3, [r7, #6]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	865a      	strh	r2, [r3, #50]	; 0x32
 80033c2:	e005      	b.n	80033d0 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	88fa      	ldrh	r2, [r7, #6]
 80033c8:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	88fa      	ldrh	r2, [r7, #6]
 80033ce:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d4:	4a32      	ldr	r2, [pc, #200]	; (80034a0 <HAL_I2S_Receive_DMA+0x16c>)
 80033d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033dc:	4a31      	ldr	r2, [pc, #196]	; (80034a4 <HAL_I2S_Receive_DMA+0x170>)
 80033de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e4:	4a30      	ldr	r2, [pc, #192]	; (80034a8 <HAL_I2S_Receive_DMA+0x174>)
 80033e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033f6:	d10a      	bne.n	800340e <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	613b      	str	r3, [r7, #16]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	330c      	adds	r3, #12
 8003418:	4619      	mov	r1, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003424:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003426:	f7ff fa31 	bl	800288c <HAL_DMA_Start_IT>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00f      	beq.n	8003450 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003434:	f043 0208 	orr.w	r2, r3, #8
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e022      	b.n	8003496 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800345a:	2b00      	cmp	r3, #0
 800345c:	d107      	bne.n	800346e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	69da      	ldr	r2, [r3, #28]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800346c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d107      	bne.n	800348c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	08003517 	.word	0x08003517
 80034a4:	080034d5 	.word	0x080034d5
 80034a8:	08003533 	.word	0x08003533

080034ac <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10e      	bne.n	8003508 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0201 	bic.w	r2, r2, #1
 80034f8:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f7fe fb39 	bl	8001b80 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800350e:	bf00      	nop
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b084      	sub	sp, #16
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003522:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f7fe fc53 	bl	8001dd0 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800352a:	bf00      	nop
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b084      	sub	sp, #16
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0203 	bic.w	r2, r2, #3
 800354e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003568:	f043 0208 	orr.w	r2, r3, #8
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f7ff ffa5 	bl	80034c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003576:	bf00      	nop
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358a:	881a      	ldrh	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	1c9a      	adds	r2, r3, #2
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10e      	bne.n	80035d2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035c2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7ff ff6d 	bl	80034ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b082      	sub	sp, #8
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ec:	b292      	uxth	r2, r2
 80035ee:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f4:	1c9a      	adds	r2, r3, #2
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035fe:	b29b      	uxth	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800360c:	b29b      	uxth	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10e      	bne.n	8003630 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003620:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fe faa8 	bl	8001b80 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b04      	cmp	r3, #4
 8003652:	d13a      	bne.n	80036ca <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b01      	cmp	r3, #1
 800365c:	d109      	bne.n	8003672 <I2S_IRQHandler+0x3a>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003668:	2b40      	cmp	r3, #64	; 0x40
 800366a:	d102      	bne.n	8003672 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f7ff ffb4 	bl	80035da <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003678:	2b40      	cmp	r3, #64	; 0x40
 800367a:	d126      	bne.n	80036ca <I2S_IRQHandler+0x92>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 0320 	and.w	r3, r3, #32
 8003686:	2b20      	cmp	r3, #32
 8003688:	d11f      	bne.n	80036ca <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003698:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	613b      	str	r3, [r7, #16]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	613b      	str	r3, [r7, #16]
 80036ae:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036bc:	f043 0202 	orr.w	r2, r3, #2
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7ff fefb 	bl	80034c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b03      	cmp	r3, #3
 80036d4:	d136      	bne.n	8003744 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d109      	bne.n	80036f4 <I2S_IRQHandler+0xbc>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ea:	2b80      	cmp	r3, #128	; 0x80
 80036ec:	d102      	bne.n	80036f4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f7ff ff45 	bl	800357e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f003 0308 	and.w	r3, r3, #8
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d122      	bne.n	8003744 <I2S_IRQHandler+0x10c>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 0320 	and.w	r3, r3, #32
 8003708:	2b20      	cmp	r3, #32
 800370a:	d11b      	bne.n	8003744 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800371a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800371c:	2300      	movs	r3, #0
 800371e:	60fb      	str	r3, [r7, #12]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	f043 0204 	orr.w	r2, r3, #4
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff febe 	bl	80034c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003744:	bf00      	nop
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374e:	b08f      	sub	sp, #60	; 0x3c
 8003750:	af0a      	add	r7, sp, #40	; 0x28
 8003752:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e116      	b.n	800398c <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d106      	bne.n	800377e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f009 fb07 	bl	800cd8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2203      	movs	r2, #3
 8003782:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800378a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d102      	bne.n	8003798 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f004 ff92 	bl	80086c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	687e      	ldr	r6, [r7, #4]
 80037aa:	466d      	mov	r5, sp
 80037ac:	f106 0410 	add.w	r4, r6, #16
 80037b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037b8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037bc:	e885 0003 	stmia.w	r5, {r0, r1}
 80037c0:	1d33      	adds	r3, r6, #4
 80037c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037c4:	6838      	ldr	r0, [r7, #0]
 80037c6:	f004 fe69 	bl	800849c <USB_CoreInit>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d005      	beq.n	80037dc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e0d7      	b.n	800398c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2100      	movs	r1, #0
 80037e2:	4618      	mov	r0, r3
 80037e4:	f004 ff80 	bl	80086e8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037e8:	2300      	movs	r3, #0
 80037ea:	73fb      	strb	r3, [r7, #15]
 80037ec:	e04a      	b.n	8003884 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80037ee:	7bfa      	ldrb	r2, [r7, #15]
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	4613      	mov	r3, r2
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	1a9b      	subs	r3, r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	440b      	add	r3, r1
 80037fc:	333d      	adds	r3, #61	; 0x3d
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003802:	7bfa      	ldrb	r2, [r7, #15]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	333c      	adds	r3, #60	; 0x3c
 8003812:	7bfa      	ldrb	r2, [r7, #15]
 8003814:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003816:	7bfa      	ldrb	r2, [r7, #15]
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	b298      	uxth	r0, r3
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	440b      	add	r3, r1
 8003828:	3342      	adds	r3, #66	; 0x42
 800382a:	4602      	mov	r2, r0
 800382c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800382e:	7bfa      	ldrb	r2, [r7, #15]
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	4613      	mov	r3, r2
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	1a9b      	subs	r3, r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	440b      	add	r3, r1
 800383c:	333f      	adds	r3, #63	; 0x3f
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003842:	7bfa      	ldrb	r2, [r7, #15]
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	4613      	mov	r3, r2
 8003848:	00db      	lsls	r3, r3, #3
 800384a:	1a9b      	subs	r3, r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	3344      	adds	r3, #68	; 0x44
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003856:	7bfa      	ldrb	r2, [r7, #15]
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	3348      	adds	r3, #72	; 0x48
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800386a:	7bfa      	ldrb	r2, [r7, #15]
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	1a9b      	subs	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	3350      	adds	r3, #80	; 0x50
 800387a:	2200      	movs	r2, #0
 800387c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	3301      	adds	r3, #1
 8003882:	73fb      	strb	r3, [r7, #15]
 8003884:	7bfa      	ldrb	r2, [r7, #15]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	429a      	cmp	r2, r3
 800388c:	d3af      	bcc.n	80037ee <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800388e:	2300      	movs	r3, #0
 8003890:	73fb      	strb	r3, [r7, #15]
 8003892:	e044      	b.n	800391e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003894:	7bfa      	ldrb	r2, [r7, #15]
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	4613      	mov	r3, r2
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	1a9b      	subs	r3, r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80038a6:	2200      	movs	r2, #0
 80038a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80038aa:	7bfa      	ldrb	r2, [r7, #15]
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	4613      	mov	r3, r2
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	1a9b      	subs	r3, r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80038bc:	7bfa      	ldrb	r2, [r7, #15]
 80038be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80038c0:	7bfa      	ldrb	r2, [r7, #15]
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80038d2:	2200      	movs	r2, #0
 80038d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038d6:	7bfa      	ldrb	r2, [r7, #15]
 80038d8:	6879      	ldr	r1, [r7, #4]
 80038da:	4613      	mov	r3, r2
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	1a9b      	subs	r3, r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	440b      	add	r3, r1
 80038e4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003902:	7bfa      	ldrb	r2, [r7, #15]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	440b      	add	r3, r1
 8003910:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	3301      	adds	r3, #1
 800391c:	73fb      	strb	r3, [r7, #15]
 800391e:	7bfa      	ldrb	r2, [r7, #15]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	429a      	cmp	r2, r3
 8003926:	d3b5      	bcc.n	8003894 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	687e      	ldr	r6, [r7, #4]
 8003930:	466d      	mov	r5, sp
 8003932:	f106 0410 	add.w	r4, r6, #16
 8003936:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003938:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800393a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800393c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800393e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003942:	e885 0003 	stmia.w	r5, {r0, r1}
 8003946:	1d33      	adds	r3, r6, #4
 8003948:	cb0e      	ldmia	r3, {r1, r2, r3}
 800394a:	6838      	ldr	r0, [r7, #0]
 800394c:	f004 fef6 	bl	800873c <USB_DevInit>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d005      	beq.n	8003962 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2202      	movs	r2, #2
 800395a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e014      	b.n	800398c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	2b01      	cmp	r3, #1
 8003978:	d102      	bne.n	8003980 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f001 f8a6 	bl	8004acc <HAL_PCDEx_ActivateLPM>
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f005 ff28 	bl	80097da <USB_DevDisconnect>

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3714      	adds	r7, #20
 8003990:	46bd      	mov	sp, r7
 8003992:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003994 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <HAL_PCD_Start+0x1c>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e020      	b.n	80039f2 <HAL_PCD_Start+0x5e>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d109      	bne.n	80039d4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d005      	beq.n	80039d4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f005 fee6 	bl	80097aa <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f004 fe5e 	bl	80086a4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80039fa:	b590      	push	{r4, r7, lr}
 80039fc:	b08d      	sub	sp, #52	; 0x34
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f005 ff8d 	bl	8009930 <USB_GetMode>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f040 83ca 	bne.w	80041b2 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f005 fef1 	bl	800980a <USB_ReadInterrupts>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 83c0 	beq.w	80041b0 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f005 fee8 	bl	800980a <USB_ReadInterrupts>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d107      	bne.n	8003a54 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695a      	ldr	r2, [r3, #20]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f002 0202 	and.w	r2, r2, #2
 8003a52:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f005 fed6 	bl	800980a <USB_ReadInterrupts>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b10      	cmp	r3, #16
 8003a66:	d161      	bne.n	8003b2c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699a      	ldr	r2, [r3, #24]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0210 	bic.w	r2, r2, #16
 8003a76:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	f003 020f 	and.w	r2, r3, #15
 8003a84:	4613      	mov	r3, r2
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	4413      	add	r3, r2
 8003a94:	3304      	adds	r3, #4
 8003a96:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	0c5b      	lsrs	r3, r3, #17
 8003a9c:	f003 030f 	and.w	r3, r3, #15
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d124      	bne.n	8003aee <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d035      	beq.n	8003b1c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	091b      	lsrs	r3, r3, #4
 8003ab8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003aba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	6a38      	ldr	r0, [r7, #32]
 8003ac4:	f005 fd4e 	bl	8009564 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	091b      	lsrs	r3, r3, #4
 8003ad0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ad4:	441a      	add	r2, r3
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	699a      	ldr	r2, [r3, #24]
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	091b      	lsrs	r3, r3, #4
 8003ae2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ae6:	441a      	add	r2, r3
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	619a      	str	r2, [r3, #24]
 8003aec:	e016      	b.n	8003b1c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	0c5b      	lsrs	r3, r3, #17
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d110      	bne.n	8003b1c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003b00:	2208      	movs	r2, #8
 8003b02:	4619      	mov	r1, r3
 8003b04:	6a38      	ldr	r0, [r7, #32]
 8003b06:	f005 fd2d 	bl	8009564 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	699a      	ldr	r2, [r3, #24]
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	091b      	lsrs	r3, r3, #4
 8003b12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b16:	441a      	add	r2, r3
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0210 	orr.w	r2, r2, #16
 8003b2a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f005 fe6a 	bl	800980a <USB_ReadInterrupts>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b3c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b40:	d16e      	bne.n	8003c20 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f005 fe70 	bl	8009830 <USB_ReadDevAllOutEpInterrupt>
 8003b50:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003b52:	e062      	b.n	8003c1a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d057      	beq.n	8003c0e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	4611      	mov	r1, r2
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f005 fe95 	bl	8009898 <USB_ReadDevOutEPInterrupt>
 8003b6e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00c      	beq.n	8003b94 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	015a      	lsls	r2, r3, #5
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	4413      	add	r3, r2
 8003b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b86:	461a      	mov	r2, r3
 8003b88:	2301      	movs	r3, #1
 8003b8a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003b8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fdf2 	bl	8004778 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	f003 0308 	and.w	r3, r3, #8
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00c      	beq.n	8003bb8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	015a      	lsls	r2, r3, #5
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003baa:	461a      	mov	r2, r3
 8003bac:	2308      	movs	r3, #8
 8003bae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003bb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 feec 	bl	8004990 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	f003 0310 	and.w	r3, r3, #16
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d008      	beq.n	8003bd4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc4:	015a      	lsls	r2, r3, #5
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	4413      	add	r3, r2
 8003bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bce:	461a      	mov	r2, r3
 8003bd0:	2310      	movs	r3, #16
 8003bd2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d008      	beq.n	8003bf0 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bea:	461a      	mov	r2, r3
 8003bec:	2320      	movs	r3, #32
 8003bee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d009      	beq.n	8003c0e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	015a      	lsls	r2, r3, #5
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	4413      	add	r3, r2
 8003c02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c06:	461a      	mov	r2, r3
 8003c08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c0c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	3301      	adds	r3, #1
 8003c12:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d199      	bne.n	8003b54 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f005 fdf0 	bl	800980a <USB_ReadInterrupts>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c34:	f040 80c0 	bne.w	8003db8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f005 fe11 	bl	8009864 <USB_ReadDevAllInEpInterrupt>
 8003c42:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003c48:	e0b2      	b.n	8003db0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80a7 	beq.w	8003da4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c5c:	b2d2      	uxtb	r2, r2
 8003c5e:	4611      	mov	r1, r2
 8003c60:	4618      	mov	r0, r3
 8003c62:	f005 fe37 	bl	80098d4 <USB_ReadDevInEPInterrupt>
 8003c66:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d057      	beq.n	8003d22 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	f003 030f 	and.w	r3, r3, #15
 8003c78:	2201      	movs	r2, #1
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	69f9      	ldr	r1, [r7, #28]
 8003c8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c92:	4013      	ands	r3, r2
 8003c94:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c98:	015a      	lsls	r2, r3, #5
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d132      	bne.n	8003d16 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	00db      	lsls	r3, r3, #3
 8003cb8:	1a9b      	subs	r3, r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	440b      	add	r3, r1
 8003cbe:	3348      	adds	r3, #72	; 0x48
 8003cc0:	6819      	ldr	r1, [r3, #0]
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	00db      	lsls	r3, r3, #3
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4403      	add	r3, r0
 8003cd0:	3344      	adds	r3, #68	; 0x44
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4419      	add	r1, r3
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cda:	4613      	mov	r3, r2
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	4403      	add	r3, r0
 8003ce4:	3348      	adds	r3, #72	; 0x48
 8003ce6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d113      	bne.n	8003d16 <HAL_PCD_IRQHandler+0x31c>
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	00db      	lsls	r3, r3, #3
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	3350      	adds	r3, #80	; 0x50
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d108      	bne.n	8003d16 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6818      	ldr	r0, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d0e:	461a      	mov	r2, r3
 8003d10:	2101      	movs	r1, #1
 8003d12:	f005 fe3f 	bl	8009994 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f009 f8ae 	bl	800ce7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f003 0308 	and.w	r3, r3, #8
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d008      	beq.n	8003d3e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d38:	461a      	mov	r2, r3
 8003d3a:	2308      	movs	r3, #8
 8003d3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f003 0310 	and.w	r3, r3, #16
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d54:	461a      	mov	r2, r3
 8003d56:	2310      	movs	r3, #16
 8003d58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d66:	015a      	lsls	r2, r3, #5
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d70:	461a      	mov	r2, r3
 8003d72:	2340      	movs	r3, #64	; 0x40
 8003d74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2302      	movs	r3, #2
 8003d90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003d9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 fc5d 	bl	800465e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	3301      	adds	r3, #1
 8003da8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f47f af49 	bne.w	8003c4a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f005 fd24 	bl	800980a <USB_ReadInterrupts>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003dc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003dcc:	d122      	bne.n	8003e14 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ddc:	f023 0301 	bic.w	r3, r3, #1
 8003de0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d108      	bne.n	8003dfe <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003df4:	2100      	movs	r1, #0
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fe8c 	bl	8004b14 <HAL_PCDEx_LPM_Callback>
 8003dfc:	e002      	b.n	8003e04 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f009 f89b 	bl	800cf3a <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695a      	ldr	r2, [r3, #20]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003e12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f005 fcf6 	bl	800980a <USB_ReadInterrupts>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e28:	d112      	bne.n	8003e50 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d102      	bne.n	8003e40 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f009 f86f 	bl	800cf1e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003e4e:	615a      	str	r2, [r3, #20]
    }
    #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f005 fcd8 	bl	800980a <USB_ReadInterrupts>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e64:	d121      	bne.n	8003eaa <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	695a      	ldr	r2, [r3, #20]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003e74:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d111      	bne.n	8003ea4 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e8e:	089b      	lsrs	r3, r3, #2
 8003e90:	f003 020f 	and.w	r2, r3, #15
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 fe39 	bl	8004b14 <HAL_PCDEx_LPM_Callback>
 8003ea2:	e002      	b.n	8003eaa <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f009 f83a 	bl	800cf1e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f005 fcab 	bl	800980a <USB_ReadInterrupts>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ebe:	f040 80c7 	bne.w	8004050 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	69fa      	ldr	r2, [r7, #28]
 8003ecc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ed0:	f023 0301 	bic.w	r3, r3, #1
 8003ed4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2110      	movs	r1, #16
 8003edc:	4618      	mov	r0, r3
 8003ede:	f004 fd8b 	bl	80089f8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ee6:	e056      	b.n	8003f96 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003efa:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003efe:	015a      	lsls	r2, r3, #5
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	4413      	add	r3, r2
 8003f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f0c:	0151      	lsls	r1, r2, #5
 8003f0e:	69fa      	ldr	r2, [r7, #28]
 8003f10:	440a      	add	r2, r1
 8003f12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f1a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f2c:	0151      	lsls	r1, r2, #5
 8003f2e:	69fa      	ldr	r2, [r7, #28]
 8003f30:	440a      	add	r2, r1
 8003f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f3a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3e:	015a      	lsls	r2, r3, #5
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	4413      	add	r3, r2
 8003f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f48:	461a      	mov	r2, r3
 8003f4a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f4e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f52:	015a      	lsls	r2, r3, #5
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	4413      	add	r3, r2
 8003f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f60:	0151      	lsls	r1, r2, #5
 8003f62:	69fa      	ldr	r2, [r7, #28]
 8003f64:	440a      	add	r2, r1
 8003f66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f6e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f72:	015a      	lsls	r2, r3, #5
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	4413      	add	r3, r2
 8003f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f80:	0151      	lsls	r1, r2, #5
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	440a      	add	r2, r1
 8003f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f8e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f92:	3301      	adds	r3, #1
 8003f94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d3a3      	bcc.n	8003ee8 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	69fa      	ldr	r2, [r7, #28]
 8003faa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fae:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003fb2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d016      	beq.n	8003fea <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fc6:	69fa      	ldr	r2, [r7, #28]
 8003fc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fcc:	f043 030b 	orr.w	r3, r3, #11
 8003fd0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	69fa      	ldr	r2, [r7, #28]
 8003fde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fe2:	f043 030b 	orr.w	r3, r3, #11
 8003fe6:	6453      	str	r3, [r2, #68]	; 0x44
 8003fe8:	e015      	b.n	8004016 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	69fa      	ldr	r2, [r7, #28]
 8003ff4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ff8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003ffc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004000:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	69fa      	ldr	r2, [r7, #28]
 800400c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004010:	f043 030b 	orr.w	r3, r3, #11
 8004014:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	69fa      	ldr	r2, [r7, #28]
 8004020:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004024:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004028:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800403a:	461a      	mov	r2, r3
 800403c:	f005 fcaa 	bl	8009994 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	695a      	ldr	r2, [r3, #20]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800404e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4618      	mov	r0, r3
 8004056:	f005 fbd8 	bl	800980a <USB_ReadInterrupts>
 800405a:	4603      	mov	r3, r0
 800405c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004064:	d124      	bne.n	80040b0 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f005 fc6e 	bl	800994c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f004 fd20 	bl	8008aba <USB_GetDevSpeed>
 800407a:	4603      	mov	r3, r0
 800407c:	461a      	mov	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681c      	ldr	r4, [r3, #0]
 8004086:	f000 fe37 	bl	8004cf8 <HAL_RCC_GetHCLKFreq>
 800408a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004090:	b2db      	uxtb	r3, r3
 8004092:	461a      	mov	r2, r3
 8004094:	4620      	mov	r0, r4
 8004096:	f004 fa63 	bl	8008560 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f008 ff17 	bl	800cece <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695a      	ldr	r2, [r3, #20]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80040ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f005 fba8 	bl	800980a <USB_ReadInterrupts>
 80040ba:	4603      	mov	r3, r0
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d10a      	bne.n	80040da <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f008 fef4 	bl	800ceb2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695a      	ldr	r2, [r3, #20]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f002 0208 	and.w	r2, r2, #8
 80040d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f005 fb93 	bl	800980a <USB_ReadInterrupts>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040ee:	d10f      	bne.n	8004110 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80040f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	4619      	mov	r1, r3
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f008 ff3d 	bl	800cf7a <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695a      	ldr	r2, [r3, #20]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800410e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f005 fb78 	bl	800980a <USB_ReadInterrupts>
 800411a:	4603      	mov	r3, r0
 800411c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004120:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004124:	d10f      	bne.n	8004146 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004126:	2300      	movs	r3, #0
 8004128:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	b2db      	uxtb	r3, r3
 800412e:	4619      	mov	r1, r3
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f008 ff10 	bl	800cf56 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695a      	ldr	r2, [r3, #20]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004144:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f005 fb5d 	bl	800980a <USB_ReadInterrupts>
 8004150:	4603      	mov	r3, r0
 8004152:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800415a:	d10a      	bne.n	8004172 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f008 ff1e 	bl	800cf9e <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	695a      	ldr	r2, [r3, #20]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004170:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4618      	mov	r0, r3
 8004178:	f005 fb47 	bl	800980a <USB_ReadInterrupts>
 800417c:	4603      	mov	r3, r0
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b04      	cmp	r3, #4
 8004184:	d115      	bne.n	80041b2 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	f003 0304 	and.w	r3, r3, #4
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f008 ff0e 	bl	800cfba <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6859      	ldr	r1, [r3, #4]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
 80041ae:	e000      	b.n	80041b2 <HAL_PCD_IRQHandler+0x7b8>
      return;
 80041b0:	bf00      	nop
    }
  }
}
 80041b2:	3734      	adds	r7, #52	; 0x34
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd90      	pop	{r4, r7, pc}

080041b8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	460b      	mov	r3, r1
 80041c2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d101      	bne.n	80041d2 <HAL_PCD_SetAddress+0x1a>
 80041ce:	2302      	movs	r3, #2
 80041d0:	e013      	b.n	80041fa <HAL_PCD_SetAddress+0x42>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	78fa      	ldrb	r2, [r7, #3]
 80041de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	78fa      	ldrb	r2, [r7, #3]
 80041e8:	4611      	mov	r1, r2
 80041ea:	4618      	mov	r0, r3
 80041ec:	f005 fab7 	bl	800975e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b084      	sub	sp, #16
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
 800420a:	4608      	mov	r0, r1
 800420c:	4611      	mov	r1, r2
 800420e:	461a      	mov	r2, r3
 8004210:	4603      	mov	r3, r0
 8004212:	70fb      	strb	r3, [r7, #3]
 8004214:	460b      	mov	r3, r1
 8004216:	803b      	strh	r3, [r7, #0]
 8004218:	4613      	mov	r3, r2
 800421a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800421c:	2300      	movs	r3, #0
 800421e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004220:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004224:	2b00      	cmp	r3, #0
 8004226:	da0f      	bge.n	8004248 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004228:	78fb      	ldrb	r3, [r7, #3]
 800422a:	f003 020f 	and.w	r2, r3, #15
 800422e:	4613      	mov	r3, r2
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	1a9b      	subs	r3, r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	3338      	adds	r3, #56	; 0x38
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	4413      	add	r3, r2
 800423c:	3304      	adds	r3, #4
 800423e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2201      	movs	r2, #1
 8004244:	705a      	strb	r2, [r3, #1]
 8004246:	e00f      	b.n	8004268 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004248:	78fb      	ldrb	r3, [r7, #3]
 800424a:	f003 020f 	and.w	r2, r3, #15
 800424e:	4613      	mov	r3, r2
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	1a9b      	subs	r3, r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	4413      	add	r3, r2
 800425e:	3304      	adds	r3, #4
 8004260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	f003 030f 	and.w	r3, r3, #15
 800426e:	b2da      	uxtb	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004274:	883a      	ldrh	r2, [r7, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	78ba      	ldrb	r2, [r7, #2]
 800427e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	785b      	ldrb	r3, [r3, #1]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d004      	beq.n	8004292 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	b29a      	uxth	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004292:	78bb      	ldrb	r3, [r7, #2]
 8004294:	2b02      	cmp	r3, #2
 8004296:	d102      	bne.n	800429e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d101      	bne.n	80042ac <HAL_PCD_EP_Open+0xaa>
 80042a8:	2302      	movs	r3, #2
 80042aa:	e00e      	b.n	80042ca <HAL_PCD_EP_Open+0xc8>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68f9      	ldr	r1, [r7, #12]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f004 fc22 	bl	8008b04 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80042c8:	7afb      	ldrb	r3, [r7, #11]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b084      	sub	sp, #16
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	460b      	mov	r3, r1
 80042dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	da0f      	bge.n	8004306 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042e6:	78fb      	ldrb	r3, [r7, #3]
 80042e8:	f003 020f 	and.w	r2, r3, #15
 80042ec:	4613      	mov	r3, r2
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	1a9b      	subs	r3, r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	3338      	adds	r3, #56	; 0x38
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	4413      	add	r3, r2
 80042fa:	3304      	adds	r3, #4
 80042fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	705a      	strb	r2, [r3, #1]
 8004304:	e00f      	b.n	8004326 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004306:	78fb      	ldrb	r3, [r7, #3]
 8004308:	f003 020f 	and.w	r2, r3, #15
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	4413      	add	r3, r2
 800431c:	3304      	adds	r3, #4
 800431e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	f003 030f 	and.w	r3, r3, #15
 800432c:	b2da      	uxtb	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004338:	2b01      	cmp	r3, #1
 800433a:	d101      	bne.n	8004340 <HAL_PCD_EP_Close+0x6e>
 800433c:	2302      	movs	r3, #2
 800433e:	e00e      	b.n	800435e <HAL_PCD_EP_Close+0x8c>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68f9      	ldr	r1, [r7, #12]
 800434e:	4618      	mov	r0, r3
 8004350:	f004 fc60 	bl	8008c14 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b086      	sub	sp, #24
 800436a:	af00      	add	r7, sp, #0
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
 8004372:	460b      	mov	r3, r1
 8004374:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004376:	7afb      	ldrb	r3, [r7, #11]
 8004378:	f003 020f 	and.w	r2, r3, #15
 800437c:	4613      	mov	r3, r2
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4413      	add	r3, r2
 800438c:	3304      	adds	r3, #4
 800438e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2200      	movs	r2, #0
 80043a0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2200      	movs	r2, #0
 80043a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043a8:	7afb      	ldrb	r3, [r7, #11]
 80043aa:	f003 030f 	and.w	r3, r3, #15
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d102      	bne.n	80043c2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80043c2:	7afb      	ldrb	r3, [r7, #11]
 80043c4:	f003 030f 	and.w	r3, r3, #15
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d109      	bne.n	80043e0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6818      	ldr	r0, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	461a      	mov	r2, r3
 80043d8:	6979      	ldr	r1, [r7, #20]
 80043da:	f004 ff3b 	bl	8009254 <USB_EP0StartXfer>
 80043de:	e008      	b.n	80043f2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6818      	ldr	r0, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	461a      	mov	r2, r3
 80043ec:	6979      	ldr	r1, [r7, #20]
 80043ee:	f004 fced 	bl	8008dcc <USB_EPStartXfer>
  }

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	607a      	str	r2, [r7, #4]
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	460b      	mov	r3, r1
 800440a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800440c:	7afb      	ldrb	r3, [r7, #11]
 800440e:	f003 020f 	and.w	r2, r3, #15
 8004412:	4613      	mov	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	1a9b      	subs	r3, r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	3338      	adds	r3, #56	; 0x38
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	4413      	add	r3, r2
 8004420:	3304      	adds	r3, #4
 8004422:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2200      	movs	r2, #0
 8004434:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2201      	movs	r2, #1
 800443a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800443c:	7afb      	ldrb	r3, [r7, #11]
 800443e:	f003 030f 	and.w	r3, r3, #15
 8004442:	b2da      	uxtb	r2, r3
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d102      	bne.n	8004456 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004456:	7afb      	ldrb	r3, [r7, #11]
 8004458:	f003 030f 	and.w	r3, r3, #15
 800445c:	2b00      	cmp	r3, #0
 800445e:	d109      	bne.n	8004474 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	691b      	ldr	r3, [r3, #16]
 8004468:	b2db      	uxtb	r3, r3
 800446a:	461a      	mov	r2, r3
 800446c:	6979      	ldr	r1, [r7, #20]
 800446e:	f004 fef1 	bl	8009254 <USB_EP0StartXfer>
 8004472:	e008      	b.n	8004486 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6818      	ldr	r0, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	b2db      	uxtb	r3, r3
 800447e:	461a      	mov	r2, r3
 8004480:	6979      	ldr	r1, [r7, #20]
 8004482:	f004 fca3 	bl	8008dcc <USB_EPStartXfer>
  }

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	460b      	mov	r3, r1
 800449a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800449c:	78fb      	ldrb	r3, [r7, #3]
 800449e:	f003 020f 	and.w	r2, r3, #15
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d901      	bls.n	80044ae <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e050      	b.n	8004550 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80044ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	da0f      	bge.n	80044d6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044b6:	78fb      	ldrb	r3, [r7, #3]
 80044b8:	f003 020f 	and.w	r2, r3, #15
 80044bc:	4613      	mov	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	3338      	adds	r3, #56	; 0x38
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	4413      	add	r3, r2
 80044ca:	3304      	adds	r3, #4
 80044cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2201      	movs	r2, #1
 80044d2:	705a      	strb	r2, [r3, #1]
 80044d4:	e00d      	b.n	80044f2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044d6:	78fa      	ldrb	r2, [r7, #3]
 80044d8:	4613      	mov	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	1a9b      	subs	r3, r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	4413      	add	r3, r2
 80044e8:	3304      	adds	r3, #4
 80044ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2201      	movs	r2, #1
 80044f6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044f8:	78fb      	ldrb	r3, [r7, #3]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800450a:	2b01      	cmp	r3, #1
 800450c:	d101      	bne.n	8004512 <HAL_PCD_EP_SetStall+0x82>
 800450e:	2302      	movs	r3, #2
 8004510:	e01e      	b.n	8004550 <HAL_PCD_EP_SetStall+0xc0>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68f9      	ldr	r1, [r7, #12]
 8004520:	4618      	mov	r0, r3
 8004522:	f005 f848 	bl	80095b6 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004526:	78fb      	ldrb	r3, [r7, #3]
 8004528:	f003 030f 	and.w	r3, r3, #15
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10a      	bne.n	8004546 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	b2d9      	uxtb	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004540:	461a      	mov	r2, r3
 8004542:	f005 fa27 	bl	8009994 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	f003 020f 	and.w	r2, r3, #15
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	429a      	cmp	r2, r3
 8004570:	d901      	bls.n	8004576 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e042      	b.n	80045fc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004576:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800457a:	2b00      	cmp	r3, #0
 800457c:	da0f      	bge.n	800459e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800457e:	78fb      	ldrb	r3, [r7, #3]
 8004580:	f003 020f 	and.w	r2, r3, #15
 8004584:	4613      	mov	r3, r2
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	3338      	adds	r3, #56	; 0x38
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	4413      	add	r3, r2
 8004592:	3304      	adds	r3, #4
 8004594:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2201      	movs	r2, #1
 800459a:	705a      	strb	r2, [r3, #1]
 800459c:	e00f      	b.n	80045be <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800459e:	78fb      	ldrb	r3, [r7, #3]
 80045a0:	f003 020f 	and.w	r2, r3, #15
 80045a4:	4613      	mov	r3, r2
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	1a9b      	subs	r3, r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	4413      	add	r3, r2
 80045b4:	3304      	adds	r3, #4
 80045b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045c4:	78fb      	ldrb	r3, [r7, #3]
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d101      	bne.n	80045de <HAL_PCD_EP_ClrStall+0x86>
 80045da:	2302      	movs	r3, #2
 80045dc:	e00e      	b.n	80045fc <HAL_PCD_EP_ClrStall+0xa4>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68f9      	ldr	r1, [r7, #12]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f005 f850 	bl	8009692 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004616:	2b01      	cmp	r3, #1
 8004618:	d101      	bne.n	800461e <HAL_PCD_EP_Flush+0x1a>
 800461a:	2302      	movs	r3, #2
 800461c:	e01b      	b.n	8004656 <HAL_PCD_EP_Flush+0x52>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 8004626:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800462a:	2b00      	cmp	r3, #0
 800462c:	da09      	bge.n	8004642 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	4619      	mov	r1, r3
 800463a:	4610      	mov	r0, r2
 800463c:	f004 f9dc 	bl	80089f8 <USB_FlushTxFifo>
 8004640:	e004      	b.n	800464c <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f004 f9fc 	bl	8008a44 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b08a      	sub	sp, #40	; 0x28
 8004662:	af02      	add	r7, sp, #8
 8004664:	6078      	str	r0, [r7, #4]
 8004666:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	4613      	mov	r3, r2
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	3338      	adds	r3, #56	; 0x38
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	4413      	add	r3, r2
 8004682:	3304      	adds	r3, #4
 8004684:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	429a      	cmp	r2, r3
 8004690:	d901      	bls.n	8004696 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e06c      	b.n	8004770 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	695a      	ldr	r2, [r3, #20]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	69fa      	ldr	r2, [r7, #28]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d902      	bls.n	80046b2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	3303      	adds	r3, #3
 80046b6:	089b      	lsrs	r3, r3, #2
 80046b8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046ba:	e02b      	b.n	8004714 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	695a      	ldr	r2, [r3, #20]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	69fa      	ldr	r2, [r7, #28]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d902      	bls.n	80046d8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	3303      	adds	r3, #3
 80046dc:	089b      	lsrs	r3, r3, #2
 80046de:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	68d9      	ldr	r1, [r3, #12]
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	4603      	mov	r3, r0
 80046f6:	6978      	ldr	r0, [r7, #20]
 80046f8:	f004 feff 	bl	80094fa <USB_WritePacket>

    ep->xfer_buff  += len;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	441a      	add	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	699a      	ldr	r2, [r3, #24]
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	441a      	add	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	b29b      	uxth	r3, r3
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	429a      	cmp	r2, r3
 8004728:	d809      	bhi.n	800473e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	699a      	ldr	r2, [r3, #24]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004732:	429a      	cmp	r2, r3
 8004734:	d203      	bcs.n	800473e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1be      	bne.n	80046bc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	695a      	ldr	r2, [r3, #20]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	429a      	cmp	r2, r3
 8004748:	d811      	bhi.n	800476e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	2201      	movs	r2, #1
 8004752:	fa02 f303 	lsl.w	r3, r2, r3
 8004756:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800475e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	43db      	mvns	r3, r3
 8004764:	6939      	ldr	r1, [r7, #16]
 8004766:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800476a:	4013      	ands	r3, r2
 800476c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3720      	adds	r7, #32
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	333c      	adds	r3, #60	; 0x3c
 8004790:	3304      	adds	r3, #4
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	015a      	lsls	r2, r3, #5
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	4413      	add	r3, r2
 800479e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	f040 80a0 	bne.w	80048f0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d015      	beq.n	80047e6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4a72      	ldr	r2, [pc, #456]	; (8004988 <PCD_EP_OutXfrComplete_int+0x210>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	f240 80dd 	bls.w	800497e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 80d7 	beq.w	800497e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	015a      	lsls	r2, r3, #5
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	4413      	add	r3, r2
 80047d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047dc:	461a      	mov	r2, r3
 80047de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047e2:	6093      	str	r3, [r2, #8]
 80047e4:	e0cb      	b.n	800497e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f003 0320 	and.w	r3, r3, #32
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d009      	beq.n	8004804 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047fc:	461a      	mov	r2, r3
 80047fe:	2320      	movs	r3, #32
 8004800:	6093      	str	r3, [r2, #8]
 8004802:	e0bc      	b.n	800497e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800480a:	2b00      	cmp	r3, #0
 800480c:	f040 80b7 	bne.w	800497e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4a5d      	ldr	r2, [pc, #372]	; (8004988 <PCD_EP_OutXfrComplete_int+0x210>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d90f      	bls.n	8004838 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	015a      	lsls	r2, r3, #5
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	4413      	add	r3, r2
 800482a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800482e:	461a      	mov	r2, r3
 8004830:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004834:	6093      	str	r3, [r2, #8]
 8004836:	e0a2      	b.n	800497e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	1a9b      	subs	r3, r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	440b      	add	r3, r1
 8004846:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800484a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	0159      	lsls	r1, r3, #5
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	440b      	add	r3, r1
 8004854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800485e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	4613      	mov	r3, r2
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4403      	add	r3, r0
 800486e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004872:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004874:	6879      	ldr	r1, [r7, #4]
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	4613      	mov	r3, r2
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004886:	6819      	ldr	r1, [r3, #0]
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	4613      	mov	r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4403      	add	r3, r0
 8004896:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4419      	add	r1, r3
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	683a      	ldr	r2, [r7, #0]
 80048a2:	4613      	mov	r3, r2
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4403      	add	r3, r0
 80048ac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80048b0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d114      	bne.n	80048e2 <PCD_EP_OutXfrComplete_int+0x16a>
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	4613      	mov	r3, r2
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d108      	bne.n	80048e2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80048da:	461a      	mov	r2, r3
 80048dc:	2101      	movs	r1, #1
 80048de:	f005 f859 	bl	8009994 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	4619      	mov	r1, r3
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f008 faad 	bl	800ce48 <HAL_PCD_DataOutStageCallback>
 80048ee:	e046      	b.n	800497e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4a26      	ldr	r2, [pc, #152]	; (800498c <PCD_EP_OutXfrComplete_int+0x214>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d124      	bne.n	8004942 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	015a      	lsls	r2, r3, #5
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	4413      	add	r3, r2
 800490a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800490e:	461a      	mov	r2, r3
 8004910:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004914:	6093      	str	r3, [r2, #8]
 8004916:	e032      	b.n	800497e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f003 0320 	and.w	r3, r3, #32
 800491e:	2b00      	cmp	r3, #0
 8004920:	d008      	beq.n	8004934 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	015a      	lsls	r2, r3, #5
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	4413      	add	r3, r2
 800492a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800492e:	461a      	mov	r2, r3
 8004930:	2320      	movs	r3, #32
 8004932:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	b2db      	uxtb	r3, r3
 8004938:	4619      	mov	r1, r3
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f008 fa84 	bl	800ce48 <HAL_PCD_DataOutStageCallback>
 8004940:	e01d      	b.n	800497e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d114      	bne.n	8004972 <PCD_EP_OutXfrComplete_int+0x1fa>
 8004948:	6879      	ldr	r1, [r7, #4]
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	4613      	mov	r3, r2
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	1a9b      	subs	r3, r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	440b      	add	r3, r1
 8004956:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d108      	bne.n	8004972 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800496a:	461a      	mov	r2, r3
 800496c:	2100      	movs	r1, #0
 800496e:	f005 f811 	bl	8009994 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	b2db      	uxtb	r3, r3
 8004976:	4619      	mov	r1, r3
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f008 fa65 	bl	800ce48 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	4f54300a 	.word	0x4f54300a
 800498c:	4f54310a 	.word	0x4f54310a

08004990 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	333c      	adds	r3, #60	; 0x3c
 80049a8:	3304      	adds	r3, #4
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	015a      	lsls	r2, r3, #5
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	4413      	add	r3, r2
 80049b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4a15      	ldr	r2, [pc, #84]	; (8004a18 <PCD_EP_OutSetupPacket_int+0x88>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d90e      	bls.n	80049e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d009      	beq.n	80049e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049dc:	461a      	mov	r2, r3
 80049de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f008 fa1d 	bl	800ce24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	4a0a      	ldr	r2, [pc, #40]	; (8004a18 <PCD_EP_OutSetupPacket_int+0x88>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d90c      	bls.n	8004a0c <PCD_EP_OutSetupPacket_int+0x7c>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d108      	bne.n	8004a0c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6818      	ldr	r0, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a04:	461a      	mov	r2, r3
 8004a06:	2101      	movs	r1, #1
 8004a08:	f004 ffc4 	bl	8009994 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	4f54300a 	.word	0x4f54300a

08004a1c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	70fb      	strb	r3, [r7, #3]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d107      	bne.n	8004a4a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a3a:	883b      	ldrh	r3, [r7, #0]
 8004a3c:	0419      	lsls	r1, r3, #16
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	629a      	str	r2, [r3, #40]	; 0x28
 8004a48:	e028      	b.n	8004a9c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a50:	0c1b      	lsrs	r3, r3, #16
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	4413      	add	r3, r2
 8004a56:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a58:	2300      	movs	r3, #0
 8004a5a:	73fb      	strb	r3, [r7, #15]
 8004a5c:	e00d      	b.n	8004a7a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
 8004a64:	3340      	adds	r3, #64	; 0x40
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	4413      	add	r3, r2
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	0c1b      	lsrs	r3, r3, #16
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	4413      	add	r3, r2
 8004a72:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	3301      	adds	r3, #1
 8004a78:	73fb      	strb	r3, [r7, #15]
 8004a7a:	7bfa      	ldrb	r2, [r7, #15]
 8004a7c:	78fb      	ldrb	r3, [r7, #3]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d3ec      	bcc.n	8004a5e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a84:	883b      	ldrh	r3, [r7, #0]
 8004a86:	0418      	lsls	r0, r3, #16
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6819      	ldr	r1, [r3, #0]
 8004a8c:	78fb      	ldrb	r3, [r7, #3]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	4302      	orrs	r2, r0
 8004a94:	3340      	adds	r3, #64	; 0x40
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	887a      	ldrh	r2, [r7, #2]
 8004abc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004afe:	f043 0303 	orr.w	r3, r3, #3
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d101      	bne.n	8004b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e0cc      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b40:	4b68      	ldr	r3, [pc, #416]	; (8004ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d90c      	bls.n	8004b68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b4e:	4b65      	ldr	r3, [pc, #404]	; (8004ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	b2d2      	uxtb	r2, r2
 8004b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b56:	4b63      	ldr	r3, [pc, #396]	; (8004ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 030f 	and.w	r3, r3, #15
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d001      	beq.n	8004b68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e0b8      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d020      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0304 	and.w	r3, r3, #4
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b80:	4b59      	ldr	r3, [pc, #356]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	4a58      	ldr	r2, [pc, #352]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0308 	and.w	r3, r3, #8
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d005      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b98:	4b53      	ldr	r3, [pc, #332]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	4a52      	ldr	r2, [pc, #328]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ba2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ba4:	4b50      	ldr	r3, [pc, #320]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	494d      	ldr	r1, [pc, #308]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d044      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d107      	bne.n	8004bda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bca:	4b47      	ldr	r3, [pc, #284]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d119      	bne.n	8004c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e07f      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d003      	beq.n	8004bea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d107      	bne.n	8004bfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bea:	4b3f      	ldr	r3, [pc, #252]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d109      	bne.n	8004c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e06f      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bfa:	4b3b      	ldr	r3, [pc, #236]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e067      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c0a:	4b37      	ldr	r3, [pc, #220]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f023 0203 	bic.w	r2, r3, #3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	4934      	ldr	r1, [pc, #208]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c1c:	f7fd fbea 	bl	80023f4 <HAL_GetTick>
 8004c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c22:	e00a      	b.n	8004c3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c24:	f7fd fbe6 	bl	80023f4 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e04f      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c3a:	4b2b      	ldr	r3, [pc, #172]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f003 020c 	and.w	r2, r3, #12
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d1eb      	bne.n	8004c24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c4c:	4b25      	ldr	r3, [pc, #148]	; (8004ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 030f 	and.w	r3, r3, #15
 8004c54:	683a      	ldr	r2, [r7, #0]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d20c      	bcs.n	8004c74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c5a:	4b22      	ldr	r3, [pc, #136]	; (8004ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8004c5c:	683a      	ldr	r2, [r7, #0]
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c62:	4b20      	ldr	r3, [pc, #128]	; (8004ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d001      	beq.n	8004c74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e032      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c80:	4b19      	ldr	r3, [pc, #100]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	4916      	ldr	r1, [pc, #88]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d009      	beq.n	8004cb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c9e:	4b12      	ldr	r3, [pc, #72]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	490e      	ldr	r1, [pc, #56]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cb2:	f000 fe63 	bl	800597c <HAL_RCC_GetSysClockFreq>
 8004cb6:	4601      	mov	r1, r0
 8004cb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	091b      	lsrs	r3, r3, #4
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	4a0a      	ldr	r2, [pc, #40]	; (8004cec <HAL_RCC_ClockConfig+0x1c0>)
 8004cc4:	5cd3      	ldrb	r3, [r2, r3]
 8004cc6:	fa21 f303 	lsr.w	r3, r1, r3
 8004cca:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ccc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004cce:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fd fb4a 	bl	800236c <HAL_InitTick>

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40023c00 	.word	0x40023c00
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	080141a4 	.word	0x080141a4
 8004cf0:	200005f0 	.word	0x200005f0
 8004cf4:	200005a4 	.word	0x200005a4

08004cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cfc:	4b03      	ldr	r3, [pc, #12]	; (8004d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	200005f0 	.word	0x200005f0

08004d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d14:	f7ff fff0 	bl	8004cf8 <HAL_RCC_GetHCLKFreq>
 8004d18:	4601      	mov	r1, r0
 8004d1a:	4b05      	ldr	r3, [pc, #20]	; (8004d30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	0a9b      	lsrs	r3, r3, #10
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	4a03      	ldr	r2, [pc, #12]	; (8004d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d26:	5cd3      	ldrb	r3, [r2, r3]
 8004d28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40023800 	.word	0x40023800
 8004d34:	080141b4 	.word	0x080141b4

08004d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d3c:	f7ff ffdc 	bl	8004cf8 <HAL_RCC_GetHCLKFreq>
 8004d40:	4601      	mov	r1, r0
 8004d42:	4b05      	ldr	r3, [pc, #20]	; (8004d58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	0b5b      	lsrs	r3, r3, #13
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	4a03      	ldr	r2, [pc, #12]	; (8004d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d4e:	5cd3      	ldrb	r3, [r2, r3]
 8004d50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	40023800 	.word	0x40023800
 8004d5c:	080141b4 	.word	0x080141b4

08004d60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08c      	sub	sp, #48	; 0x30
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d010      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004d98:	4b6f      	ldr	r3, [pc, #444]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d9e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da6:	496c      	ldr	r1, [pc, #432]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004db6:	2301      	movs	r3, #1
 8004db8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0302 	and.w	r3, r3, #2
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d010      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004dc6:	4b64      	ldr	r3, [pc, #400]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dcc:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dd4:	4960      	ldr	r1, [pc, #384]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004de4:	2301      	movs	r3, #1
 8004de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d017      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004df4:	4b58      	ldr	r3, [pc, #352]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004df6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dfa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e02:	4955      	ldr	r1, [pc, #340]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e12:	d101      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004e14:	2301      	movs	r3, #1
 8004e16:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d101      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004e20:	2301      	movs	r3, #1
 8004e22:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d017      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e30:	4b49      	ldr	r3, [pc, #292]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e36:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e3e:	4946      	ldr	r1, [pc, #280]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e4e:	d101      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004e50:	2301      	movs	r3, #1
 8004e52:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0320 	and.w	r3, r3, #32
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 808a 	beq.w	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e6e:	2300      	movs	r3, #0
 8004e70:	60bb      	str	r3, [r7, #8]
 8004e72:	4b39      	ldr	r3, [pc, #228]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	4a38      	ldr	r2, [pc, #224]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8004e7e:	4b36      	ldr	r3, [pc, #216]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e86:	60bb      	str	r3, [r7, #8]
 8004e88:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e8a:	4b34      	ldr	r3, [pc, #208]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a33      	ldr	r2, [pc, #204]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e94:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e96:	f7fd faad 	bl	80023f4 <HAL_GetTick>
 8004e9a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e9c:	e008      	b.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004e9e:	f7fd faa9 	bl	80023f4 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d901      	bls.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e278      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004eb0:	4b2a      	ldr	r3, [pc, #168]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d0f0      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ebc:	4b26      	ldr	r3, [pc, #152]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ec4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d02f      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ed4:	6a3a      	ldr	r2, [r7, #32]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d028      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004eda:	4b1f      	ldr	r3, [pc, #124]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ee2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ee4:	4b1e      	ldr	r3, [pc, #120]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004eea:	4b1d      	ldr	r3, [pc, #116]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ef0:	4a19      	ldr	r2, [pc, #100]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ef6:	4b18      	ldr	r3, [pc, #96]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d114      	bne.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f02:	f7fd fa77 	bl	80023f4 <HAL_GetTick>
 8004f06:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f08:	e00a      	b.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f0a:	f7fd fa73 	bl	80023f4 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e240      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f20:	4b0d      	ldr	r3, [pc, #52]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0ee      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f38:	d114      	bne.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004f3a:	4b07      	ldr	r3, [pc, #28]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004f4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f4e:	4902      	ldr	r1, [pc, #8]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	608b      	str	r3, [r1, #8]
 8004f54:	e00c      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004f56:	bf00      	nop
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	40007000 	.word	0x40007000
 8004f60:	42470e40 	.word	0x42470e40
 8004f64:	4b4a      	ldr	r3, [pc, #296]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	4a49      	ldr	r2, [pc, #292]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f6a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f6e:	6093      	str	r3, [r2, #8]
 8004f70:	4b47      	ldr	r3, [pc, #284]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f7c:	4944      	ldr	r1, [pc, #272]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d004      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004f94:	4b3f      	ldr	r3, [pc, #252]	; (8005094 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004f96:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00a      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004fa4:	4b3a      	ldr	r3, [pc, #232]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004faa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fb2:	4937      	ldr	r1, [pc, #220]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fc6:	4b32      	ldr	r3, [pc, #200]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fcc:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd4:	492e      	ldr	r1, [pc, #184]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d011      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004fe8:	4b29      	ldr	r3, [pc, #164]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fee:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff6:	4926      	ldr	r1, [pc, #152]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005002:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005006:	d101      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005008:	2301      	movs	r3, #1
 800500a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00a      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005018:	4b1d      	ldr	r3, [pc, #116]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800501a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800501e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005026:	491a      	ldr	r1, [pc, #104]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005036:	2b00      	cmp	r3, #0
 8005038:	d011      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800503a:	4b15      	ldr	r3, [pc, #84]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800503c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005040:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005048:	4911      	ldr	r1, [pc, #68]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800504a:	4313      	orrs	r3, r2
 800504c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005054:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005058:	d101      	bne.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800505a:	2301      	movs	r3, #1
 800505c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800505e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d005      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800506c:	f040 80ff 	bne.w	800526e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005070:	4b09      	ldr	r3, [pc, #36]	; (8005098 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005076:	f7fd f9bd 	bl	80023f4 <HAL_GetTick>
 800507a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800507c:	e00e      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800507e:	f7fd f9b9 	bl	80023f4 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d907      	bls.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e188      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005090:	40023800 	.word	0x40023800
 8005094:	424711e0 	.word	0x424711e0
 8005098:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800509c:	4b7e      	ldr	r3, [pc, #504]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1ea      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d009      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d028      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d124      	bne.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80050d0:	4b71      	ldr	r3, [pc, #452]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050d6:	0c1b      	lsrs	r3, r3, #16
 80050d8:	f003 0303 	and.w	r3, r3, #3
 80050dc:	3301      	adds	r3, #1
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80050e2:	4b6d      	ldr	r3, [pc, #436]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050e8:	0e1b      	lsrs	r3, r3, #24
 80050ea:	f003 030f 	and.w	r3, r3, #15
 80050ee:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	019b      	lsls	r3, r3, #6
 80050fa:	431a      	orrs	r2, r3
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	3b01      	subs	r3, #1
 8005102:	041b      	lsls	r3, r3, #16
 8005104:	431a      	orrs	r2, r3
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	061b      	lsls	r3, r3, #24
 800510a:	431a      	orrs	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	071b      	lsls	r3, r3, #28
 8005112:	4961      	ldr	r1, [pc, #388]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005114:	4313      	orrs	r3, r2
 8005116:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0304 	and.w	r3, r3, #4
 8005122:	2b00      	cmp	r3, #0
 8005124:	d004      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800512e:	d00a      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005138:	2b00      	cmp	r3, #0
 800513a:	d035      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005140:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005144:	d130      	bne.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005146:	4b54      	ldr	r3, [pc, #336]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005148:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800514c:	0c1b      	lsrs	r3, r3, #16
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	3301      	adds	r3, #1
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005158:	4b4f      	ldr	r3, [pc, #316]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800515a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800515e:	0f1b      	lsrs	r3, r3, #28
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685a      	ldr	r2, [r3, #4]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	019b      	lsls	r3, r3, #6
 8005170:	431a      	orrs	r2, r3
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	3b01      	subs	r3, #1
 8005178:	041b      	lsls	r3, r3, #16
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	061b      	lsls	r3, r3, #24
 8005182:	431a      	orrs	r2, r3
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	071b      	lsls	r3, r3, #28
 8005188:	4943      	ldr	r1, [pc, #268]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800518a:	4313      	orrs	r3, r2
 800518c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005190:	4b41      	ldr	r3, [pc, #260]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005192:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005196:	f023 021f 	bic.w	r2, r3, #31
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519e:	3b01      	subs	r3, #1
 80051a0:	493d      	ldr	r1, [pc, #244]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d029      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051bc:	d124      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80051be:	4b36      	ldr	r3, [pc, #216]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051c4:	0c1b      	lsrs	r3, r3, #16
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	3301      	adds	r3, #1
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051d0:	4b31      	ldr	r3, [pc, #196]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051d6:	0f1b      	lsrs	r3, r3, #28
 80051d8:	f003 0307 	and.w	r3, r3, #7
 80051dc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	019b      	lsls	r3, r3, #6
 80051e8:	431a      	orrs	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	3b01      	subs	r3, #1
 80051f2:	041b      	lsls	r3, r3, #16
 80051f4:	431a      	orrs	r2, r3
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	061b      	lsls	r3, r3, #24
 80051fa:	431a      	orrs	r2, r3
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	071b      	lsls	r3, r3, #28
 8005200:	4925      	ldr	r1, [pc, #148]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005210:	2b00      	cmp	r3, #0
 8005212:	d016      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	019b      	lsls	r3, r3, #6
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	085b      	lsrs	r3, r3, #1
 8005226:	3b01      	subs	r3, #1
 8005228:	041b      	lsls	r3, r3, #16
 800522a:	431a      	orrs	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	061b      	lsls	r3, r3, #24
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	071b      	lsls	r3, r3, #28
 800523a:	4917      	ldr	r1, [pc, #92]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005242:	4b16      	ldr	r3, [pc, #88]	; (800529c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8005244:	2201      	movs	r2, #1
 8005246:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005248:	f7fd f8d4 	bl	80023f4 <HAL_GetTick>
 800524c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800524e:	e008      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005250:	f7fd f8d0 	bl	80023f4 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d901      	bls.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e09f      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005262:	4b0d      	ldr	r3, [pc, #52]	; (8005298 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d0f0      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800526e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005270:	2b01      	cmp	r3, #1
 8005272:	f040 8095 	bne.w	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005276:	4b0a      	ldr	r3, [pc, #40]	; (80052a0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8005278:	2200      	movs	r2, #0
 800527a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800527c:	f7fd f8ba 	bl	80023f4 <HAL_GetTick>
 8005280:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005282:	e00f      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005284:	f7fd f8b6 	bl	80023f4 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	2b02      	cmp	r3, #2
 8005290:	d908      	bls.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e085      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005296:	bf00      	nop
 8005298:	40023800 	.word	0x40023800
 800529c:	42470068 	.word	0x42470068
 80052a0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052a4:	4b41      	ldr	r3, [pc, #260]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052b0:	d0e8      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d009      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d02b      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d127      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80052da:	4b34      	ldr	r3, [pc, #208]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e0:	0c1b      	lsrs	r3, r3, #16
 80052e2:	f003 0303 	and.w	r3, r3, #3
 80052e6:	3301      	adds	r3, #1
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	699a      	ldr	r2, [r3, #24]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	019b      	lsls	r3, r3, #6
 80052f6:	431a      	orrs	r2, r3
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	085b      	lsrs	r3, r3, #1
 80052fc:	3b01      	subs	r3, #1
 80052fe:	041b      	lsls	r3, r3, #16
 8005300:	431a      	orrs	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	061b      	lsls	r3, r3, #24
 8005308:	4928      	ldr	r1, [pc, #160]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005310:	4b26      	ldr	r3, [pc, #152]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005312:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005316:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531e:	3b01      	subs	r3, #1
 8005320:	021b      	lsls	r3, r3, #8
 8005322:	4922      	ldr	r1, [pc, #136]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005324:	4313      	orrs	r3, r2
 8005326:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005332:	2b00      	cmp	r3, #0
 8005334:	d01d      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800533e:	d118      	bne.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005340:	4b1a      	ldr	r3, [pc, #104]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005346:	0e1b      	lsrs	r3, r3, #24
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	699a      	ldr	r2, [r3, #24]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	019b      	lsls	r3, r3, #6
 8005358:	431a      	orrs	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	085b      	lsrs	r3, r3, #1
 8005360:	3b01      	subs	r3, #1
 8005362:	041b      	lsls	r3, r3, #16
 8005364:	431a      	orrs	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	061b      	lsls	r3, r3, #24
 800536a:	4910      	ldr	r1, [pc, #64]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800536c:	4313      	orrs	r3, r2
 800536e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005372:	4b0f      	ldr	r3, [pc, #60]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8005374:	2201      	movs	r2, #1
 8005376:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005378:	f7fd f83c 	bl	80023f4 <HAL_GetTick>
 800537c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800537e:	e008      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005380:	f7fd f838 	bl	80023f4 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	2b02      	cmp	r3, #2
 800538c:	d901      	bls.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e007      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005392:	4b06      	ldr	r3, [pc, #24]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800539a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800539e:	d1ef      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3730      	adds	r7, #48	; 0x30
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	40023800 	.word	0x40023800
 80053b0:	42470070 	.word	0x42470070

080053b4 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 |\
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80053c2:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_FMPI2C1  |\
                                        RCC_PERIPHCLK_CLK48     | RCC_PERIPHCLK_SDIO     |\
                                        RCC_PERIPHCLK_SPDIFRX;

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
 80053c4:	4b5d      	ldr	r3, [pc, #372]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80053c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80053d2:	4b5a      	ldr	r3, [pc, #360]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80053d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053d8:	099b      	lsrs	r3, r3, #6
 80053da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80053e2:	4b56      	ldr	r3, [pc, #344]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80053e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053e8:	0c1b      	lsrs	r3, r3, #16
 80053ea:	f003 0303 	and.w	r3, r3, #3
 80053ee:	3301      	adds	r3, #1
 80053f0:	005a      	lsls	r2, r3, #1
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053f6:	4b51      	ldr	r3, [pc, #324]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80053f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053fc:	0e1b      	lsrs	r3, r3, #24
 80053fe:	f003 020f 	and.w	r2, r3, #15
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005406:	4b4d      	ldr	r3, [pc, #308]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800540c:	0f1b      	lsrs	r3, r3, #28
 800540e:	f003 0207 	and.w	r2, r3, #7
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	615a      	str	r2, [r3, #20]
  /* Get the PLLSAI Clock configuration --------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIM = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM) >> RCC_PLLSAICFGR_PLLSAIM_Pos);
 8005416:	4b49      	ldr	r3, [pc, #292]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800541c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 8005424:	4b45      	ldr	r3, [pc, #276]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800542a:	099b      	lsrs	r3, r3, #6
 800542c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	61da      	str	r2, [r3, #28]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005434:	4b41      	ldr	r3, [pc, #260]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543a:	0c1b      	lsrs	r3, r3, #16
 800543c:	f003 0303 	and.w	r3, r3, #3
 8005440:	3301      	adds	r3, #1
 8005442:	005a      	lsls	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005448:	4b3c      	ldr	r3, [pc, #240]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800544a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800544e:	0e1b      	lsrs	r3, r3, #24
 8005450:	f003 020f 	and.w	r2, r3, #15
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	625a      	str	r2, [r3, #36]	; 0x24
  /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
 8005458:	4b38      	ldr	r3, [pc, #224]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800545a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800545e:	f003 021f 	and.w	r2, r3, #31
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
 8005466:	4b35      	ldr	r3, [pc, #212]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005468:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800546c:	0a1b      	lsrs	r3, r3, #8
 800546e:	f003 021f 	and.w	r2, r3, #31
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 8005476:	4b31      	ldr	r3, [pc, #196]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800547c:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	631a      	str	r2, [r3, #48]	; 0x30

  /* Get the SAI2 clock configuration ----------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 8005484:	4b2d      	ldr	r3, [pc, #180]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005486:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800548a:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	635a      	str	r2, [r3, #52]	; 0x34

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8005492:	4b2a      	ldr	r3, [pc, #168]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005494:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005498:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80054a0:	4b26      	ldr	r3, [pc, #152]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054a6:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80054ae:	4b23      	ldr	r3, [pc, #140]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80054b6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80054b8:	4b20      	ldr	r3, [pc, #128]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054bc:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get the CEC clock configuration -----------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 80054c8:	4b1c      	ldr	r3, [pc, #112]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054ce:	f003 6280 	and.w	r2, r3, #67108864	; 0x4000000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 80054d6:	4b19      	ldr	r3, [pc, #100]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054dc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get the CLK48 clock configuration ----------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 80054e4:	4b15      	ldr	r3, [pc, #84]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054ea:	f003 6200 	and.w	r2, r3, #134217728	; 0x8000000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 80054f2:	4b12      	ldr	r3, [pc, #72]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80054f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054f8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get the SPDIFRX clock configuration -------------------------------------*/
  PeriphClkInit->SpdifClockSelection = __HAL_RCC_GET_SPDIFRX_SOURCE();
 8005500:	4b0e      	ldr	r3, [pc, #56]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005502:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005506:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 800550e:	4b0b      	ldr	r3, [pc, #44]	; (800553c <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8005510:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005514:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d104      	bne.n	8005526 <HAL_RCCEx_GetPeriphCLKConfig+0x172>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8005524:	e003      	b.n	800552e <HAL_RCCEx_GetPeriphCLKConfig+0x17a>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800552e:	bf00      	nop
 8005530:	3714      	adds	r7, #20
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40023800 	.word	0x40023800

08005540 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005540:	b480      	push	{r7}
 8005542:	b089      	sub	sp, #36	; 0x24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8005548:	2300      	movs	r3, #0
 800554a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	3b01      	subs	r3, #1
 8005564:	2b07      	cmp	r3, #7
 8005566:	f200 81fa 	bhi.w	800595e <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 800556a:	a201      	add	r2, pc, #4	; (adr r2, 8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	08005739 	.word	0x08005739
 8005574:	08005855 	.word	0x08005855
 8005578:	0800595f 	.word	0x0800595f
 800557c:	08005591 	.word	0x08005591
 8005580:	0800595f 	.word	0x0800595f
 8005584:	0800595f 	.word	0x0800595f
 8005588:	0800595f 	.word	0x0800595f
 800558c:	08005591 	.word	0x08005591
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8005590:	4bac      	ldr	r3, [pc, #688]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005592:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005596:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 800559e:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80055a6:	f000 80b7 	beq.w	8005718 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 80055aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80055ae:	d809      	bhi.n	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 80055b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055b4:	d04c      	beq.n	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80055b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80055ba:	f000 8083 	beq.w	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00b      	beq.n	80055da <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          }
          break;
        }
      default :
        {
          break;
 80055c2:	e0b8      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
      switch (saiclocksource)
 80055c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055c8:	d07c      	beq.n	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80055ca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055ce:	f000 80a6 	beq.w	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 80055d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055d6:	d03b      	beq.n	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          break;
 80055d8:	e0ad      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80055da:	4b9a      	ldr	r3, [pc, #616]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d109      	bne.n	80055fa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 80055e6:	4b97      	ldr	r3, [pc, #604]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80055e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055f0:	4a95      	ldr	r2, [pc, #596]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80055f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f6:	61bb      	str	r3, [r7, #24]
 80055f8:	e008      	b.n	800560c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 80055fa:	4b92      	ldr	r3, [pc, #584]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80055fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005600:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005604:	4a91      	ldr	r2, [pc, #580]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8005606:	fbb2 f3f3 	udiv	r3, r2, r3
 800560a:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 800560c:	4b8d      	ldr	r3, [pc, #564]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800560e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005612:	0e1b      	lsrs	r3, r3, #24
 8005614:	f003 030f 	and.w	r3, r3, #15
 8005618:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 800561a:	4b8a      	ldr	r3, [pc, #552]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800561c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005620:	099b      	lsrs	r3, r3, #6
 8005622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	fb02 f203 	mul.w	r2, r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005632:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8005634:	4b83      	ldr	r3, [pc, #524]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005636:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800563a:	0a1b      	lsrs	r3, r3, #8
 800563c:	f003 031f 	and.w	r3, r3, #31
 8005640:	3301      	adds	r3, #1
 8005642:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	fbb2 f3f3 	udiv	r3, r2, r3
 800564c:	61fb      	str	r3, [r7, #28]
          break;
 800564e:	e072      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005650:	4b7c      	ldr	r3, [pc, #496]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d109      	bne.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800565c:	4b79      	ldr	r3, [pc, #484]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800565e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005662:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005666:	4a78      	ldr	r2, [pc, #480]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8005668:	fbb2 f3f3 	udiv	r3, r2, r3
 800566c:	61bb      	str	r3, [r7, #24]
 800566e:	e008      	b.n	8005682 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8005670:	4b74      	ldr	r3, [pc, #464]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005676:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800567a:	4a74      	ldr	r2, [pc, #464]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800567c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005680:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8005682:	4b70      	ldr	r3, [pc, #448]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005684:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005688:	0e1b      	lsrs	r3, r3, #24
 800568a:	f003 030f 	and.w	r3, r3, #15
 800568e:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 8005690:	4b6c      	ldr	r3, [pc, #432]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005696:	099b      	lsrs	r3, r3, #6
 8005698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	fb02 f203 	mul.w	r2, r2, r3
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a8:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80056aa:	4b66      	ldr	r3, [pc, #408]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80056ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056b0:	f003 031f 	and.w	r3, r3, #31
 80056b4:	3301      	adds	r3, #1
 80056b6:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c0:	61fb      	str	r3, [r7, #28]
          break;
 80056c2:	e038      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80056c4:	4b5f      	ldr	r3, [pc, #380]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d108      	bne.n	80056e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80056d0:	4b5c      	ldr	r3, [pc, #368]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056d8:	4a5b      	ldr	r2, [pc, #364]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80056da:	fbb2 f3f3 	udiv	r3, r2, r3
 80056de:	61bb      	str	r3, [r7, #24]
 80056e0:	e007      	b.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80056e2:	4b58      	ldr	r3, [pc, #352]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056ea:	4a58      	ldr	r2, [pc, #352]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80056ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f0:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 80056f2:	4b54      	ldr	r3, [pc, #336]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	0f1b      	lsrs	r3, r3, #28
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 80056fe:	4b51      	ldr	r3, [pc, #324]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	099b      	lsrs	r3, r3, #6
 8005704:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005708:	69ba      	ldr	r2, [r7, #24]
 800570a:	fb02 f203 	mul.w	r2, r2, r3
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	fbb2 f3f3 	udiv	r3, r2, r3
 8005714:	61fb      	str	r3, [r7, #28]
          break;
 8005716:	e00e      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005718:	4b4d      	ldr	r3, [pc, #308]	; (8005850 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800571a:	61fb      	str	r3, [r7, #28]
          break;
 800571c:	e00b      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800571e:	4b49      	ldr	r3, [pc, #292]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d102      	bne.n	8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
            frequency = (uint32_t)(HSI_VALUE);
 800572a:	4b47      	ldr	r3, [pc, #284]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800572c:	61fb      	str	r3, [r7, #28]
          break;
 800572e:	e001      	b.n	8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
            frequency = (uint32_t)(HSE_VALUE);
 8005730:	4b46      	ldr	r3, [pc, #280]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8005732:	61fb      	str	r3, [r7, #28]
          break;
 8005734:	bf00      	nop
        }
      }
      break;
 8005736:	e112      	b.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8005738:	4b42      	ldr	r3, [pc, #264]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800573a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800573e:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8005742:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800574a:	d00c      	beq.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x226>
 800574c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005750:	d802      	bhi.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00a      	beq.n	800576c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8005756:	e070      	b.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8005758:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800575c:	d035      	beq.n	80057ca <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800575e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005762:	d05d      	beq.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8005764:	e069      	b.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005766:	4b3a      	ldr	r3, [pc, #232]	; (8005850 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8005768:	61fb      	str	r3, [r7, #28]
          break;
 800576a:	e069      	b.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800576c:	4b35      	ldr	r3, [pc, #212]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005774:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005778:	d109      	bne.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800577a:	4b32      	ldr	r3, [pc, #200]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800577c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005780:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005784:	4a31      	ldr	r2, [pc, #196]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8005786:	fbb2 f3f3 	udiv	r3, r2, r3
 800578a:	61bb      	str	r3, [r7, #24]
 800578c:	e008      	b.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800578e:	4b2d      	ldr	r3, [pc, #180]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005794:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005798:	4a2b      	ldr	r2, [pc, #172]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800579a:	fbb2 f3f3 	udiv	r3, r2, r3
 800579e:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80057a0:	4b28      	ldr	r3, [pc, #160]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80057a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057a6:	099b      	lsrs	r3, r3, #6
 80057a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	fb02 f303 	mul.w	r3, r2, r3
 80057b2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80057b4:	4b23      	ldr	r3, [pc, #140]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80057b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057ba:	0f1b      	lsrs	r3, r3, #28
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c6:	61fb      	str	r3, [r7, #28]
          break;
 80057c8:	e03a      	b.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80057ca:	4b1e      	ldr	r3, [pc, #120]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057d6:	d108      	bne.n	80057ea <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80057d8:	4b1a      	ldr	r3, [pc, #104]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057e0:	4a1a      	ldr	r2, [pc, #104]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80057e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e6:	61bb      	str	r3, [r7, #24]
 80057e8:	e007      	b.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80057ea:	4b16      	ldr	r3, [pc, #88]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057f2:	4a15      	ldr	r2, [pc, #84]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80057f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f8:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80057fa:	4b12      	ldr	r3, [pc, #72]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	099b      	lsrs	r3, r3, #6
 8005800:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	fb02 f303 	mul.w	r3, r2, r3
 800580a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800580c:	4b0d      	ldr	r3, [pc, #52]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	0f1b      	lsrs	r3, r3, #28
 8005812:	f003 0307 	and.w	r3, r3, #7
 8005816:	68ba      	ldr	r2, [r7, #8]
 8005818:	fbb2 f3f3 	udiv	r3, r2, r3
 800581c:	61fb      	str	r3, [r7, #28]
          break;
 800581e:	e00f      	b.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005820:	4b08      	ldr	r3, [pc, #32]	; (8005844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005828:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800582c:	d102      	bne.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
          {
            frequency = HSE_VALUE;
 800582e:	4b07      	ldr	r3, [pc, #28]	; (800584c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8005830:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8005832:	e005      	b.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
            frequency = HSI_VALUE;
 8005834:	4b04      	ldr	r3, [pc, #16]	; (8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8005836:	61fb      	str	r3, [r7, #28]
          break;
 8005838:	e002      	b.n	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800583a:	2300      	movs	r3, #0
 800583c:	61fb      	str	r3, [r7, #28]
          break;
 800583e:	bf00      	nop
        }
      }
      break;
 8005840:	e08d      	b.n	800595e <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 8005842:	bf00      	nop
 8005844:	40023800 	.word	0x40023800
 8005848:	00f42400 	.word	0x00f42400
 800584c:	007a1200 	.word	0x007a1200
 8005850:	00bb8000 	.word	0x00bb8000
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8005854:	4b45      	ldr	r3, [pc, #276]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8005856:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800585a:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 800585e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005866:	d00c      	beq.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8005868:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800586c:	d802      	bhi.n	8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x334>
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00a      	beq.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 8005872:	e070      	b.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
 8005874:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005878:	d035      	beq.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 800587a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800587e:	d05d      	beq.n	800593c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8005880:	e069      	b.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005882:	4b3b      	ldr	r3, [pc, #236]	; (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0x430>)
 8005884:	61fb      	str	r3, [r7, #28]
          break;
 8005886:	e069      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005888:	4b38      	ldr	r3, [pc, #224]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005894:	d109      	bne.n	80058aa <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005896:	4b35      	ldr	r3, [pc, #212]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8005898:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800589c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058a0:	4a34      	ldr	r2, [pc, #208]	; (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0x434>)
 80058a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a6:	61bb      	str	r3, [r7, #24]
 80058a8:	e008      	b.n	80058bc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80058aa:	4b30      	ldr	r3, [pc, #192]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80058ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058b4:	4a30      	ldr	r2, [pc, #192]	; (8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80058b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ba:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80058bc:	4b2b      	ldr	r3, [pc, #172]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80058be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058c2:	099b      	lsrs	r3, r3, #6
 80058c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	fb02 f303 	mul.w	r3, r2, r3
 80058ce:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80058d0:	4b26      	ldr	r3, [pc, #152]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80058d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058d6:	0f1b      	lsrs	r3, r3, #28
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e2:	61fb      	str	r3, [r7, #28]
          break;
 80058e4:	e03a      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80058e6:	4b21      	ldr	r3, [pc, #132]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058f2:	d108      	bne.n	8005906 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80058f4:	4b1d      	ldr	r3, [pc, #116]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058fc:	4a1d      	ldr	r2, [pc, #116]	; (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0x434>)
 80058fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005902:	61bb      	str	r3, [r7, #24]
 8005904:	e007      	b.n	8005916 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005906:	4b19      	ldr	r3, [pc, #100]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800590e:	4a1a      	ldr	r2, [pc, #104]	; (8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8005910:	fbb2 f3f3 	udiv	r3, r2, r3
 8005914:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8005916:	4b15      	ldr	r3, [pc, #84]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	099b      	lsrs	r3, r3, #6
 800591c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	fb02 f303 	mul.w	r3, r2, r3
 8005926:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8005928:	4b10      	ldr	r3, [pc, #64]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	0f1b      	lsrs	r3, r3, #28
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	68ba      	ldr	r2, [r7, #8]
 8005934:	fbb2 f3f3 	udiv	r3, r2, r3
 8005938:	61fb      	str	r3, [r7, #28]
          break;
 800593a:	e00f      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800593c:	4b0b      	ldr	r3, [pc, #44]	; (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005944:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005948:	d102      	bne.n	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          {
            frequency = HSE_VALUE;
 800594a:	4b0a      	ldr	r3, [pc, #40]	; (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0x434>)
 800594c:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800594e:	e005      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            frequency = HSI_VALUE;
 8005950:	4b09      	ldr	r3, [pc, #36]	; (8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8005952:	61fb      	str	r3, [r7, #28]
          break;
 8005954:	e002      	b.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005956:	2300      	movs	r3, #0
 8005958:	61fb      	str	r3, [r7, #28]
          break;
 800595a:	bf00      	nop
        }
      }
      break;
 800595c:	bf00      	nop
    }
  }
  return frequency;
 800595e:	69fb      	ldr	r3, [r7, #28]
}
 8005960:	4618      	mov	r0, r3
 8005962:	3724      	adds	r7, #36	; 0x24
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	40023800 	.word	0x40023800
 8005970:	00bb8000 	.word	0x00bb8000
 8005974:	007a1200 	.word	0x007a1200
 8005978:	00f42400 	.word	0x00f42400

0800597c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800597c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800597e:	b087      	sub	sp, #28
 8005980:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8005986:	2300      	movs	r3, #0
 8005988:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800598a:	2300      	movs	r3, #0
 800598c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800598e:	2300      	movs	r3, #0
 8005990:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005996:	4bc6      	ldr	r3, [pc, #792]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 030c 	and.w	r3, r3, #12
 800599e:	2b0c      	cmp	r3, #12
 80059a0:	f200 817e 	bhi.w	8005ca0 <HAL_RCC_GetSysClockFreq+0x324>
 80059a4:	a201      	add	r2, pc, #4	; (adr r2, 80059ac <HAL_RCC_GetSysClockFreq+0x30>)
 80059a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059aa:	bf00      	nop
 80059ac:	080059e1 	.word	0x080059e1
 80059b0:	08005ca1 	.word	0x08005ca1
 80059b4:	08005ca1 	.word	0x08005ca1
 80059b8:	08005ca1 	.word	0x08005ca1
 80059bc:	080059e7 	.word	0x080059e7
 80059c0:	08005ca1 	.word	0x08005ca1
 80059c4:	08005ca1 	.word	0x08005ca1
 80059c8:	08005ca1 	.word	0x08005ca1
 80059cc:	080059ed 	.word	0x080059ed
 80059d0:	08005ca1 	.word	0x08005ca1
 80059d4:	08005ca1 	.word	0x08005ca1
 80059d8:	08005ca1 	.word	0x08005ca1
 80059dc:	08005b49 	.word	0x08005b49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059e0:	4bb4      	ldr	r3, [pc, #720]	; (8005cb4 <HAL_RCC_GetSysClockFreq+0x338>)
 80059e2:	613b      	str	r3, [r7, #16]
       break;
 80059e4:	e15f      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059e6:	4bb4      	ldr	r3, [pc, #720]	; (8005cb8 <HAL_RCC_GetSysClockFreq+0x33c>)
 80059e8:	613b      	str	r3, [r7, #16]
      break;
 80059ea:	e15c      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059ec:	4bb0      	ldr	r3, [pc, #704]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059f4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059f6:	4bae      	ldr	r3, [pc, #696]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d04a      	beq.n	8005a98 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a02:	4bab      	ldr	r3, [pc, #684]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	099b      	lsrs	r3, r3, #6
 8005a08:	f04f 0400 	mov.w	r4, #0
 8005a0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a10:	f04f 0200 	mov.w	r2, #0
 8005a14:	ea03 0501 	and.w	r5, r3, r1
 8005a18:	ea04 0602 	and.w	r6, r4, r2
 8005a1c:	4629      	mov	r1, r5
 8005a1e:	4632      	mov	r2, r6
 8005a20:	f04f 0300 	mov.w	r3, #0
 8005a24:	f04f 0400 	mov.w	r4, #0
 8005a28:	0154      	lsls	r4, r2, #5
 8005a2a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a2e:	014b      	lsls	r3, r1, #5
 8005a30:	4619      	mov	r1, r3
 8005a32:	4622      	mov	r2, r4
 8005a34:	1b49      	subs	r1, r1, r5
 8005a36:	eb62 0206 	sbc.w	r2, r2, r6
 8005a3a:	f04f 0300 	mov.w	r3, #0
 8005a3e:	f04f 0400 	mov.w	r4, #0
 8005a42:	0194      	lsls	r4, r2, #6
 8005a44:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005a48:	018b      	lsls	r3, r1, #6
 8005a4a:	1a5b      	subs	r3, r3, r1
 8005a4c:	eb64 0402 	sbc.w	r4, r4, r2
 8005a50:	f04f 0100 	mov.w	r1, #0
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	00e2      	lsls	r2, r4, #3
 8005a5a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005a5e:	00d9      	lsls	r1, r3, #3
 8005a60:	460b      	mov	r3, r1
 8005a62:	4614      	mov	r4, r2
 8005a64:	195b      	adds	r3, r3, r5
 8005a66:	eb44 0406 	adc.w	r4, r4, r6
 8005a6a:	f04f 0100 	mov.w	r1, #0
 8005a6e:	f04f 0200 	mov.w	r2, #0
 8005a72:	0262      	lsls	r2, r4, #9
 8005a74:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005a78:	0259      	lsls	r1, r3, #9
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	4614      	mov	r4, r2
 8005a7e:	4618      	mov	r0, r3
 8005a80:	4621      	mov	r1, r4
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f04f 0400 	mov.w	r4, #0
 8005a88:	461a      	mov	r2, r3
 8005a8a:	4623      	mov	r3, r4
 8005a8c:	f7fb f91c 	bl	8000cc8 <__aeabi_uldivmod>
 8005a90:	4603      	mov	r3, r0
 8005a92:	460c      	mov	r4, r1
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	e049      	b.n	8005b2c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a98:	4b85      	ldr	r3, [pc, #532]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	099b      	lsrs	r3, r3, #6
 8005a9e:	f04f 0400 	mov.w	r4, #0
 8005aa2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	ea03 0501 	and.w	r5, r3, r1
 8005aae:	ea04 0602 	and.w	r6, r4, r2
 8005ab2:	4629      	mov	r1, r5
 8005ab4:	4632      	mov	r2, r6
 8005ab6:	f04f 0300 	mov.w	r3, #0
 8005aba:	f04f 0400 	mov.w	r4, #0
 8005abe:	0154      	lsls	r4, r2, #5
 8005ac0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005ac4:	014b      	lsls	r3, r1, #5
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	4622      	mov	r2, r4
 8005aca:	1b49      	subs	r1, r1, r5
 8005acc:	eb62 0206 	sbc.w	r2, r2, r6
 8005ad0:	f04f 0300 	mov.w	r3, #0
 8005ad4:	f04f 0400 	mov.w	r4, #0
 8005ad8:	0194      	lsls	r4, r2, #6
 8005ada:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ade:	018b      	lsls	r3, r1, #6
 8005ae0:	1a5b      	subs	r3, r3, r1
 8005ae2:	eb64 0402 	sbc.w	r4, r4, r2
 8005ae6:	f04f 0100 	mov.w	r1, #0
 8005aea:	f04f 0200 	mov.w	r2, #0
 8005aee:	00e2      	lsls	r2, r4, #3
 8005af0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005af4:	00d9      	lsls	r1, r3, #3
 8005af6:	460b      	mov	r3, r1
 8005af8:	4614      	mov	r4, r2
 8005afa:	195b      	adds	r3, r3, r5
 8005afc:	eb44 0406 	adc.w	r4, r4, r6
 8005b00:	f04f 0100 	mov.w	r1, #0
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	02a2      	lsls	r2, r4, #10
 8005b0a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005b0e:	0299      	lsls	r1, r3, #10
 8005b10:	460b      	mov	r3, r1
 8005b12:	4614      	mov	r4, r2
 8005b14:	4618      	mov	r0, r3
 8005b16:	4621      	mov	r1, r4
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f04f 0400 	mov.w	r4, #0
 8005b1e:	461a      	mov	r2, r3
 8005b20:	4623      	mov	r3, r4
 8005b22:	f7fb f8d1 	bl	8000cc8 <__aeabi_uldivmod>
 8005b26:	4603      	mov	r3, r0
 8005b28:	460c      	mov	r4, r1
 8005b2a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b2c:	4b60      	ldr	r3, [pc, #384]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	0c1b      	lsrs	r3, r3, #16
 8005b32:	f003 0303 	and.w	r3, r3, #3
 8005b36:	3301      	adds	r3, #1
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b44:	613b      	str	r3, [r7, #16]
      break;
 8005b46:	e0ae      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b48:	4b59      	ldr	r3, [pc, #356]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b50:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b52:	4b57      	ldr	r3, [pc, #348]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d04a      	beq.n	8005bf4 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b5e:	4b54      	ldr	r3, [pc, #336]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	099b      	lsrs	r3, r3, #6
 8005b64:	f04f 0400 	mov.w	r4, #0
 8005b68:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005b6c:	f04f 0200 	mov.w	r2, #0
 8005b70:	ea03 0501 	and.w	r5, r3, r1
 8005b74:	ea04 0602 	and.w	r6, r4, r2
 8005b78:	4629      	mov	r1, r5
 8005b7a:	4632      	mov	r2, r6
 8005b7c:	f04f 0300 	mov.w	r3, #0
 8005b80:	f04f 0400 	mov.w	r4, #0
 8005b84:	0154      	lsls	r4, r2, #5
 8005b86:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005b8a:	014b      	lsls	r3, r1, #5
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4622      	mov	r2, r4
 8005b90:	1b49      	subs	r1, r1, r5
 8005b92:	eb62 0206 	sbc.w	r2, r2, r6
 8005b96:	f04f 0300 	mov.w	r3, #0
 8005b9a:	f04f 0400 	mov.w	r4, #0
 8005b9e:	0194      	lsls	r4, r2, #6
 8005ba0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ba4:	018b      	lsls	r3, r1, #6
 8005ba6:	1a5b      	subs	r3, r3, r1
 8005ba8:	eb64 0402 	sbc.w	r4, r4, r2
 8005bac:	f04f 0100 	mov.w	r1, #0
 8005bb0:	f04f 0200 	mov.w	r2, #0
 8005bb4:	00e2      	lsls	r2, r4, #3
 8005bb6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005bba:	00d9      	lsls	r1, r3, #3
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4614      	mov	r4, r2
 8005bc0:	195b      	adds	r3, r3, r5
 8005bc2:	eb44 0406 	adc.w	r4, r4, r6
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	0262      	lsls	r2, r4, #9
 8005bd0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005bd4:	0259      	lsls	r1, r3, #9
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4614      	mov	r4, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	4621      	mov	r1, r4
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f04f 0400 	mov.w	r4, #0
 8005be4:	461a      	mov	r2, r3
 8005be6:	4623      	mov	r3, r4
 8005be8:	f7fb f86e 	bl	8000cc8 <__aeabi_uldivmod>
 8005bec:	4603      	mov	r3, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	617b      	str	r3, [r7, #20]
 8005bf2:	e049      	b.n	8005c88 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bf4:	4b2e      	ldr	r3, [pc, #184]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	099b      	lsrs	r3, r3, #6
 8005bfa:	f04f 0400 	mov.w	r4, #0
 8005bfe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c02:	f04f 0200 	mov.w	r2, #0
 8005c06:	ea03 0501 	and.w	r5, r3, r1
 8005c0a:	ea04 0602 	and.w	r6, r4, r2
 8005c0e:	4629      	mov	r1, r5
 8005c10:	4632      	mov	r2, r6
 8005c12:	f04f 0300 	mov.w	r3, #0
 8005c16:	f04f 0400 	mov.w	r4, #0
 8005c1a:	0154      	lsls	r4, r2, #5
 8005c1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c20:	014b      	lsls	r3, r1, #5
 8005c22:	4619      	mov	r1, r3
 8005c24:	4622      	mov	r2, r4
 8005c26:	1b49      	subs	r1, r1, r5
 8005c28:	eb62 0206 	sbc.w	r2, r2, r6
 8005c2c:	f04f 0300 	mov.w	r3, #0
 8005c30:	f04f 0400 	mov.w	r4, #0
 8005c34:	0194      	lsls	r4, r2, #6
 8005c36:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c3a:	018b      	lsls	r3, r1, #6
 8005c3c:	1a5b      	subs	r3, r3, r1
 8005c3e:	eb64 0402 	sbc.w	r4, r4, r2
 8005c42:	f04f 0100 	mov.w	r1, #0
 8005c46:	f04f 0200 	mov.w	r2, #0
 8005c4a:	00e2      	lsls	r2, r4, #3
 8005c4c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c50:	00d9      	lsls	r1, r3, #3
 8005c52:	460b      	mov	r3, r1
 8005c54:	4614      	mov	r4, r2
 8005c56:	195b      	adds	r3, r3, r5
 8005c58:	eb44 0406 	adc.w	r4, r4, r6
 8005c5c:	f04f 0100 	mov.w	r1, #0
 8005c60:	f04f 0200 	mov.w	r2, #0
 8005c64:	02a2      	lsls	r2, r4, #10
 8005c66:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005c6a:	0299      	lsls	r1, r3, #10
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	4614      	mov	r4, r2
 8005c70:	4618      	mov	r0, r3
 8005c72:	4621      	mov	r1, r4
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f04f 0400 	mov.w	r4, #0
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	4623      	mov	r3, r4
 8005c7e:	f7fb f823 	bl	8000cc8 <__aeabi_uldivmod>
 8005c82:	4603      	mov	r3, r0
 8005c84:	460c      	mov	r4, r1
 8005c86:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005c88:	4b09      	ldr	r3, [pc, #36]	; (8005cb0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	0f1b      	lsrs	r3, r3, #28
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c9c:	613b      	str	r3, [r7, #16]
      break;
 8005c9e:	e002      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ca0:	4b04      	ldr	r3, [pc, #16]	; (8005cb4 <HAL_RCC_GetSysClockFreq+0x338>)
 8005ca2:	613b      	str	r3, [r7, #16]
      break;
 8005ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ca6:	693b      	ldr	r3, [r7, #16]
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	371c      	adds	r7, #28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	00f42400 	.word	0x00f42400
 8005cb8:	007a1200 	.word	0x007a1200

08005cbc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b086      	sub	sp, #24
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8087 	beq.w	8005de4 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005cd6:	4b97      	ldr	r3, [pc, #604]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	f003 030c 	and.w	r3, r3, #12
 8005cde:	2b04      	cmp	r3, #4
 8005ce0:	d019      	beq.n	8005d16 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005ce2:	4b94      	ldr	r3, [pc, #592]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005cea:	2b08      	cmp	r3, #8
 8005cec:	d106      	bne.n	8005cfc <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cee:	4b91      	ldr	r3, [pc, #580]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cfa:	d00c      	beq.n	8005d16 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cfc:	4b8d      	ldr	r3, [pc, #564]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005d04:	2b0c      	cmp	r3, #12
 8005d06:	d112      	bne.n	8005d2e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d08:	4b8a      	ldr	r3, [pc, #552]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d14:	d10b      	bne.n	8005d2e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d16:	4b87      	ldr	r3, [pc, #540]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d05f      	beq.n	8005de2 <HAL_RCC_OscConfig+0x126>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d15b      	bne.n	8005de2 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e21a      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d36:	d106      	bne.n	8005d46 <HAL_RCC_OscConfig+0x8a>
 8005d38:	4b7e      	ldr	r3, [pc, #504]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a7d      	ldr	r2, [pc, #500]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	e01d      	b.n	8005d82 <HAL_RCC_OscConfig+0xc6>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d4e:	d10c      	bne.n	8005d6a <HAL_RCC_OscConfig+0xae>
 8005d50:	4b78      	ldr	r3, [pc, #480]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a77      	ldr	r2, [pc, #476]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d5a:	6013      	str	r3, [r2, #0]
 8005d5c:	4b75      	ldr	r3, [pc, #468]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a74      	ldr	r2, [pc, #464]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d66:	6013      	str	r3, [r2, #0]
 8005d68:	e00b      	b.n	8005d82 <HAL_RCC_OscConfig+0xc6>
 8005d6a:	4b72      	ldr	r3, [pc, #456]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a71      	ldr	r2, [pc, #452]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	4b6f      	ldr	r3, [pc, #444]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a6e      	ldr	r2, [pc, #440]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d80:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d015      	beq.n	8005db6 <HAL_RCC_OscConfig+0xfa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d8a:	f7fc fb33 	bl	80023f4 <HAL_GetTick>
 8005d8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d90:	e00a      	b.n	8005da8 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d92:	f7fc fb2f 	bl	80023f4 <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d901      	bls.n	8005da8 <HAL_RCC_OscConfig+0xec>
          {
            return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e1dd      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005da8:	4b62      	ldr	r3, [pc, #392]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d0ee      	beq.n	8005d92 <HAL_RCC_OscConfig+0xd6>
 8005db4:	e016      	b.n	8005de4 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005db6:	f7fc fb1d 	bl	80023f4 <HAL_GetTick>
 8005dba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dbc:	e00a      	b.n	8005dd4 <HAL_RCC_OscConfig+0x118>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dbe:	f7fc fb19 	bl	80023f4 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e1c7      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dd4:	4b57      	ldr	r3, [pc, #348]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1ee      	bne.n	8005dbe <HAL_RCC_OscConfig+0x102>
 8005de0:	e000      	b.n	8005de4 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005de2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d06f      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x214>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005df0:	4b50      	ldr	r3, [pc, #320]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f003 030c 	and.w	r3, r3, #12
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d017      	beq.n	8005e2c <HAL_RCC_OscConfig+0x170>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dfc:	4b4d      	ldr	r3, [pc, #308]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005e04:	2b08      	cmp	r3, #8
 8005e06:	d105      	bne.n	8005e14 <HAL_RCC_OscConfig+0x158>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005e08:	4b4a      	ldr	r3, [pc, #296]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00b      	beq.n	8005e2c <HAL_RCC_OscConfig+0x170>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e14:	4b47      	ldr	r3, [pc, #284]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005e1c:	2b0c      	cmp	r3, #12
 8005e1e:	d11c      	bne.n	8005e5a <HAL_RCC_OscConfig+0x19e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e20:	4b44      	ldr	r3, [pc, #272]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d116      	bne.n	8005e5a <HAL_RCC_OscConfig+0x19e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e2c:	4b41      	ldr	r3, [pc, #260]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0302 	and.w	r3, r3, #2
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d005      	beq.n	8005e44 <HAL_RCC_OscConfig+0x188>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d001      	beq.n	8005e44 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e18f      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e44:	4b3b      	ldr	r3, [pc, #236]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	00db      	lsls	r3, r3, #3
 8005e52:	4938      	ldr	r1, [pc, #224]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e58:	e03a      	b.n	8005ed0 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d020      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x1e8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e62:	4b35      	ldr	r3, [pc, #212]	; (8005f38 <HAL_RCC_OscConfig+0x27c>)
 8005e64:	2201      	movs	r2, #1
 8005e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e68:	f7fc fac4 	bl	80023f4 <HAL_GetTick>
 8005e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e6e:	e008      	b.n	8005e82 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e70:	f7fc fac0 	bl	80023f4 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e170      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e82:	4b2c      	ldr	r3, [pc, #176]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d0f0      	beq.n	8005e70 <HAL_RCC_OscConfig+0x1b4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e8e:	4b29      	ldr	r3, [pc, #164]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	4925      	ldr	r1, [pc, #148]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	600b      	str	r3, [r1, #0]
 8005ea2:	e015      	b.n	8005ed0 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ea4:	4b24      	ldr	r3, [pc, #144]	; (8005f38 <HAL_RCC_OscConfig+0x27c>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eaa:	f7fc faa3 	bl	80023f4 <HAL_GetTick>
 8005eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eb0:	e008      	b.n	8005ec4 <HAL_RCC_OscConfig+0x208>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eb2:	f7fc fa9f 	bl	80023f4 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d901      	bls.n	8005ec4 <HAL_RCC_OscConfig+0x208>
          {
            return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e14f      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ec4:	4b1b      	ldr	r3, [pc, #108]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1f0      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x1f6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0308 	and.w	r3, r3, #8
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d037      	beq.n	8005f4c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d016      	beq.n	8005f12 <HAL_RCC_OscConfig+0x256>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ee4:	4b15      	ldr	r3, [pc, #84]	; (8005f3c <HAL_RCC_OscConfig+0x280>)
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eea:	f7fc fa83 	bl	80023f4 <HAL_GetTick>
 8005eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ef0:	e008      	b.n	8005f04 <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ef2:	f7fc fa7f 	bl	80023f4 <HAL_GetTick>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d901      	bls.n	8005f04 <HAL_RCC_OscConfig+0x248>
        {
          return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e12f      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f04:	4b0b      	ldr	r3, [pc, #44]	; (8005f34 <HAL_RCC_OscConfig+0x278>)
 8005f06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d0f0      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x236>
 8005f10:	e01c      	b.n	8005f4c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f12:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <HAL_RCC_OscConfig+0x280>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f18:	f7fc fa6c 	bl	80023f4 <HAL_GetTick>
 8005f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f1e:	e00f      	b.n	8005f40 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f20:	f7fc fa68 	bl	80023f4 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d908      	bls.n	8005f40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e118      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
 8005f32:	bf00      	nop
 8005f34:	40023800 	.word	0x40023800
 8005f38:	42470000 	.word	0x42470000
 8005f3c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f40:	4b8a      	ldr	r3, [pc, #552]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1e9      	bne.n	8005f20 <HAL_RCC_OscConfig+0x264>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 8097 	beq.w	8006088 <HAL_RCC_OscConfig+0x3cc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f5e:	4b83      	ldr	r3, [pc, #524]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10f      	bne.n	8005f8a <HAL_RCC_OscConfig+0x2ce>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	60fb      	str	r3, [r7, #12]
 8005f6e:	4b7f      	ldr	r3, [pc, #508]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	4a7e      	ldr	r2, [pc, #504]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f78:	6413      	str	r3, [r2, #64]	; 0x40
 8005f7a:	4b7c      	ldr	r3, [pc, #496]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005f86:	2301      	movs	r3, #1
 8005f88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f8a:	4b79      	ldr	r3, [pc, #484]	; (8006170 <HAL_RCC_OscConfig+0x4b4>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d118      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x30c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f96:	4b76      	ldr	r3, [pc, #472]	; (8006170 <HAL_RCC_OscConfig+0x4b4>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a75      	ldr	r2, [pc, #468]	; (8006170 <HAL_RCC_OscConfig+0x4b4>)
 8005f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fa2:	f7fc fa27 	bl	80023f4 <HAL_GetTick>
 8005fa6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fa8:	e008      	b.n	8005fbc <HAL_RCC_OscConfig+0x300>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005faa:	f7fc fa23 	bl	80023f4 <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d901      	bls.n	8005fbc <HAL_RCC_OscConfig+0x300>
        {
          return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e0d3      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fbc:	4b6c      	ldr	r3, [pc, #432]	; (8006170 <HAL_RCC_OscConfig+0x4b4>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d0f0      	beq.n	8005faa <HAL_RCC_OscConfig+0x2ee>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d106      	bne.n	8005fde <HAL_RCC_OscConfig+0x322>
 8005fd0:	4b66      	ldr	r3, [pc, #408]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd4:	4a65      	ldr	r2, [pc, #404]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005fd6:	f043 0301 	orr.w	r3, r3, #1
 8005fda:	6713      	str	r3, [r2, #112]	; 0x70
 8005fdc:	e01c      	b.n	8006018 <HAL_RCC_OscConfig+0x35c>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	2b05      	cmp	r3, #5
 8005fe4:	d10c      	bne.n	8006000 <HAL_RCC_OscConfig+0x344>
 8005fe6:	4b61      	ldr	r3, [pc, #388]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fea:	4a60      	ldr	r2, [pc, #384]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005fec:	f043 0304 	orr.w	r3, r3, #4
 8005ff0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ff2:	4b5e      	ldr	r3, [pc, #376]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff6:	4a5d      	ldr	r2, [pc, #372]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8005ff8:	f043 0301 	orr.w	r3, r3, #1
 8005ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ffe:	e00b      	b.n	8006018 <HAL_RCC_OscConfig+0x35c>
 8006000:	4b5a      	ldr	r3, [pc, #360]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006004:	4a59      	ldr	r2, [pc, #356]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006006:	f023 0301 	bic.w	r3, r3, #1
 800600a:	6713      	str	r3, [r2, #112]	; 0x70
 800600c:	4b57      	ldr	r3, [pc, #348]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 800600e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006010:	4a56      	ldr	r2, [pc, #344]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006012:	f023 0304 	bic.w	r3, r3, #4
 8006016:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d015      	beq.n	800604c <HAL_RCC_OscConfig+0x390>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006020:	f7fc f9e8 	bl	80023f4 <HAL_GetTick>
 8006024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006026:	e00a      	b.n	800603e <HAL_RCC_OscConfig+0x382>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006028:	f7fc f9e4 	bl	80023f4 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	f241 3288 	movw	r2, #5000	; 0x1388
 8006036:	4293      	cmp	r3, r2
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0x382>
        {
          return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e092      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800603e:	4b4b      	ldr	r3, [pc, #300]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d0ee      	beq.n	8006028 <HAL_RCC_OscConfig+0x36c>
 800604a:	e014      	b.n	8006076 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800604c:	f7fc f9d2 	bl	80023f4 <HAL_GetTick>
 8006050:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006052:	e00a      	b.n	800606a <HAL_RCC_OscConfig+0x3ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006054:	f7fc f9ce 	bl	80023f4 <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006062:	4293      	cmp	r3, r2
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0x3ae>
        {
          return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e07c      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800606a:	4b40      	ldr	r3, [pc, #256]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 800606c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1ee      	bne.n	8006054 <HAL_RCC_OscConfig+0x398>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006076:	7dfb      	ldrb	r3, [r7, #23]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d105      	bne.n	8006088 <HAL_RCC_OscConfig+0x3cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800607c:	4b3b      	ldr	r3, [pc, #236]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 800607e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006080:	4a3a      	ldr	r2, [pc, #232]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006086:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d068      	beq.n	8006162 <HAL_RCC_OscConfig+0x4a6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006090:	4b36      	ldr	r3, [pc, #216]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f003 030c 	and.w	r3, r3, #12
 8006098:	2b08      	cmp	r3, #8
 800609a:	d060      	beq.n	800615e <HAL_RCC_OscConfig+0x4a2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d145      	bne.n	8006130 <HAL_RCC_OscConfig+0x474>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060a4:	4b33      	ldr	r3, [pc, #204]	; (8006174 <HAL_RCC_OscConfig+0x4b8>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060aa:	f7fc f9a3 	bl	80023f4 <HAL_GetTick>
 80060ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060b0:	e008      	b.n	80060c4 <HAL_RCC_OscConfig+0x408>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060b2:	f7fc f99f 	bl	80023f4 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d901      	bls.n	80060c4 <HAL_RCC_OscConfig+0x408>
          {
            return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e04f      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060c4:	4b29      	ldr	r3, [pc, #164]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1f0      	bne.n	80060b2 <HAL_RCC_OscConfig+0x3f6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	69da      	ldr	r2, [r3, #28]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	431a      	orrs	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	019b      	lsls	r3, r3, #6
 80060e0:	431a      	orrs	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e6:	085b      	lsrs	r3, r3, #1
 80060e8:	3b01      	subs	r3, #1
 80060ea:	041b      	lsls	r3, r3, #16
 80060ec:	431a      	orrs	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f2:	061b      	lsls	r3, r3, #24
 80060f4:	431a      	orrs	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	071b      	lsls	r3, r3, #28
 80060fc:	491b      	ldr	r1, [pc, #108]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006102:	4b1c      	ldr	r3, [pc, #112]	; (8006174 <HAL_RCC_OscConfig+0x4b8>)
 8006104:	2201      	movs	r2, #1
 8006106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006108:	f7fc f974 	bl	80023f4 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x466>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006110:	f7fc f970 	bl	80023f4 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x466>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e020      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006122:	4b12      	ldr	r3, [pc, #72]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0f0      	beq.n	8006110 <HAL_RCC_OscConfig+0x454>
 800612e:	e018      	b.n	8006162 <HAL_RCC_OscConfig+0x4a6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006130:	4b10      	ldr	r3, [pc, #64]	; (8006174 <HAL_RCC_OscConfig+0x4b8>)
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006136:	f7fc f95d 	bl	80023f4 <HAL_GetTick>
 800613a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800613c:	e008      	b.n	8006150 <HAL_RCC_OscConfig+0x494>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800613e:	f7fc f959 	bl	80023f4 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b02      	cmp	r3, #2
 800614a:	d901      	bls.n	8006150 <HAL_RCC_OscConfig+0x494>
          {
            return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e009      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006150:	4b06      	ldr	r3, [pc, #24]	; (800616c <HAL_RCC_OscConfig+0x4b0>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1f0      	bne.n	800613e <HAL_RCC_OscConfig+0x482>
 800615c:	e001      	b.n	8006162 <HAL_RCC_OscConfig+0x4a6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e000      	b.n	8006164 <HAL_RCC_OscConfig+0x4a8>
    }
  }
  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	40023800 	.word	0x40023800
 8006170:	40007000 	.word	0x40007000
 8006174:	42470060 	.word	0x42470060

08006178 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0U;
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]

  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t freq = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	60bb      	str	r3, [r7, #8]

  /* This variable is used to compute CKSTR bits of SAI CR1 according to
     ClockStrobing and AudioMode fields */
  uint32_t ckstr_bits = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	617b      	str	r3, [r7, #20]
  uint32_t syncen_bits = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	613b      	str	r3, [r7, #16]

  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <HAL_SAI_Init+0x22>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e107      	b.n	80063aa <HAL_SAI_Init+0x232>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if(hsai->State == HAL_SAI_STATE_RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d106      	bne.n	80061b4 <HAL_SAI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f006 faee 	bl	800c790 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2202      	movs	r2, #2
 80061b8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f8ff 	bl	80063c0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  SAI_BlockSynchroConfig(hsai);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 f932 	bl	800642c <SAI_BlockSynchroConfig>

  /* Configure Master Clock using the following formula :
     MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
     FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
     MCKDIV[3:0] = SAI_CK_x / FS * 512 */
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d027      	beq.n	8006220 <HAL_SAI_Init+0xa8>
  {
    /* Get SAI clock source based on Source clock selection from RCC */
    freq = SAI_GetInputClock(hsai);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 f96b 	bl	80064ac <SAI_GetInputClock>
 80061d6:	60b8      	str	r0, [r7, #8]

    /* (saiclocksource x 10) to keep Significant digits */
    tmpregisterGCR = (((freq * 10U) / ((hsai->Init.AudioFrequency) * 512U)));
 80061d8:	68ba      	ldr	r2, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	005b      	lsls	r3, r3, #1
 80061e2:	461a      	mov	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a1b      	ldr	r3, [r3, #32]
 80061e8:	025b      	lsls	r3, r3, #9
 80061ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ee:	60fb      	str	r3, [r7, #12]

    hsai->Init.Mckdiv = tmpregisterGCR / 10U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4a70      	ldr	r2, [pc, #448]	; (80063b4 <HAL_SAI_Init+0x23c>)
 80061f4:	fba2 2303 	umull	r2, r3, r2, r3
 80061f8:	08da      	lsrs	r2, r3, #3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if((tmpregisterGCR % 10U) > 8U)
 80061fe:	68f9      	ldr	r1, [r7, #12]
 8006200:	4b6c      	ldr	r3, [pc, #432]	; (80063b4 <HAL_SAI_Init+0x23c>)
 8006202:	fba3 2301 	umull	r2, r3, r3, r1
 8006206:	08da      	lsrs	r2, r3, #3
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	1aca      	subs	r2, r1, r3
 8006212:	2a08      	cmp	r2, #8
 8006214:	d904      	bls.n	8006220 <HAL_SAI_Init+0xa8>
    {
      hsai->Init.Mckdiv+= 1U;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621a:	1c5a      	adds	r2, r3, #1
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according to ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d003      	beq.n	8006230 <HAL_SAI_Init+0xb8>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	2b02      	cmp	r3, #2
 800622e:	d109      	bne.n	8006244 <HAL_SAI_Init+0xcc>
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U: SAI_xCR1_CKSTR;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_SAI_Init+0xc4>
 8006238:	2300      	movs	r3, #0
 800623a:	e001      	b.n	8006240 <HAL_SAI_Init+0xc8>
 800623c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006240:	617b      	str	r3, [r7, #20]
 8006242:	e008      	b.n	8006256 <HAL_SAI_Init+0xde>
  }
  else
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR: 0U;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006248:	2b01      	cmp	r3, #1
 800624a:	d102      	bne.n	8006252 <HAL_SAI_Init+0xda>
 800624c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006250:	e000      	b.n	8006254 <HAL_SAI_Init+0xdc>
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  switch(hsai->Init.Synchro)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	2b03      	cmp	r3, #3
 800625c:	d815      	bhi.n	800628a <HAL_SAI_Init+0x112>
 800625e:	a201      	add	r2, pc, #4	; (adr r2, 8006264 <HAL_SAI_Init+0xec>)
 8006260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006264:	08006275 	.word	0x08006275
 8006268:	0800627b 	.word	0x0800627b
 800626c:	08006283 	.word	0x08006283
 8006270:	08006283 	.word	0x08006283
  {
  case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	613b      	str	r3, [r7, #16]
    }
    break;
 8006278:	e008      	b.n	800628c <HAL_SAI_Init+0x114>
  case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800627a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800627e:	613b      	str	r3, [r7, #16]
    }
    break;
 8006280:	e004      	b.n	800628c <HAL_SAI_Init+0x114>
  case SAI_SYNCHRONOUS_EXT_SAI1 :
  case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006282:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006286:	613b      	str	r3, [r7, #16]
    }
    break;
 8006288:	e000      	b.n	800628c <HAL_SAI_Init+0x114>
  default:
    break;
 800628a:	bf00      	nop
  }

  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6819      	ldr	r1, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	4b48      	ldr	r3, [pc, #288]	; (80063b8 <HAL_SAI_Init+0x240>)
 8006298:	400b      	ands	r3, r1
 800629a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6819      	ldr	r1, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685a      	ldr	r2, [r3, #4]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062aa:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80062b0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b6:	431a      	orrs	r2, r3
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 80062c4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80062d0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d6:	051b      	lsls	r3, r3, #20
 80062d8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	6812      	ldr	r2, [r2, #0]
 80062ec:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80062f0:	f023 030f 	bic.w	r3, r3, #15
 80062f4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	6859      	ldr	r1, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	699a      	ldr	r2, [r3, #24]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6899      	ldr	r1, [r3, #8]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	4b27      	ldr	r3, [pc, #156]	; (80063bc <HAL_SAI_Init+0x244>)
 8006320:	400b      	ands	r3, r1
 8006322:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1U) |
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6899      	ldr	r1, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800632e:	1e5a      	subs	r2, r3, #1
                          hsai->FrameInit.FSOffset     |
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1U) |
 8006334:	431a      	orrs	r2, r3
                          hsai->FrameInit.FSDefinition |
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                          hsai->FrameInit.FSOffset     |
 800633a:	431a      	orrs	r2, r3
                          hsai->FrameInit.FSPolarity   |
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                          hsai->FrameInit.FSDefinition |
 8006340:	431a      	orrs	r2, r3
                          ((hsai->FrameInit.ActiveFrameLength - 1U) << 8U));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006346:	3b01      	subs	r3, #1
 8006348:	021b      	lsls	r3, r3, #8
                          hsai->FrameInit.FSPolarity   |
 800634a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1U) |
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	430a      	orrs	r2, r1
 8006352:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= ~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68d9      	ldr	r1, [r3, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	f24f 0320 	movw	r3, #61472	; 0xf020
 8006362:	400b      	ands	r3, r1
 8006364:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN );

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68d9      	ldr	r1, [r3, #12]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006374:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800637a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 800637c:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006382:	3b01      	subs	r3, #1
 8006384:	021b      	lsls	r3, r3, #8
 8006386:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	430a      	orrs	r2, r1
 800638e:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3718      	adds	r7, #24
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	cccccccd 	.word	0xcccccccd
 80063b8:	ff05c010 	.word	0xff05c010
 80063bc:	fff88000 	.word	0xfff88000

080063c0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80063c0:	b490      	push	{r4, r7}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7U/1000U);
 80063c8:	4b16      	ldr	r3, [pc, #88]	; (8006424 <SAI_Disable+0x64>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a16      	ldr	r2, [pc, #88]	; (8006428 <SAI_Disable+0x68>)
 80063ce:	fba2 2303 	umull	r2, r3, r2, r3
 80063d2:	0b1b      	lsrs	r3, r3, #12
 80063d4:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 80063d6:	2300      	movs	r3, #0
 80063d8:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063e8:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0U)
 80063ea:	4623      	mov	r3, r4
 80063ec:	1e5c      	subs	r4, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      status = HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	73fb      	strb	r3, [r7, #15]
      break;
 8006406:	e006      	b.n	8006416 <SAI_Disable+0x56>
    }
  } while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1e9      	bne.n	80063ea <SAI_Disable+0x2a>

  return status;
 8006416:	7bfb      	ldrb	r3, [r7, #15]
}
 8006418:	4618      	mov	r0, r3
 800641a:	3710      	adds	r7, #16
 800641c:	46bd      	mov	sp, r7
 800641e:	bc90      	pop	{r4, r7}
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	200005f0 	.word	0x200005f0
 8006428:	95cbec1b 	.word	0x95cbec1b

0800642c <SAI_BlockSynchroConfig>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.   
  * @retval SAI Clock Input 
  */
void SAI_BlockSynchroConfig(SAI_HandleTypeDef *hsai)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;

#if defined(STM32F446xx)  
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d007      	beq.n	800644c <SAI_BlockSynchroConfig+0x20>
 800643c:	2b01      	cmp	r3, #1
 800643e:	d302      	bcc.n	8006446 <SAI_BlockSynchroConfig+0x1a>
 8006440:	2b02      	cmp	r3, #2
 8006442:	d006      	beq.n	8006452 <SAI_BlockSynchroConfig+0x26>
 8006444:	e008      	b.n	8006458 <SAI_BlockSynchroConfig+0x2c>
  {
  case SAI_SYNCEXT_DISABLE :
    tmpregisterGCR = 0U;
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]
    break;
 800644a:	e008      	b.n	800645e <SAI_BlockSynchroConfig+0x32>
  case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
    tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800644c:	2310      	movs	r3, #16
 800644e:	60fb      	str	r3, [r7, #12]
    break;
 8006450:	e005      	b.n	800645e <SAI_BlockSynchroConfig+0x32>
  case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
    tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006452:	2320      	movs	r3, #32
 8006454:	60fb      	str	r3, [r7, #12]
    break;
 8006456:	e002      	b.n	800645e <SAI_BlockSynchroConfig+0x32>
  default:
    tmpregisterGCR = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	60fb      	str	r3, [r7, #12]
    break;
 800645c:	bf00      	nop
  }

  if((hsai->Init.Synchro) == SAI_SYNCHRONOUS_EXT_SAI2)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	2b03      	cmp	r3, #3
 8006464:	d103      	bne.n	800646e <SAI_BlockSynchroConfig+0x42>
  {
    tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f043 0301 	orr.w	r3, r3, #1
 800646c:	60fb      	str	r3, [r7, #12]
  }

  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a0a      	ldr	r2, [pc, #40]	; (800649c <SAI_BlockSynchroConfig+0x70>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d004      	beq.n	8006482 <SAI_BlockSynchroConfig+0x56>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a08      	ldr	r2, [pc, #32]	; (80064a0 <SAI_BlockSynchroConfig+0x74>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d103      	bne.n	800648a <SAI_BlockSynchroConfig+0x5e>
  {
    SAI1->GCR = tmpregisterGCR;
 8006482:	4a08      	ldr	r2, [pc, #32]	; (80064a4 <SAI_BlockSynchroConfig+0x78>)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6013      	str	r3, [r2, #0]
 8006488:	e002      	b.n	8006490 <SAI_BlockSynchroConfig+0x64>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 800648a:	4a07      	ldr	r2, [pc, #28]	; (80064a8 <SAI_BlockSynchroConfig+0x7c>)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6013      	str	r3, [r2, #0]
    tmpregisterGCR = 0U;
    break;
  }
  SAI1->GCR = tmpregisterGCR;
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */ 
}
 8006490:	bf00      	nop
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr
 800649c:	40015804 	.word	0x40015804
 80064a0:	40015824 	.word	0x40015824
 80064a4:	40015800 	.word	0x40015800
 80064a8:	40015c00 	.word	0x40015c00

080064ac <SAI_GetInputClock>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.   
  * @retval SAI Clock Input 
  */
uint32_t SAI_GetInputClock(SAI_HandleTypeDef *hsai)   
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t saiclocksource = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	60fb      	str	r3, [r7, #12]
  
#if defined(STM32F446xx)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a0a      	ldr	r2, [pc, #40]	; (80064e8 <SAI_GetInputClock+0x3c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d004      	beq.n	80064cc <SAI_GetInputClock+0x20>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a09      	ldr	r2, [pc, #36]	; (80064ec <SAI_GetInputClock+0x40>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d104      	bne.n	80064d6 <SAI_GetInputClock+0x2a>
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80064cc:	2004      	movs	r0, #4
 80064ce:	f7ff f837 	bl	8005540 <HAL_RCCEx_GetPeriphCLKFreq>
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	e003      	b.n	80064de <SAI_GetInputClock+0x32>
  }
  else /* SAI2_Block_A || SAI2_Block_B*/
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2); 
 80064d6:	2008      	movs	r0, #8
 80064d8:	f7ff f832 	bl	8005540 <HAL_RCCEx_GetPeriphCLKFreq>
 80064dc:	60f8      	str	r0, [r7, #12]
    saiclocksource = EXTERNAL_CLOCK_VALUE;
  }
#endif /* STM32F413xx || STM32F423xx */  
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
       /* the return result is the value of SAI clock */
  return saiclocksource;
 80064de:	68fb      	ldr	r3, [r7, #12]
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	40015804 	.word	0x40015804
 80064ec:	40015824 	.word	0x40015824

080064f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e056      	b.n	80065b0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800650e:	b2db      	uxtb	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d106      	bne.n	8006522 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f84b 	bl	80065b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2202      	movs	r2, #2
 8006526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006538:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	431a      	orrs	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	431a      	orrs	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	431a      	orrs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	431a      	orrs	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800655e:	431a      	orrs	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	69db      	ldr	r3, [r3, #28]
 8006564:	431a      	orrs	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	ea42 0103 	orr.w	r1, r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	0c1b      	lsrs	r3, r3, #16
 8006580:	f003 0104 	and.w	r1, r3, #4
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	430a      	orrs	r2, r1
 800658e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	69da      	ldr	r2, [r3, #28]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800659e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	4613      	mov	r3, r2
 80065d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d110      	bne.n	8006608 <HAL_SPI_Receive_DMA+0x3c>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065ee:	d10b      	bne.n	8006608 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2204      	movs	r2, #4
 80065f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80065f8:	88fb      	ldrh	r3, [r7, #6]
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	68b9      	ldr	r1, [r7, #8]
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f000 f8a4 	bl	800674c <HAL_SPI_TransmitReceive_DMA>
 8006604:	4603      	mov	r3, r0
 8006606:	e097      	b.n	8006738 <HAL_SPI_Receive_DMA+0x16c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800660e:	2b01      	cmp	r3, #1
 8006610:	d101      	bne.n	8006616 <HAL_SPI_Receive_DMA+0x4a>
 8006612:	2302      	movs	r3, #2
 8006614:	e090      	b.n	8006738 <HAL_SPI_Receive_DMA+0x16c>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2b01      	cmp	r3, #1
 8006628:	d002      	beq.n	8006630 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 800662a:	2302      	movs	r3, #2
 800662c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800662e:	e07e      	b.n	800672e <HAL_SPI_Receive_DMA+0x162>
  }

  if ((pData == NULL) || (Size == 0U))
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <HAL_SPI_Receive_DMA+0x70>
 8006636:	88fb      	ldrh	r3, [r7, #6]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d102      	bne.n	8006642 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006640:	e075      	b.n	800672e <HAL_SPI_Receive_DMA+0x162>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2204      	movs	r2, #4
 8006646:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	68ba      	ldr	r2, [r7, #8]
 8006654:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	88fa      	ldrh	r2, [r7, #6]
 800665a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	88fa      	ldrh	r2, [r7, #6]
 8006660:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006682:	d107      	bne.n	8006694 <HAL_SPI_Receive_DMA+0xc8>
  {
    SPI_1LINE_RX(hspi);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006692:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006698:	4a29      	ldr	r2, [pc, #164]	; (8006740 <HAL_SPI_Receive_DMA+0x174>)
 800669a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a0:	4a28      	ldr	r2, [pc, #160]	; (8006744 <HAL_SPI_Receive_DMA+0x178>)
 80066a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a8:	4a27      	ldr	r2, [pc, #156]	; (8006748 <HAL_SPI_Receive_DMA+0x17c>)
 80066aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066b0:	2200      	movs	r2, #0
 80066b2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	330c      	adds	r3, #12
 80066be:	4619      	mov	r1, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066ca:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80066cc:	f7fc f8de 	bl	800288c <HAL_DMA_Start_IT>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00c      	beq.n	80066f0 <HAL_SPI_Receive_DMA+0x124>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066da:	f043 0210 	orr.w	r2, r3, #16
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80066ee:	e01e      	b.n	800672e <HAL_SPI_Receive_DMA+0x162>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066fa:	2b40      	cmp	r3, #64	; 0x40
 80066fc:	d007      	beq.n	800670e <HAL_SPI_Receive_DMA+0x142>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800670c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f042 0220 	orr.w	r2, r2, #32
 800671c:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f042 0201 	orr.w	r2, r2, #1
 800672c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006736:	7dfb      	ldrb	r3, [r7, #23]
}
 8006738:	4618      	mov	r0, r3
 800673a:	3718      	adds	r7, #24
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	08006aed 	.word	0x08006aed
 8006744:	080069b5 	.word	0x080069b5
 8006748:	08006b25 	.word	0x08006b25

0800674c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
 8006758:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800675a:	2300      	movs	r3, #0
 800675c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <HAL_SPI_TransmitReceive_DMA+0x20>
 8006768:	2302      	movs	r3, #2
 800676a:	e0e3      	b.n	8006934 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800677a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006782:	7dbb      	ldrb	r3, [r7, #22]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d00d      	beq.n	80067a4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800678e:	d106      	bne.n	800679e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d102      	bne.n	800679e <HAL_SPI_TransmitReceive_DMA+0x52>
 8006798:	7dbb      	ldrb	r3, [r7, #22]
 800679a:	2b04      	cmp	r3, #4
 800679c:	d002      	beq.n	80067a4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800679e:	2302      	movs	r3, #2
 80067a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80067a2:	e0c2      	b.n	800692a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d005      	beq.n	80067b6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80067b0:	887b      	ldrh	r3, [r7, #2]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d102      	bne.n	80067bc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80067ba:	e0b6      	b.n	800692a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b04      	cmp	r3, #4
 80067c6:	d003      	beq.n	80067d0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2205      	movs	r2, #5
 80067cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	887a      	ldrh	r2, [r7, #2]
 80067e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	887a      	ldrh	r2, [r7, #2]
 80067e6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	887a      	ldrh	r2, [r7, #2]
 80067f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	887a      	ldrh	r2, [r7, #2]
 80067f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b04      	cmp	r3, #4
 8006810:	d108      	bne.n	8006824 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006816:	4a49      	ldr	r2, [pc, #292]	; (800693c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006818:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800681e:	4a48      	ldr	r2, [pc, #288]	; (8006940 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006820:	63da      	str	r2, [r3, #60]	; 0x3c
 8006822:	e007      	b.n	8006834 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006828:	4a46      	ldr	r2, [pc, #280]	; (8006944 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800682a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006830:	4a45      	ldr	r2, [pc, #276]	; (8006948 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8006832:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006838:	4a44      	ldr	r2, [pc, #272]	; (800694c <HAL_SPI_TransmitReceive_DMA+0x200>)
 800683a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006840:	2200      	movs	r2, #0
 8006842:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	330c      	adds	r3, #12
 800684e:	4619      	mov	r1, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800685a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800685c:	f7fc f816 	bl	800288c <HAL_DMA_Start_IT>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00c      	beq.n	8006880 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800686a:	f043 0210 	orr.w	r2, r3, #16
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800687e:	e054      	b.n	800692a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0201 	orr.w	r2, r2, #1
 800688e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006894:	2200      	movs	r2, #0
 8006896:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800689c:	2200      	movs	r2, #0
 800689e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068a4:	2200      	movs	r2, #0
 80068a6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068ac:	2200      	movs	r2, #0
 80068ae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b8:	4619      	mov	r1, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	330c      	adds	r3, #12
 80068c0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068c6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80068c8:	f7fb ffe0 	bl	800288c <HAL_DMA_Start_IT>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00c      	beq.n	80068ec <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d6:	f043 0210 	orr.w	r2, r3, #16
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80068ea:	e01e      	b.n	800692a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f6:	2b40      	cmp	r3, #64	; 0x40
 80068f8:	d007      	beq.n	800690a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006908:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f042 0220 	orr.w	r2, r2, #32
 8006918:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0202 	orr.w	r2, r2, #2
 8006928:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006932:	7dfb      	ldrb	r3, [r7, #23]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3718      	adds	r7, #24
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	08006aed 	.word	0x08006aed
 8006940:	080069b5 	.word	0x080069b5
 8006944:	08006b09 	.word	0x08006b09
 8006948:	08006a5d 	.word	0x08006a5d
 800694c:	08006b25 	.word	0x08006b25

08006950 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b084      	sub	sp, #16
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069c2:	f7fb fd17 	bl	80023f4 <HAL_GetTick>
 80069c6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069d6:	d03b      	beq.n	8006a50 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f022 0220 	bic.w	r2, r2, #32
 80069e6:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10d      	bne.n	8006a0c <SPI_DMAReceiveCplt+0x58>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069f8:	d108      	bne.n	8006a0c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f022 0203 	bic.w	r2, r2, #3
 8006a08:	605a      	str	r2, [r3, #4]
 8006a0a:	e007      	b.n	8006a1c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f022 0201 	bic.w	r2, r2, #1
 8006a1a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	2164      	movs	r1, #100	; 0x64
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 f909 	bl	8006c38 <SPI_EndRxTransaction>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d002      	beq.n	8006a32 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d003      	beq.n	8006a50 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f7ff ffa9 	bl	80069a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006a4e:	e002      	b.n	8006a56 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f7ff ff7d 	bl	8006950 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a68:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a6a:	f7fb fcc3 	bl	80023f4 <HAL_GetTick>
 8006a6e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a7e:	d02f      	beq.n	8006ae0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685a      	ldr	r2, [r3, #4]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 0220 	bic.w	r2, r2, #32
 8006a8e:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	2164      	movs	r1, #100	; 0x64
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f000 f935 	bl	8006d04 <SPI_EndRxTxTransaction>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d005      	beq.n	8006aac <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa4:	f043 0220 	orr.w	r2, r3, #32
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0203 	bic.w	r2, r2, #3
 8006aba:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f7ff ff61 	bl	80069a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006ade:	e002      	b.n	8006ae6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f7ff ff3f 	bl	8006964 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ae6:	3710      	adds	r7, #16
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f7ff ff3c 	bl	8006978 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b00:	bf00      	nop
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b14:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f7ff ff38 	bl	800698c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b1c:	bf00      	nop
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b30:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0203 	bic.w	r2, r2, #3
 8006b40:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b46:	f043 0210 	orr.w	r2, r3, #16
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006b56:	68f8      	ldr	r0, [r7, #12]
 8006b58:	f7ff ff22 	bl	80069a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b5c:	bf00      	nop
 8006b5e:	3710      	adds	r7, #16
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	603b      	str	r3, [r7, #0]
 8006b70:	4613      	mov	r3, r2
 8006b72:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b74:	e04c      	b.n	8006c10 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b7c:	d048      	beq.n	8006c10 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006b7e:	f7fb fc39 	bl	80023f4 <HAL_GetTick>
 8006b82:	4602      	mov	r2, r0
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d902      	bls.n	8006b94 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d13d      	bne.n	8006c10 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ba2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bac:	d111      	bne.n	8006bd2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bb6:	d004      	beq.n	8006bc2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc0:	d107      	bne.n	8006bd2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bda:	d10f      	bne.n	8006bfc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bea:	601a      	str	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e00f      	b.n	8006c30 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	68ba      	ldr	r2, [r7, #8]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	bf0c      	ite	eq
 8006c20:	2301      	moveq	r3, #1
 8006c22:	2300      	movne	r3, #0
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	461a      	mov	r2, r3
 8006c28:	79fb      	ldrb	r3, [r7, #7]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d1a3      	bne.n	8006b76 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c4c:	d111      	bne.n	8006c72 <SPI_EndRxTransaction+0x3a>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c56:	d004      	beq.n	8006c62 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c60:	d107      	bne.n	8006c72 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c70:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c7a:	d12a      	bne.n	8006cd2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c84:	d012      	beq.n	8006cac <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2180      	movs	r1, #128	; 0x80
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f7ff ff67 	bl	8006b64 <SPI_WaitFlagStateUntilTimeout>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d02d      	beq.n	8006cf8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ca0:	f043 0220 	orr.w	r2, r3, #32
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e026      	b.n	8006cfa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f7ff ff54 	bl	8006b64 <SPI_WaitFlagStateUntilTimeout>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d01a      	beq.n	8006cf8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cc6:	f043 0220 	orr.w	r2, r3, #32
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006cce:	2303      	movs	r3, #3
 8006cd0:	e013      	b.n	8006cfa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2101      	movs	r1, #1
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f7ff ff41 	bl	8006b64 <SPI_WaitFlagStateUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d007      	beq.n	8006cf8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cec:	f043 0220 	orr.w	r2, r3, #32
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e000      	b.n	8006cfa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3710      	adds	r7, #16
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
	...

08006d04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b088      	sub	sp, #32
 8006d08:	af02      	add	r7, sp, #8
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d10:	4b1b      	ldr	r3, [pc, #108]	; (8006d80 <SPI_EndRxTxTransaction+0x7c>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a1b      	ldr	r2, [pc, #108]	; (8006d84 <SPI_EndRxTxTransaction+0x80>)
 8006d16:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1a:	0d5b      	lsrs	r3, r3, #21
 8006d1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d20:	fb02 f303 	mul.w	r3, r2, r3
 8006d24:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2e:	d112      	bne.n	8006d56 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2200      	movs	r2, #0
 8006d38:	2180      	movs	r1, #128	; 0x80
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f7ff ff12 	bl	8006b64 <SPI_WaitFlagStateUntilTimeout>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d016      	beq.n	8006d74 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d4a:	f043 0220 	orr.w	r2, r3, #32
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e00f      	b.n	8006d76 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00a      	beq.n	8006d72 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d6c:	2b80      	cmp	r3, #128	; 0x80
 8006d6e:	d0f2      	beq.n	8006d56 <SPI_EndRxTxTransaction+0x52>
 8006d70:	e000      	b.n	8006d74 <SPI_EndRxTxTransaction+0x70>
        break;
 8006d72:	bf00      	nop
  }

  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3718      	adds	r7, #24
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	200005f0 	.word	0x200005f0
 8006d84:	165e9f81 	.word	0x165e9f81

08006d88 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2201      	movs	r2, #1
 8006d98:	6839      	ldr	r1, [r7, #0]
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 fead 	bl	8007afa <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a15      	ldr	r2, [pc, #84]	; (8006dfc <HAL_TIM_OC_Start+0x74>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d004      	beq.n	8006db4 <HAL_TIM_OC_Start+0x2c>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a14      	ldr	r2, [pc, #80]	; (8006e00 <HAL_TIM_OC_Start+0x78>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d101      	bne.n	8006db8 <HAL_TIM_OC_Start+0x30>
 8006db4:	2301      	movs	r3, #1
 8006db6:	e000      	b.n	8006dba <HAL_TIM_OC_Start+0x32>
 8006db8:	2300      	movs	r3, #0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d007      	beq.n	8006dce <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006dcc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f003 0307 	and.w	r3, r3, #7
 8006dd8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2b06      	cmp	r3, #6
 8006dde:	d007      	beq.n	8006df0 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f042 0201 	orr.w	r2, r2, #1
 8006dee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	40010000 	.word	0x40010000
 8006e00:	40010400 	.word	0x40010400

08006e04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b082      	sub	sp, #8
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e01d      	b.n	8006e52 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d106      	bne.n	8006e30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f815 	bl	8006e5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	3304      	adds	r3, #4
 8006e40:	4619      	mov	r1, r3
 8006e42:	4610      	mov	r0, r2
 8006e44:	f000 f9da 	bl	80071fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e5a:	b480      	push	{r7}
 8006e5c:	b083      	sub	sp, #12
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e62:	bf00      	nop
 8006e64:	370c      	adds	r7, #12
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr

08006e6e <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b084      	sub	sp, #16
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
 8006e76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	6839      	ldr	r1, [r7, #0]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 fe3a 	bl	8007afa <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f003 0307 	and.w	r3, r3, #7
 8006e90:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2b06      	cmp	r3, #6
 8006e96:	d007      	beq.n	8006ea8 <HAL_TIM_IC_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f042 0201 	orr.w	r2, r2, #1
 8006ea6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3710      	adds	r7, #16
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b084      	sub	sp, #16
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	60f8      	str	r0, [r7, #12]
 8006eba:	60b9      	str	r1, [r7, #8]
 8006ebc:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d101      	bne.n	8006ecc <HAL_TIM_IC_ConfigChannel+0x1a>
 8006ec8:	2302      	movs	r3, #2
 8006eca:	e08a      	b.n	8006fe2 <HAL_TIM_IC_ConfigChannel+0x130>
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d11b      	bne.n	8006f1a <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6818      	ldr	r0, [r3, #0]
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	6819      	ldr	r1, [r3, #0]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	685a      	ldr	r2, [r3, #4]
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	f000 fc59 	bl	80077a8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	699a      	ldr	r2, [r3, #24]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f022 020c 	bic.w	r2, r2, #12
 8006f04:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	6999      	ldr	r1, [r3, #24]
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	689a      	ldr	r2, [r3, #8]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	619a      	str	r2, [r3, #24]
 8006f18:	e05a      	b.n	8006fd0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d11c      	bne.n	8006f5a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6818      	ldr	r0, [r3, #0]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	6819      	ldr	r1, [r3, #0]
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	f000 fcdd 	bl	80078ee <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699a      	ldr	r2, [r3, #24]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006f42:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6999      	ldr	r1, [r3, #24]
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	021a      	lsls	r2, r3, #8
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	430a      	orrs	r2, r1
 8006f56:	619a      	str	r2, [r3, #24]
 8006f58:	e03a      	b.n	8006fd0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	d11b      	bne.n	8006f98 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6818      	ldr	r0, [r3, #0]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	6819      	ldr	r1, [r3, #0]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	685a      	ldr	r2, [r3, #4]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f000 fd2a 	bl	80079c8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	69da      	ldr	r2, [r3, #28]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 020c 	bic.w	r2, r2, #12
 8006f82:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	69d9      	ldr	r1, [r3, #28]
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	689a      	ldr	r2, [r3, #8]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	430a      	orrs	r2, r1
 8006f94:	61da      	str	r2, [r3, #28]
 8006f96:	e01b      	b.n	8006fd0 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6818      	ldr	r0, [r3, #0]
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	6819      	ldr	r1, [r3, #0]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	685a      	ldr	r2, [r3, #4]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	f000 fd4a 	bl	8007a40 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	69da      	ldr	r2, [r3, #28]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006fba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	69d9      	ldr	r1, [r3, #28]
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	021a      	lsls	r2, r3, #8
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	430a      	orrs	r2, r1
 8006fce:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
	...

08006fec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d101      	bne.n	8007006 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007002:	2302      	movs	r3, #2
 8007004:	e0b4      	b.n	8007170 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2201      	movs	r2, #1
 800700a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2202      	movs	r2, #2
 8007012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2b0c      	cmp	r3, #12
 800701a:	f200 809f 	bhi.w	800715c <HAL_TIM_PWM_ConfigChannel+0x170>
 800701e:	a201      	add	r2, pc, #4	; (adr r2, 8007024 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007024:	08007059 	.word	0x08007059
 8007028:	0800715d 	.word	0x0800715d
 800702c:	0800715d 	.word	0x0800715d
 8007030:	0800715d 	.word	0x0800715d
 8007034:	08007099 	.word	0x08007099
 8007038:	0800715d 	.word	0x0800715d
 800703c:	0800715d 	.word	0x0800715d
 8007040:	0800715d 	.word	0x0800715d
 8007044:	080070db 	.word	0x080070db
 8007048:	0800715d 	.word	0x0800715d
 800704c:	0800715d 	.word	0x0800715d
 8007050:	0800715d 	.word	0x0800715d
 8007054:	0800711b 	.word	0x0800711b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68b9      	ldr	r1, [r7, #8]
 800705e:	4618      	mov	r0, r3
 8007060:	f000 f96c 	bl	800733c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699a      	ldr	r2, [r3, #24]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0208 	orr.w	r2, r2, #8
 8007072:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	699a      	ldr	r2, [r3, #24]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0204 	bic.w	r2, r2, #4
 8007082:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6999      	ldr	r1, [r3, #24]
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	691a      	ldr	r2, [r3, #16]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	619a      	str	r2, [r3, #24]
      break;
 8007096:	e062      	b.n	800715e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68b9      	ldr	r1, [r7, #8]
 800709e:	4618      	mov	r0, r3
 80070a0:	f000 f9bc 	bl	800741c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	699a      	ldr	r2, [r3, #24]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	699a      	ldr	r2, [r3, #24]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6999      	ldr	r1, [r3, #24]
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	021a      	lsls	r2, r3, #8
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	430a      	orrs	r2, r1
 80070d6:	619a      	str	r2, [r3, #24]
      break;
 80070d8:	e041      	b.n	800715e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68b9      	ldr	r1, [r7, #8]
 80070e0:	4618      	mov	r0, r3
 80070e2:	f000 fa11 	bl	8007508 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	69da      	ldr	r2, [r3, #28]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f042 0208 	orr.w	r2, r2, #8
 80070f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69da      	ldr	r2, [r3, #28]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0204 	bic.w	r2, r2, #4
 8007104:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	69d9      	ldr	r1, [r3, #28]
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	691a      	ldr	r2, [r3, #16]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	430a      	orrs	r2, r1
 8007116:	61da      	str	r2, [r3, #28]
      break;
 8007118:	e021      	b.n	800715e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	4618      	mov	r0, r3
 8007122:	f000 fa65 	bl	80075f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69da      	ldr	r2, [r3, #28]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007134:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69da      	ldr	r2, [r3, #28]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	69d9      	ldr	r1, [r3, #28]
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	691b      	ldr	r3, [r3, #16]
 8007150:	021a      	lsls	r2, r3, #8
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	430a      	orrs	r2, r1
 8007158:	61da      	str	r2, [r3, #28]
      break;
 800715a:	e000      	b.n	800715e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800715c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007188:	2b01      	cmp	r3, #1
 800718a:	d101      	bne.n	8007190 <HAL_TIM_SlaveConfigSynchro+0x18>
 800718c:	2302      	movs	r3, #2
 800718e:	e031      	b.n	80071f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2202      	movs	r2, #2
 800719c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80071a0:	6839      	ldr	r1, [r7, #0]
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fa7a 	bl	800769c <TIM_SlaveTimer_SetConfig>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d009      	beq.n	80071c2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e018      	b.n	80071f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68da      	ldr	r2, [r3, #12]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071d0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68da      	ldr	r2, [r3, #12]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80071e0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3708      	adds	r7, #8
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a40      	ldr	r2, [pc, #256]	; (8007310 <TIM_Base_SetConfig+0x114>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d013      	beq.n	800723c <TIM_Base_SetConfig+0x40>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800721a:	d00f      	beq.n	800723c <TIM_Base_SetConfig+0x40>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a3d      	ldr	r2, [pc, #244]	; (8007314 <TIM_Base_SetConfig+0x118>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d00b      	beq.n	800723c <TIM_Base_SetConfig+0x40>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	4a3c      	ldr	r2, [pc, #240]	; (8007318 <TIM_Base_SetConfig+0x11c>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d007      	beq.n	800723c <TIM_Base_SetConfig+0x40>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4a3b      	ldr	r2, [pc, #236]	; (800731c <TIM_Base_SetConfig+0x120>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d003      	beq.n	800723c <TIM_Base_SetConfig+0x40>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a3a      	ldr	r2, [pc, #232]	; (8007320 <TIM_Base_SetConfig+0x124>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d108      	bne.n	800724e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	4313      	orrs	r3, r2
 800724c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a2f      	ldr	r2, [pc, #188]	; (8007310 <TIM_Base_SetConfig+0x114>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d02b      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800725c:	d027      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a2c      	ldr	r2, [pc, #176]	; (8007314 <TIM_Base_SetConfig+0x118>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d023      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a2b      	ldr	r2, [pc, #172]	; (8007318 <TIM_Base_SetConfig+0x11c>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d01f      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a2a      	ldr	r2, [pc, #168]	; (800731c <TIM_Base_SetConfig+0x120>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d01b      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a29      	ldr	r2, [pc, #164]	; (8007320 <TIM_Base_SetConfig+0x124>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d017      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a28      	ldr	r2, [pc, #160]	; (8007324 <TIM_Base_SetConfig+0x128>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d013      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a27      	ldr	r2, [pc, #156]	; (8007328 <TIM_Base_SetConfig+0x12c>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00f      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a26      	ldr	r2, [pc, #152]	; (800732c <TIM_Base_SetConfig+0x130>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d00b      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a25      	ldr	r2, [pc, #148]	; (8007330 <TIM_Base_SetConfig+0x134>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d007      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a24      	ldr	r2, [pc, #144]	; (8007334 <TIM_Base_SetConfig+0x138>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d003      	beq.n	80072ae <TIM_Base_SetConfig+0xb2>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a23      	ldr	r2, [pc, #140]	; (8007338 <TIM_Base_SetConfig+0x13c>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d108      	bne.n	80072c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	4313      	orrs	r3, r2
 80072be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	689a      	ldr	r2, [r3, #8]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4a0a      	ldr	r2, [pc, #40]	; (8007310 <TIM_Base_SetConfig+0x114>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d003      	beq.n	80072f4 <TIM_Base_SetConfig+0xf8>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a0c      	ldr	r2, [pc, #48]	; (8007320 <TIM_Base_SetConfig+0x124>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d103      	bne.n	80072fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	691a      	ldr	r2, [r3, #16]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	615a      	str	r2, [r3, #20]
}
 8007302:	bf00      	nop
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	40010000 	.word	0x40010000
 8007314:	40000400 	.word	0x40000400
 8007318:	40000800 	.word	0x40000800
 800731c:	40000c00 	.word	0x40000c00
 8007320:	40010400 	.word	0x40010400
 8007324:	40014000 	.word	0x40014000
 8007328:	40014400 	.word	0x40014400
 800732c:	40014800 	.word	0x40014800
 8007330:	40001800 	.word	0x40001800
 8007334:	40001c00 	.word	0x40001c00
 8007338:	40002000 	.word	0x40002000

0800733c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a1b      	ldr	r3, [r3, #32]
 800734a:	f023 0201 	bic.w	r2, r3, #1
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a1b      	ldr	r3, [r3, #32]
 8007356:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800736a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f023 0303 	bic.w	r3, r3, #3
 8007372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	4313      	orrs	r3, r2
 800737c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f023 0302 	bic.w	r3, r3, #2
 8007384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	4313      	orrs	r3, r2
 800738e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a20      	ldr	r2, [pc, #128]	; (8007414 <TIM_OC1_SetConfig+0xd8>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d003      	beq.n	80073a0 <TIM_OC1_SetConfig+0x64>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a1f      	ldr	r2, [pc, #124]	; (8007418 <TIM_OC1_SetConfig+0xdc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d10c      	bne.n	80073ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	f023 0308 	bic.w	r3, r3, #8
 80073a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f023 0304 	bic.w	r3, r3, #4
 80073b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a15      	ldr	r2, [pc, #84]	; (8007414 <TIM_OC1_SetConfig+0xd8>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d003      	beq.n	80073ca <TIM_OC1_SetConfig+0x8e>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a14      	ldr	r2, [pc, #80]	; (8007418 <TIM_OC1_SetConfig+0xdc>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d111      	bne.n	80073ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	693a      	ldr	r2, [r7, #16]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	621a      	str	r2, [r3, #32]
}
 8007408:	bf00      	nop
 800740a:	371c      	adds	r7, #28
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr
 8007414:	40010000 	.word	0x40010000
 8007418:	40010400 	.word	0x40010400

0800741c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800741c:	b480      	push	{r7}
 800741e:	b087      	sub	sp, #28
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	f023 0210 	bic.w	r2, r3, #16
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a1b      	ldr	r3, [r3, #32]
 8007436:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800744a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007452:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	021b      	lsls	r3, r3, #8
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	4313      	orrs	r3, r2
 800745e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f023 0320 	bic.w	r3, r3, #32
 8007466:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	011b      	lsls	r3, r3, #4
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	4313      	orrs	r3, r2
 8007472:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a22      	ldr	r2, [pc, #136]	; (8007500 <TIM_OC2_SetConfig+0xe4>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d003      	beq.n	8007484 <TIM_OC2_SetConfig+0x68>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a21      	ldr	r2, [pc, #132]	; (8007504 <TIM_OC2_SetConfig+0xe8>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d10d      	bne.n	80074a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800748a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	011b      	lsls	r3, r3, #4
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	4313      	orrs	r3, r2
 8007496:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800749e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a17      	ldr	r2, [pc, #92]	; (8007500 <TIM_OC2_SetConfig+0xe4>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d003      	beq.n	80074b0 <TIM_OC2_SetConfig+0x94>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a16      	ldr	r2, [pc, #88]	; (8007504 <TIM_OC2_SetConfig+0xe8>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d113      	bne.n	80074d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	699b      	ldr	r3, [r3, #24]
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	621a      	str	r2, [r3, #32]
}
 80074f2:	bf00      	nop
 80074f4:	371c      	adds	r7, #28
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40010000 	.word	0x40010000
 8007504:	40010400 	.word	0x40010400

08007508 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007508:	b480      	push	{r7}
 800750a:	b087      	sub	sp, #28
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a1b      	ldr	r3, [r3, #32]
 8007522:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f023 0303 	bic.w	r3, r3, #3
 800753e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	021b      	lsls	r3, r3, #8
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	4313      	orrs	r3, r2
 800755c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a21      	ldr	r2, [pc, #132]	; (80075e8 <TIM_OC3_SetConfig+0xe0>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d003      	beq.n	800756e <TIM_OC3_SetConfig+0x66>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a20      	ldr	r2, [pc, #128]	; (80075ec <TIM_OC3_SetConfig+0xe4>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d10d      	bne.n	800758a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007574:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	021b      	lsls	r3, r3, #8
 800757c:	697a      	ldr	r2, [r7, #20]
 800757e:	4313      	orrs	r3, r2
 8007580:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007588:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a16      	ldr	r2, [pc, #88]	; (80075e8 <TIM_OC3_SetConfig+0xe0>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d003      	beq.n	800759a <TIM_OC3_SetConfig+0x92>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a15      	ldr	r2, [pc, #84]	; (80075ec <TIM_OC3_SetConfig+0xe4>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d113      	bne.n	80075c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	011b      	lsls	r3, r3, #4
 80075b0:	693a      	ldr	r2, [r7, #16]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	011b      	lsls	r3, r3, #4
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	4313      	orrs	r3, r2
 80075c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	685a      	ldr	r2, [r3, #4]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	697a      	ldr	r2, [r7, #20]
 80075da:	621a      	str	r2, [r3, #32]
}
 80075dc:	bf00      	nop
 80075de:	371c      	adds	r7, #28
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	40010000 	.word	0x40010000
 80075ec:	40010400 	.word	0x40010400

080075f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b087      	sub	sp, #28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800761e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007626:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	021b      	lsls	r3, r3, #8
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800763a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	031b      	lsls	r3, r3, #12
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a12      	ldr	r2, [pc, #72]	; (8007694 <TIM_OC4_SetConfig+0xa4>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d003      	beq.n	8007658 <TIM_OC4_SetConfig+0x68>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a11      	ldr	r2, [pc, #68]	; (8007698 <TIM_OC4_SetConfig+0xa8>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d109      	bne.n	800766c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800765e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	019b      	lsls	r3, r3, #6
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	4313      	orrs	r3, r2
 800766a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	697a      	ldr	r2, [r7, #20]
 8007670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	685a      	ldr	r2, [r3, #4]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	621a      	str	r2, [r3, #32]
}
 8007686:	bf00      	nop
 8007688:	371c      	adds	r7, #28
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	40010000 	.word	0x40010000
 8007698:	40010400 	.word	0x40010400

0800769c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b086      	sub	sp, #24
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076b4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	4313      	orrs	r3, r2
 80076be:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	f023 0307 	bic.w	r3, r3, #7
 80076c6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	2b30      	cmp	r3, #48	; 0x30
 80076e0:	d05c      	beq.n	800779c <TIM_SlaveTimer_SetConfig+0x100>
 80076e2:	2b30      	cmp	r3, #48	; 0x30
 80076e4:	d806      	bhi.n	80076f4 <TIM_SlaveTimer_SetConfig+0x58>
 80076e6:	2b10      	cmp	r3, #16
 80076e8:	d058      	beq.n	800779c <TIM_SlaveTimer_SetConfig+0x100>
 80076ea:	2b20      	cmp	r3, #32
 80076ec:	d056      	beq.n	800779c <TIM_SlaveTimer_SetConfig+0x100>
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d054      	beq.n	800779c <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 80076f2:	e054      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 80076f4:	2b50      	cmp	r3, #80	; 0x50
 80076f6:	d03d      	beq.n	8007774 <TIM_SlaveTimer_SetConfig+0xd8>
 80076f8:	2b50      	cmp	r3, #80	; 0x50
 80076fa:	d802      	bhi.n	8007702 <TIM_SlaveTimer_SetConfig+0x66>
 80076fc:	2b40      	cmp	r3, #64	; 0x40
 80076fe:	d010      	beq.n	8007722 <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007700:	e04d      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007702:	2b60      	cmp	r3, #96	; 0x60
 8007704:	d040      	beq.n	8007788 <TIM_SlaveTimer_SetConfig+0xec>
 8007706:	2b70      	cmp	r3, #112	; 0x70
 8007708:	d000      	beq.n	800770c <TIM_SlaveTimer_SetConfig+0x70>
      break;
 800770a:	e048      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6818      	ldr	r0, [r3, #0]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	68d9      	ldr	r1, [r3, #12]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	f000 f9cd 	bl	8007aba <TIM_ETR_SetConfig>
      break;
 8007720:	e03d      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b05      	cmp	r3, #5
 8007728:	d101      	bne.n	800772e <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e038      	b.n	80077a0 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6a1b      	ldr	r3, [r3, #32]
 8007734:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	6a1a      	ldr	r2, [r3, #32]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 0201 	bic.w	r2, r2, #1
 8007744:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007754:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	011b      	lsls	r3, r3, #4
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	4313      	orrs	r3, r2
 8007760:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	621a      	str	r2, [r3, #32]
      break;
 8007772:	e014      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6818      	ldr	r0, [r3, #0]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	6899      	ldr	r1, [r3, #8]
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	461a      	mov	r2, r3
 8007782:	f000 f885 	bl	8007890 <TIM_TI1_ConfigInputStage>
      break;
 8007786:	e00a      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6818      	ldr	r0, [r3, #0]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	6899      	ldr	r1, [r3, #8]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	461a      	mov	r2, r3
 8007796:	f000 f8e7 	bl	8007968 <TIM_TI2_ConfigInputStage>
      break;
 800779a:	e000      	b.n	800779e <TIM_SlaveTimer_SetConfig+0x102>
      break;
 800779c:	bf00      	nop
  }
  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b087      	sub	sp, #28
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	607a      	str	r2, [r7, #4]
 80077b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
 80077ba:	f023 0201 	bic.w	r2, r3, #1
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	699b      	ldr	r3, [r3, #24]
 80077c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	4a28      	ldr	r2, [pc, #160]	; (8007874 <TIM_TI1_SetConfig+0xcc>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d01b      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077dc:	d017      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	4a25      	ldr	r2, [pc, #148]	; (8007878 <TIM_TI1_SetConfig+0xd0>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d013      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4a24      	ldr	r2, [pc, #144]	; (800787c <TIM_TI1_SetConfig+0xd4>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d00f      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	4a23      	ldr	r2, [pc, #140]	; (8007880 <TIM_TI1_SetConfig+0xd8>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d00b      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4a22      	ldr	r2, [pc, #136]	; (8007884 <TIM_TI1_SetConfig+0xdc>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d007      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	4a21      	ldr	r2, [pc, #132]	; (8007888 <TIM_TI1_SetConfig+0xe0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d003      	beq.n	800780e <TIM_TI1_SetConfig+0x66>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a20      	ldr	r2, [pc, #128]	; (800788c <TIM_TI1_SetConfig+0xe4>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d101      	bne.n	8007812 <TIM_TI1_SetConfig+0x6a>
 800780e:	2301      	movs	r3, #1
 8007810:	e000      	b.n	8007814 <TIM_TI1_SetConfig+0x6c>
 8007812:	2300      	movs	r3, #0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d008      	beq.n	800782a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	f023 0303 	bic.w	r3, r3, #3
 800781e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4313      	orrs	r3, r2
 8007826:	617b      	str	r3, [r7, #20]
 8007828:	e003      	b.n	8007832 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	f043 0301 	orr.w	r3, r3, #1
 8007830:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007838:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	011b      	lsls	r3, r3, #4
 800783e:	b2db      	uxtb	r3, r3
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	f023 030a 	bic.w	r3, r3, #10
 800784c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	f003 030a 	and.w	r3, r3, #10
 8007854:	693a      	ldr	r2, [r7, #16]
 8007856:	4313      	orrs	r3, r2
 8007858:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	693a      	ldr	r2, [r7, #16]
 8007864:	621a      	str	r2, [r3, #32]
}
 8007866:	bf00      	nop
 8007868:	371c      	adds	r7, #28
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	40010000 	.word	0x40010000
 8007878:	40000400 	.word	0x40000400
 800787c:	40000800 	.word	0x40000800
 8007880:	40000c00 	.word	0x40000c00
 8007884:	40010400 	.word	0x40010400
 8007888:	40014000 	.word	0x40014000
 800788c:	40001800 	.word	0x40001800

08007890 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007890:	b480      	push	{r7}
 8007892:	b087      	sub	sp, #28
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6a1b      	ldr	r3, [r3, #32]
 80078a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	f023 0201 	bic.w	r2, r3, #1
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	011b      	lsls	r3, r3, #4
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f023 030a 	bic.w	r3, r3, #10
 80078cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	697a      	ldr	r2, [r7, #20]
 80078e0:	621a      	str	r2, [r3, #32]
}
 80078e2:	bf00      	nop
 80078e4:	371c      	adds	r7, #28
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr

080078ee <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078ee:	b480      	push	{r7}
 80078f0:	b087      	sub	sp, #28
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	60f8      	str	r0, [r7, #12]
 80078f6:	60b9      	str	r1, [r7, #8]
 80078f8:	607a      	str	r2, [r7, #4]
 80078fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
 8007900:	f023 0210 	bic.w	r2, r3, #16
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800791a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	021b      	lsls	r3, r3, #8
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800792c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	031b      	lsls	r3, r3, #12
 8007932:	b29b      	uxth	r3, r3
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007940:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	011b      	lsls	r3, r3, #4
 8007946:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	4313      	orrs	r3, r2
 800794e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	621a      	str	r2, [r3, #32]
}
 800795c:	bf00      	nop
 800795e:	371c      	adds	r7, #28
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	f023 0210 	bic.w	r2, r3, #16
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007992:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	031b      	lsls	r3, r3, #12
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	4313      	orrs	r3, r2
 800799c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	011b      	lsls	r3, r3, #4
 80079aa:	693a      	ldr	r2, [r7, #16]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	621a      	str	r2, [r3, #32]
}
 80079bc:	bf00      	nop
 80079be:	371c      	adds	r7, #28
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b087      	sub	sp, #28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	607a      	str	r2, [r7, #4]
 80079d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	69db      	ldr	r3, [r3, #28]
 80079e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6a1b      	ldr	r3, [r3, #32]
 80079ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	f023 0303 	bic.w	r3, r3, #3
 80079f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a04:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	011b      	lsls	r3, r3, #4
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007a18:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	021b      	lsls	r3, r3, #8
 8007a1e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	621a      	str	r2, [r3, #32]
}
 8007a34:	bf00      	nop
 8007a36:	371c      	adds	r7, #28
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
 8007a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	69db      	ldr	r3, [r3, #28]
 8007a5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a6c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a7e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	031b      	lsls	r3, r3, #12
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007a92:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	031b      	lsls	r3, r3, #12
 8007a98:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	697a      	ldr	r2, [r7, #20]
 8007aa6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	621a      	str	r2, [r3, #32]
}
 8007aae:	bf00      	nop
 8007ab0:	371c      	adds	r7, #28
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b087      	sub	sp, #28
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60f8      	str	r0, [r7, #12]
 8007ac2:	60b9      	str	r1, [r7, #8]
 8007ac4:	607a      	str	r2, [r7, #4]
 8007ac6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ad4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	021a      	lsls	r2, r3, #8
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	431a      	orrs	r2, r3
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	609a      	str	r2, [r3, #8]
}
 8007aee:	bf00      	nop
 8007af0:	371c      	adds	r7, #28
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr

08007afa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b087      	sub	sp, #28
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	f003 031f 	and.w	r3, r3, #31
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b12:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6a1a      	ldr	r2, [r3, #32]
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	43db      	mvns	r3, r3
 8007b1c:	401a      	ands	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a1a      	ldr	r2, [r3, #32]
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	f003 031f 	and.w	r3, r3, #31
 8007b2c:	6879      	ldr	r1, [r7, #4]
 8007b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8007b32:	431a      	orrs	r2, r3
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	621a      	str	r2, [r3, #32]
}
 8007b38:	bf00      	nop
 8007b3a:	371c      	adds	r7, #28
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d101      	bne.n	8007b56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	e03f      	b.n	8007bd6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d106      	bne.n	8007b70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f004 ffca 	bl	800cb04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2224      	movs	r2, #36	; 0x24
 8007b74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68da      	ldr	r2, [r3, #12]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 f90b 	bl	8007da4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	695a      	ldr	r2, [r3, #20]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68da      	ldr	r2, [r3, #12]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2220      	movs	r2, #32
 8007bd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3708      	adds	r7, #8
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b088      	sub	sp, #32
 8007be2:	af02      	add	r7, sp, #8
 8007be4:	60f8      	str	r0, [r7, #12]
 8007be6:	60b9      	str	r1, [r7, #8]
 8007be8:	603b      	str	r3, [r7, #0]
 8007bea:	4613      	mov	r3, r2
 8007bec:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b20      	cmp	r3, #32
 8007bfc:	f040 8083 	bne.w	8007d06 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d002      	beq.n	8007c0c <HAL_UART_Transmit+0x2e>
 8007c06:	88fb      	ldrh	r3, [r7, #6]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e07b      	b.n	8007d08 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d101      	bne.n	8007c1e <HAL_UART_Transmit+0x40>
 8007c1a:	2302      	movs	r3, #2
 8007c1c:	e074      	b.n	8007d08 <HAL_UART_Transmit+0x12a>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2221      	movs	r2, #33	; 0x21
 8007c30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007c34:	f7fa fbde 	bl	80023f4 <HAL_GetTick>
 8007c38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	88fa      	ldrh	r2, [r7, #6]
 8007c3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	88fa      	ldrh	r2, [r7, #6]
 8007c44:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8007c4e:	e042      	b.n	8007cd6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	3b01      	subs	r3, #1
 8007c58:	b29a      	uxth	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c66:	d122      	bne.n	8007cae <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	2180      	movs	r1, #128	; 0x80
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 f84c 	bl	8007d10 <UART_WaitOnFlagUntilTimeout>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e042      	b.n	8007d08 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	881b      	ldrh	r3, [r3, #0]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c94:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d103      	bne.n	8007ca6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	3302      	adds	r3, #2
 8007ca2:	60bb      	str	r3, [r7, #8]
 8007ca4:	e017      	b.n	8007cd6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	60bb      	str	r3, [r7, #8]
 8007cac:	e013      	b.n	8007cd6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	9300      	str	r3, [sp, #0]
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	2180      	movs	r1, #128	; 0x80
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f000 f829 	bl	8007d10 <UART_WaitOnFlagUntilTimeout>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d001      	beq.n	8007cc8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	e01f      	b.n	8007d08 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	60ba      	str	r2, [r7, #8]
 8007cce:	781a      	ldrb	r2, [r3, #0]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1b7      	bne.n	8007c50 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	2140      	movs	r1, #64	; 0x40
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 f810 	bl	8007d10 <UART_WaitOnFlagUntilTimeout>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e006      	b.n	8007d08 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007d02:	2300      	movs	r3, #0
 8007d04:	e000      	b.n	8007d08 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007d06:	2302      	movs	r3, #2
  }
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3718      	adds	r7, #24
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b084      	sub	sp, #16
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	603b      	str	r3, [r7, #0]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d20:	e02c      	b.n	8007d7c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d28:	d028      	beq.n	8007d7c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d007      	beq.n	8007d40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d30:	f7fa fb60 	bl	80023f4 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	69ba      	ldr	r2, [r7, #24]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d21d      	bcs.n	8007d7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68da      	ldr	r2, [r3, #12]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d4e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	695a      	ldr	r2, [r3, #20]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 0201 	bic.w	r2, r2, #1
 8007d5e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2220      	movs	r2, #32
 8007d6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	e00f      	b.n	8007d9c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	4013      	ands	r3, r2
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	bf0c      	ite	eq
 8007d8c:	2301      	moveq	r3, #1
 8007d8e:	2300      	movne	r3, #0
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	461a      	mov	r2, r3
 8007d94:	79fb      	ldrb	r3, [r7, #7]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d0c3      	beq.n	8007d22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da8:	b085      	sub	sp, #20
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	691b      	ldr	r3, [r3, #16]
 8007db4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	689a      	ldr	r2, [r3, #8]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	431a      	orrs	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	431a      	orrs	r2, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	69db      	ldr	r3, [r3, #28]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007de6:	f023 030c 	bic.w	r3, r3, #12
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	6812      	ldr	r2, [r2, #0]
 8007dee:	68f9      	ldr	r1, [r7, #12]
 8007df0:	430b      	orrs	r3, r1
 8007df2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	699a      	ldr	r2, [r3, #24]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	69db      	ldr	r3, [r3, #28]
 8007e0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e12:	f040 818b 	bne.w	800812c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4ac1      	ldr	r2, [pc, #772]	; (8008120 <UART_SetConfig+0x37c>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d005      	beq.n	8007e2c <UART_SetConfig+0x88>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4abf      	ldr	r2, [pc, #764]	; (8008124 <UART_SetConfig+0x380>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	f040 80bd 	bne.w	8007fa6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e2c:	f7fc ff84 	bl	8004d38 <HAL_RCC_GetPCLK2Freq>
 8007e30:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	461d      	mov	r5, r3
 8007e36:	f04f 0600 	mov.w	r6, #0
 8007e3a:	46a8      	mov	r8, r5
 8007e3c:	46b1      	mov	r9, r6
 8007e3e:	eb18 0308 	adds.w	r3, r8, r8
 8007e42:	eb49 0409 	adc.w	r4, r9, r9
 8007e46:	4698      	mov	r8, r3
 8007e48:	46a1      	mov	r9, r4
 8007e4a:	eb18 0805 	adds.w	r8, r8, r5
 8007e4e:	eb49 0906 	adc.w	r9, r9, r6
 8007e52:	f04f 0100 	mov.w	r1, #0
 8007e56:	f04f 0200 	mov.w	r2, #0
 8007e5a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007e5e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007e62:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007e66:	4688      	mov	r8, r1
 8007e68:	4691      	mov	r9, r2
 8007e6a:	eb18 0005 	adds.w	r0, r8, r5
 8007e6e:	eb49 0106 	adc.w	r1, r9, r6
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	461d      	mov	r5, r3
 8007e78:	f04f 0600 	mov.w	r6, #0
 8007e7c:	196b      	adds	r3, r5, r5
 8007e7e:	eb46 0406 	adc.w	r4, r6, r6
 8007e82:	461a      	mov	r2, r3
 8007e84:	4623      	mov	r3, r4
 8007e86:	f7f8 ff1f 	bl	8000cc8 <__aeabi_uldivmod>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	460c      	mov	r4, r1
 8007e8e:	461a      	mov	r2, r3
 8007e90:	4ba5      	ldr	r3, [pc, #660]	; (8008128 <UART_SetConfig+0x384>)
 8007e92:	fba3 2302 	umull	r2, r3, r3, r2
 8007e96:	095b      	lsrs	r3, r3, #5
 8007e98:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	461d      	mov	r5, r3
 8007ea0:	f04f 0600 	mov.w	r6, #0
 8007ea4:	46a9      	mov	r9, r5
 8007ea6:	46b2      	mov	sl, r6
 8007ea8:	eb19 0309 	adds.w	r3, r9, r9
 8007eac:	eb4a 040a 	adc.w	r4, sl, sl
 8007eb0:	4699      	mov	r9, r3
 8007eb2:	46a2      	mov	sl, r4
 8007eb4:	eb19 0905 	adds.w	r9, r9, r5
 8007eb8:	eb4a 0a06 	adc.w	sl, sl, r6
 8007ebc:	f04f 0100 	mov.w	r1, #0
 8007ec0:	f04f 0200 	mov.w	r2, #0
 8007ec4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ec8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007ecc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007ed0:	4689      	mov	r9, r1
 8007ed2:	4692      	mov	sl, r2
 8007ed4:	eb19 0005 	adds.w	r0, r9, r5
 8007ed8:	eb4a 0106 	adc.w	r1, sl, r6
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	461d      	mov	r5, r3
 8007ee2:	f04f 0600 	mov.w	r6, #0
 8007ee6:	196b      	adds	r3, r5, r5
 8007ee8:	eb46 0406 	adc.w	r4, r6, r6
 8007eec:	461a      	mov	r2, r3
 8007eee:	4623      	mov	r3, r4
 8007ef0:	f7f8 feea 	bl	8000cc8 <__aeabi_uldivmod>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	461a      	mov	r2, r3
 8007efa:	4b8b      	ldr	r3, [pc, #556]	; (8008128 <UART_SetConfig+0x384>)
 8007efc:	fba3 1302 	umull	r1, r3, r3, r2
 8007f00:	095b      	lsrs	r3, r3, #5
 8007f02:	2164      	movs	r1, #100	; 0x64
 8007f04:	fb01 f303 	mul.w	r3, r1, r3
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	00db      	lsls	r3, r3, #3
 8007f0c:	3332      	adds	r3, #50	; 0x32
 8007f0e:	4a86      	ldr	r2, [pc, #536]	; (8008128 <UART_SetConfig+0x384>)
 8007f10:	fba2 2303 	umull	r2, r3, r2, r3
 8007f14:	095b      	lsrs	r3, r3, #5
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f1c:	4498      	add	r8, r3
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	461d      	mov	r5, r3
 8007f22:	f04f 0600 	mov.w	r6, #0
 8007f26:	46a9      	mov	r9, r5
 8007f28:	46b2      	mov	sl, r6
 8007f2a:	eb19 0309 	adds.w	r3, r9, r9
 8007f2e:	eb4a 040a 	adc.w	r4, sl, sl
 8007f32:	4699      	mov	r9, r3
 8007f34:	46a2      	mov	sl, r4
 8007f36:	eb19 0905 	adds.w	r9, r9, r5
 8007f3a:	eb4a 0a06 	adc.w	sl, sl, r6
 8007f3e:	f04f 0100 	mov.w	r1, #0
 8007f42:	f04f 0200 	mov.w	r2, #0
 8007f46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007f4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007f52:	4689      	mov	r9, r1
 8007f54:	4692      	mov	sl, r2
 8007f56:	eb19 0005 	adds.w	r0, r9, r5
 8007f5a:	eb4a 0106 	adc.w	r1, sl, r6
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	461d      	mov	r5, r3
 8007f64:	f04f 0600 	mov.w	r6, #0
 8007f68:	196b      	adds	r3, r5, r5
 8007f6a:	eb46 0406 	adc.w	r4, r6, r6
 8007f6e:	461a      	mov	r2, r3
 8007f70:	4623      	mov	r3, r4
 8007f72:	f7f8 fea9 	bl	8000cc8 <__aeabi_uldivmod>
 8007f76:	4603      	mov	r3, r0
 8007f78:	460c      	mov	r4, r1
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	4b6a      	ldr	r3, [pc, #424]	; (8008128 <UART_SetConfig+0x384>)
 8007f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8007f82:	095b      	lsrs	r3, r3, #5
 8007f84:	2164      	movs	r1, #100	; 0x64
 8007f86:	fb01 f303 	mul.w	r3, r1, r3
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	00db      	lsls	r3, r3, #3
 8007f8e:	3332      	adds	r3, #50	; 0x32
 8007f90:	4a65      	ldr	r2, [pc, #404]	; (8008128 <UART_SetConfig+0x384>)
 8007f92:	fba2 2303 	umull	r2, r3, r2, r3
 8007f96:	095b      	lsrs	r3, r3, #5
 8007f98:	f003 0207 	and.w	r2, r3, #7
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4442      	add	r2, r8
 8007fa2:	609a      	str	r2, [r3, #8]
 8007fa4:	e26f      	b.n	8008486 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007fa6:	f7fc feb3 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8007faa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	461d      	mov	r5, r3
 8007fb0:	f04f 0600 	mov.w	r6, #0
 8007fb4:	46a8      	mov	r8, r5
 8007fb6:	46b1      	mov	r9, r6
 8007fb8:	eb18 0308 	adds.w	r3, r8, r8
 8007fbc:	eb49 0409 	adc.w	r4, r9, r9
 8007fc0:	4698      	mov	r8, r3
 8007fc2:	46a1      	mov	r9, r4
 8007fc4:	eb18 0805 	adds.w	r8, r8, r5
 8007fc8:	eb49 0906 	adc.w	r9, r9, r6
 8007fcc:	f04f 0100 	mov.w	r1, #0
 8007fd0:	f04f 0200 	mov.w	r2, #0
 8007fd4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007fd8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007fdc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007fe0:	4688      	mov	r8, r1
 8007fe2:	4691      	mov	r9, r2
 8007fe4:	eb18 0005 	adds.w	r0, r8, r5
 8007fe8:	eb49 0106 	adc.w	r1, r9, r6
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	461d      	mov	r5, r3
 8007ff2:	f04f 0600 	mov.w	r6, #0
 8007ff6:	196b      	adds	r3, r5, r5
 8007ff8:	eb46 0406 	adc.w	r4, r6, r6
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	4623      	mov	r3, r4
 8008000:	f7f8 fe62 	bl	8000cc8 <__aeabi_uldivmod>
 8008004:	4603      	mov	r3, r0
 8008006:	460c      	mov	r4, r1
 8008008:	461a      	mov	r2, r3
 800800a:	4b47      	ldr	r3, [pc, #284]	; (8008128 <UART_SetConfig+0x384>)
 800800c:	fba3 2302 	umull	r2, r3, r3, r2
 8008010:	095b      	lsrs	r3, r3, #5
 8008012:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	461d      	mov	r5, r3
 800801a:	f04f 0600 	mov.w	r6, #0
 800801e:	46a9      	mov	r9, r5
 8008020:	46b2      	mov	sl, r6
 8008022:	eb19 0309 	adds.w	r3, r9, r9
 8008026:	eb4a 040a 	adc.w	r4, sl, sl
 800802a:	4699      	mov	r9, r3
 800802c:	46a2      	mov	sl, r4
 800802e:	eb19 0905 	adds.w	r9, r9, r5
 8008032:	eb4a 0a06 	adc.w	sl, sl, r6
 8008036:	f04f 0100 	mov.w	r1, #0
 800803a:	f04f 0200 	mov.w	r2, #0
 800803e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008042:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008046:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800804a:	4689      	mov	r9, r1
 800804c:	4692      	mov	sl, r2
 800804e:	eb19 0005 	adds.w	r0, r9, r5
 8008052:	eb4a 0106 	adc.w	r1, sl, r6
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	461d      	mov	r5, r3
 800805c:	f04f 0600 	mov.w	r6, #0
 8008060:	196b      	adds	r3, r5, r5
 8008062:	eb46 0406 	adc.w	r4, r6, r6
 8008066:	461a      	mov	r2, r3
 8008068:	4623      	mov	r3, r4
 800806a:	f7f8 fe2d 	bl	8000cc8 <__aeabi_uldivmod>
 800806e:	4603      	mov	r3, r0
 8008070:	460c      	mov	r4, r1
 8008072:	461a      	mov	r2, r3
 8008074:	4b2c      	ldr	r3, [pc, #176]	; (8008128 <UART_SetConfig+0x384>)
 8008076:	fba3 1302 	umull	r1, r3, r3, r2
 800807a:	095b      	lsrs	r3, r3, #5
 800807c:	2164      	movs	r1, #100	; 0x64
 800807e:	fb01 f303 	mul.w	r3, r1, r3
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	00db      	lsls	r3, r3, #3
 8008086:	3332      	adds	r3, #50	; 0x32
 8008088:	4a27      	ldr	r2, [pc, #156]	; (8008128 <UART_SetConfig+0x384>)
 800808a:	fba2 2303 	umull	r2, r3, r2, r3
 800808e:	095b      	lsrs	r3, r3, #5
 8008090:	005b      	lsls	r3, r3, #1
 8008092:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008096:	4498      	add	r8, r3
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	461d      	mov	r5, r3
 800809c:	f04f 0600 	mov.w	r6, #0
 80080a0:	46a9      	mov	r9, r5
 80080a2:	46b2      	mov	sl, r6
 80080a4:	eb19 0309 	adds.w	r3, r9, r9
 80080a8:	eb4a 040a 	adc.w	r4, sl, sl
 80080ac:	4699      	mov	r9, r3
 80080ae:	46a2      	mov	sl, r4
 80080b0:	eb19 0905 	adds.w	r9, r9, r5
 80080b4:	eb4a 0a06 	adc.w	sl, sl, r6
 80080b8:	f04f 0100 	mov.w	r1, #0
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80080c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80080cc:	4689      	mov	r9, r1
 80080ce:	4692      	mov	sl, r2
 80080d0:	eb19 0005 	adds.w	r0, r9, r5
 80080d4:	eb4a 0106 	adc.w	r1, sl, r6
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	461d      	mov	r5, r3
 80080de:	f04f 0600 	mov.w	r6, #0
 80080e2:	196b      	adds	r3, r5, r5
 80080e4:	eb46 0406 	adc.w	r4, r6, r6
 80080e8:	461a      	mov	r2, r3
 80080ea:	4623      	mov	r3, r4
 80080ec:	f7f8 fdec 	bl	8000cc8 <__aeabi_uldivmod>
 80080f0:	4603      	mov	r3, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	461a      	mov	r2, r3
 80080f6:	4b0c      	ldr	r3, [pc, #48]	; (8008128 <UART_SetConfig+0x384>)
 80080f8:	fba3 1302 	umull	r1, r3, r3, r2
 80080fc:	095b      	lsrs	r3, r3, #5
 80080fe:	2164      	movs	r1, #100	; 0x64
 8008100:	fb01 f303 	mul.w	r3, r1, r3
 8008104:	1ad3      	subs	r3, r2, r3
 8008106:	00db      	lsls	r3, r3, #3
 8008108:	3332      	adds	r3, #50	; 0x32
 800810a:	4a07      	ldr	r2, [pc, #28]	; (8008128 <UART_SetConfig+0x384>)
 800810c:	fba2 2303 	umull	r2, r3, r2, r3
 8008110:	095b      	lsrs	r3, r3, #5
 8008112:	f003 0207 	and.w	r2, r3, #7
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4442      	add	r2, r8
 800811c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800811e:	e1b2      	b.n	8008486 <UART_SetConfig+0x6e2>
 8008120:	40011000 	.word	0x40011000
 8008124:	40011400 	.word	0x40011400
 8008128:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4ad7      	ldr	r2, [pc, #860]	; (8008490 <UART_SetConfig+0x6ec>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d005      	beq.n	8008142 <UART_SetConfig+0x39e>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4ad6      	ldr	r2, [pc, #856]	; (8008494 <UART_SetConfig+0x6f0>)
 800813c:	4293      	cmp	r3, r2
 800813e:	f040 80d1 	bne.w	80082e4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008142:	f7fc fdf9 	bl	8004d38 <HAL_RCC_GetPCLK2Freq>
 8008146:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	469a      	mov	sl, r3
 800814c:	f04f 0b00 	mov.w	fp, #0
 8008150:	46d0      	mov	r8, sl
 8008152:	46d9      	mov	r9, fp
 8008154:	eb18 0308 	adds.w	r3, r8, r8
 8008158:	eb49 0409 	adc.w	r4, r9, r9
 800815c:	4698      	mov	r8, r3
 800815e:	46a1      	mov	r9, r4
 8008160:	eb18 080a 	adds.w	r8, r8, sl
 8008164:	eb49 090b 	adc.w	r9, r9, fp
 8008168:	f04f 0100 	mov.w	r1, #0
 800816c:	f04f 0200 	mov.w	r2, #0
 8008170:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008174:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008178:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800817c:	4688      	mov	r8, r1
 800817e:	4691      	mov	r9, r2
 8008180:	eb1a 0508 	adds.w	r5, sl, r8
 8008184:	eb4b 0609 	adc.w	r6, fp, r9
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	4619      	mov	r1, r3
 800818e:	f04f 0200 	mov.w	r2, #0
 8008192:	f04f 0300 	mov.w	r3, #0
 8008196:	f04f 0400 	mov.w	r4, #0
 800819a:	0094      	lsls	r4, r2, #2
 800819c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80081a0:	008b      	lsls	r3, r1, #2
 80081a2:	461a      	mov	r2, r3
 80081a4:	4623      	mov	r3, r4
 80081a6:	4628      	mov	r0, r5
 80081a8:	4631      	mov	r1, r6
 80081aa:	f7f8 fd8d 	bl	8000cc8 <__aeabi_uldivmod>
 80081ae:	4603      	mov	r3, r0
 80081b0:	460c      	mov	r4, r1
 80081b2:	461a      	mov	r2, r3
 80081b4:	4bb8      	ldr	r3, [pc, #736]	; (8008498 <UART_SetConfig+0x6f4>)
 80081b6:	fba3 2302 	umull	r2, r3, r3, r2
 80081ba:	095b      	lsrs	r3, r3, #5
 80081bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	469b      	mov	fp, r3
 80081c4:	f04f 0c00 	mov.w	ip, #0
 80081c8:	46d9      	mov	r9, fp
 80081ca:	46e2      	mov	sl, ip
 80081cc:	eb19 0309 	adds.w	r3, r9, r9
 80081d0:	eb4a 040a 	adc.w	r4, sl, sl
 80081d4:	4699      	mov	r9, r3
 80081d6:	46a2      	mov	sl, r4
 80081d8:	eb19 090b 	adds.w	r9, r9, fp
 80081dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80081e0:	f04f 0100 	mov.w	r1, #0
 80081e4:	f04f 0200 	mov.w	r2, #0
 80081e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80081ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80081f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80081f4:	4689      	mov	r9, r1
 80081f6:	4692      	mov	sl, r2
 80081f8:	eb1b 0509 	adds.w	r5, fp, r9
 80081fc:	eb4c 060a 	adc.w	r6, ip, sl
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	4619      	mov	r1, r3
 8008206:	f04f 0200 	mov.w	r2, #0
 800820a:	f04f 0300 	mov.w	r3, #0
 800820e:	f04f 0400 	mov.w	r4, #0
 8008212:	0094      	lsls	r4, r2, #2
 8008214:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008218:	008b      	lsls	r3, r1, #2
 800821a:	461a      	mov	r2, r3
 800821c:	4623      	mov	r3, r4
 800821e:	4628      	mov	r0, r5
 8008220:	4631      	mov	r1, r6
 8008222:	f7f8 fd51 	bl	8000cc8 <__aeabi_uldivmod>
 8008226:	4603      	mov	r3, r0
 8008228:	460c      	mov	r4, r1
 800822a:	461a      	mov	r2, r3
 800822c:	4b9a      	ldr	r3, [pc, #616]	; (8008498 <UART_SetConfig+0x6f4>)
 800822e:	fba3 1302 	umull	r1, r3, r3, r2
 8008232:	095b      	lsrs	r3, r3, #5
 8008234:	2164      	movs	r1, #100	; 0x64
 8008236:	fb01 f303 	mul.w	r3, r1, r3
 800823a:	1ad3      	subs	r3, r2, r3
 800823c:	011b      	lsls	r3, r3, #4
 800823e:	3332      	adds	r3, #50	; 0x32
 8008240:	4a95      	ldr	r2, [pc, #596]	; (8008498 <UART_SetConfig+0x6f4>)
 8008242:	fba2 2303 	umull	r2, r3, r2, r3
 8008246:	095b      	lsrs	r3, r3, #5
 8008248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800824c:	4498      	add	r8, r3
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	469b      	mov	fp, r3
 8008252:	f04f 0c00 	mov.w	ip, #0
 8008256:	46d9      	mov	r9, fp
 8008258:	46e2      	mov	sl, ip
 800825a:	eb19 0309 	adds.w	r3, r9, r9
 800825e:	eb4a 040a 	adc.w	r4, sl, sl
 8008262:	4699      	mov	r9, r3
 8008264:	46a2      	mov	sl, r4
 8008266:	eb19 090b 	adds.w	r9, r9, fp
 800826a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800826e:	f04f 0100 	mov.w	r1, #0
 8008272:	f04f 0200 	mov.w	r2, #0
 8008276:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800827a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800827e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008282:	4689      	mov	r9, r1
 8008284:	4692      	mov	sl, r2
 8008286:	eb1b 0509 	adds.w	r5, fp, r9
 800828a:	eb4c 060a 	adc.w	r6, ip, sl
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	4619      	mov	r1, r3
 8008294:	f04f 0200 	mov.w	r2, #0
 8008298:	f04f 0300 	mov.w	r3, #0
 800829c:	f04f 0400 	mov.w	r4, #0
 80082a0:	0094      	lsls	r4, r2, #2
 80082a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80082a6:	008b      	lsls	r3, r1, #2
 80082a8:	461a      	mov	r2, r3
 80082aa:	4623      	mov	r3, r4
 80082ac:	4628      	mov	r0, r5
 80082ae:	4631      	mov	r1, r6
 80082b0:	f7f8 fd0a 	bl	8000cc8 <__aeabi_uldivmod>
 80082b4:	4603      	mov	r3, r0
 80082b6:	460c      	mov	r4, r1
 80082b8:	461a      	mov	r2, r3
 80082ba:	4b77      	ldr	r3, [pc, #476]	; (8008498 <UART_SetConfig+0x6f4>)
 80082bc:	fba3 1302 	umull	r1, r3, r3, r2
 80082c0:	095b      	lsrs	r3, r3, #5
 80082c2:	2164      	movs	r1, #100	; 0x64
 80082c4:	fb01 f303 	mul.w	r3, r1, r3
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	011b      	lsls	r3, r3, #4
 80082cc:	3332      	adds	r3, #50	; 0x32
 80082ce:	4a72      	ldr	r2, [pc, #456]	; (8008498 <UART_SetConfig+0x6f4>)
 80082d0:	fba2 2303 	umull	r2, r3, r2, r3
 80082d4:	095b      	lsrs	r3, r3, #5
 80082d6:	f003 020f 	and.w	r2, r3, #15
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4442      	add	r2, r8
 80082e0:	609a      	str	r2, [r3, #8]
 80082e2:	e0d0      	b.n	8008486 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80082e4:	f7fc fd14 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 80082e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	469a      	mov	sl, r3
 80082ee:	f04f 0b00 	mov.w	fp, #0
 80082f2:	46d0      	mov	r8, sl
 80082f4:	46d9      	mov	r9, fp
 80082f6:	eb18 0308 	adds.w	r3, r8, r8
 80082fa:	eb49 0409 	adc.w	r4, r9, r9
 80082fe:	4698      	mov	r8, r3
 8008300:	46a1      	mov	r9, r4
 8008302:	eb18 080a 	adds.w	r8, r8, sl
 8008306:	eb49 090b 	adc.w	r9, r9, fp
 800830a:	f04f 0100 	mov.w	r1, #0
 800830e:	f04f 0200 	mov.w	r2, #0
 8008312:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008316:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800831a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800831e:	4688      	mov	r8, r1
 8008320:	4691      	mov	r9, r2
 8008322:	eb1a 0508 	adds.w	r5, sl, r8
 8008326:	eb4b 0609 	adc.w	r6, fp, r9
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	4619      	mov	r1, r3
 8008330:	f04f 0200 	mov.w	r2, #0
 8008334:	f04f 0300 	mov.w	r3, #0
 8008338:	f04f 0400 	mov.w	r4, #0
 800833c:	0094      	lsls	r4, r2, #2
 800833e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008342:	008b      	lsls	r3, r1, #2
 8008344:	461a      	mov	r2, r3
 8008346:	4623      	mov	r3, r4
 8008348:	4628      	mov	r0, r5
 800834a:	4631      	mov	r1, r6
 800834c:	f7f8 fcbc 	bl	8000cc8 <__aeabi_uldivmod>
 8008350:	4603      	mov	r3, r0
 8008352:	460c      	mov	r4, r1
 8008354:	461a      	mov	r2, r3
 8008356:	4b50      	ldr	r3, [pc, #320]	; (8008498 <UART_SetConfig+0x6f4>)
 8008358:	fba3 2302 	umull	r2, r3, r3, r2
 800835c:	095b      	lsrs	r3, r3, #5
 800835e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	469b      	mov	fp, r3
 8008366:	f04f 0c00 	mov.w	ip, #0
 800836a:	46d9      	mov	r9, fp
 800836c:	46e2      	mov	sl, ip
 800836e:	eb19 0309 	adds.w	r3, r9, r9
 8008372:	eb4a 040a 	adc.w	r4, sl, sl
 8008376:	4699      	mov	r9, r3
 8008378:	46a2      	mov	sl, r4
 800837a:	eb19 090b 	adds.w	r9, r9, fp
 800837e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008382:	f04f 0100 	mov.w	r1, #0
 8008386:	f04f 0200 	mov.w	r2, #0
 800838a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800838e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008392:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008396:	4689      	mov	r9, r1
 8008398:	4692      	mov	sl, r2
 800839a:	eb1b 0509 	adds.w	r5, fp, r9
 800839e:	eb4c 060a 	adc.w	r6, ip, sl
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	4619      	mov	r1, r3
 80083a8:	f04f 0200 	mov.w	r2, #0
 80083ac:	f04f 0300 	mov.w	r3, #0
 80083b0:	f04f 0400 	mov.w	r4, #0
 80083b4:	0094      	lsls	r4, r2, #2
 80083b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80083ba:	008b      	lsls	r3, r1, #2
 80083bc:	461a      	mov	r2, r3
 80083be:	4623      	mov	r3, r4
 80083c0:	4628      	mov	r0, r5
 80083c2:	4631      	mov	r1, r6
 80083c4:	f7f8 fc80 	bl	8000cc8 <__aeabi_uldivmod>
 80083c8:	4603      	mov	r3, r0
 80083ca:	460c      	mov	r4, r1
 80083cc:	461a      	mov	r2, r3
 80083ce:	4b32      	ldr	r3, [pc, #200]	; (8008498 <UART_SetConfig+0x6f4>)
 80083d0:	fba3 1302 	umull	r1, r3, r3, r2
 80083d4:	095b      	lsrs	r3, r3, #5
 80083d6:	2164      	movs	r1, #100	; 0x64
 80083d8:	fb01 f303 	mul.w	r3, r1, r3
 80083dc:	1ad3      	subs	r3, r2, r3
 80083de:	011b      	lsls	r3, r3, #4
 80083e0:	3332      	adds	r3, #50	; 0x32
 80083e2:	4a2d      	ldr	r2, [pc, #180]	; (8008498 <UART_SetConfig+0x6f4>)
 80083e4:	fba2 2303 	umull	r2, r3, r2, r3
 80083e8:	095b      	lsrs	r3, r3, #5
 80083ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083ee:	4498      	add	r8, r3
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	469b      	mov	fp, r3
 80083f4:	f04f 0c00 	mov.w	ip, #0
 80083f8:	46d9      	mov	r9, fp
 80083fa:	46e2      	mov	sl, ip
 80083fc:	eb19 0309 	adds.w	r3, r9, r9
 8008400:	eb4a 040a 	adc.w	r4, sl, sl
 8008404:	4699      	mov	r9, r3
 8008406:	46a2      	mov	sl, r4
 8008408:	eb19 090b 	adds.w	r9, r9, fp
 800840c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008410:	f04f 0100 	mov.w	r1, #0
 8008414:	f04f 0200 	mov.w	r2, #0
 8008418:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800841c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008420:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008424:	4689      	mov	r9, r1
 8008426:	4692      	mov	sl, r2
 8008428:	eb1b 0509 	adds.w	r5, fp, r9
 800842c:	eb4c 060a 	adc.w	r6, ip, sl
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	4619      	mov	r1, r3
 8008436:	f04f 0200 	mov.w	r2, #0
 800843a:	f04f 0300 	mov.w	r3, #0
 800843e:	f04f 0400 	mov.w	r4, #0
 8008442:	0094      	lsls	r4, r2, #2
 8008444:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008448:	008b      	lsls	r3, r1, #2
 800844a:	461a      	mov	r2, r3
 800844c:	4623      	mov	r3, r4
 800844e:	4628      	mov	r0, r5
 8008450:	4631      	mov	r1, r6
 8008452:	f7f8 fc39 	bl	8000cc8 <__aeabi_uldivmod>
 8008456:	4603      	mov	r3, r0
 8008458:	460c      	mov	r4, r1
 800845a:	461a      	mov	r2, r3
 800845c:	4b0e      	ldr	r3, [pc, #56]	; (8008498 <UART_SetConfig+0x6f4>)
 800845e:	fba3 1302 	umull	r1, r3, r3, r2
 8008462:	095b      	lsrs	r3, r3, #5
 8008464:	2164      	movs	r1, #100	; 0x64
 8008466:	fb01 f303 	mul.w	r3, r1, r3
 800846a:	1ad3      	subs	r3, r2, r3
 800846c:	011b      	lsls	r3, r3, #4
 800846e:	3332      	adds	r3, #50	; 0x32
 8008470:	4a09      	ldr	r2, [pc, #36]	; (8008498 <UART_SetConfig+0x6f4>)
 8008472:	fba2 2303 	umull	r2, r3, r2, r3
 8008476:	095b      	lsrs	r3, r3, #5
 8008478:	f003 020f 	and.w	r2, r3, #15
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4442      	add	r2, r8
 8008482:	609a      	str	r2, [r3, #8]
}
 8008484:	e7ff      	b.n	8008486 <UART_SetConfig+0x6e2>
 8008486:	bf00      	nop
 8008488:	3714      	adds	r7, #20
 800848a:	46bd      	mov	sp, r7
 800848c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008490:	40011000 	.word	0x40011000
 8008494:	40011400 	.word	0x40011400
 8008498:	51eb851f 	.word	0x51eb851f

0800849c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800849c:	b084      	sub	sp, #16
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
 80084a6:	f107 001c 	add.w	r0, r7, #28
 80084aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d122      	bne.n	80084fa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80084c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80084dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d105      	bne.n	80084ee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f001 faae 	bl	8009a50 <USB_CoreReset>
 80084f4:	4603      	mov	r3, r0
 80084f6:	73fb      	strb	r3, [r7, #15]
 80084f8:	e01a      	b.n	8008530 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	68db      	ldr	r3, [r3, #12]
 80084fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f001 faa2 	bl	8009a50 <USB_CoreReset>
 800850c:	4603      	mov	r3, r0
 800850e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008512:	2b00      	cmp	r3, #0
 8008514:	d106      	bne.n	8008524 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800851a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	639a      	str	r2, [r3, #56]	; 0x38
 8008522:	e005      	b.n	8008530 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008528:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008532:	2b01      	cmp	r3, #1
 8008534:	d10b      	bne.n	800854e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f043 0206 	orr.w	r2, r3, #6
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f043 0220 	orr.w	r2, r3, #32
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800854e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008550:	4618      	mov	r0, r3
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800855a:	b004      	add	sp, #16
 800855c:	4770      	bx	lr
	...

08008560 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008560:	b480      	push	{r7}
 8008562:	b087      	sub	sp, #28
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	4613      	mov	r3, r2
 800856c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800856e:	79fb      	ldrb	r3, [r7, #7]
 8008570:	2b02      	cmp	r3, #2
 8008572:	d165      	bne.n	8008640 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	4a41      	ldr	r2, [pc, #260]	; (800867c <USB_SetTurnaroundTime+0x11c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d906      	bls.n	800858a <USB_SetTurnaroundTime+0x2a>
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	4a40      	ldr	r2, [pc, #256]	; (8008680 <USB_SetTurnaroundTime+0x120>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d802      	bhi.n	800858a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008584:	230f      	movs	r3, #15
 8008586:	617b      	str	r3, [r7, #20]
 8008588:	e062      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	4a3c      	ldr	r2, [pc, #240]	; (8008680 <USB_SetTurnaroundTime+0x120>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d906      	bls.n	80085a0 <USB_SetTurnaroundTime+0x40>
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	4a3b      	ldr	r2, [pc, #236]	; (8008684 <USB_SetTurnaroundTime+0x124>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d802      	bhi.n	80085a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800859a:	230e      	movs	r3, #14
 800859c:	617b      	str	r3, [r7, #20]
 800859e:	e057      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	4a38      	ldr	r2, [pc, #224]	; (8008684 <USB_SetTurnaroundTime+0x124>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d906      	bls.n	80085b6 <USB_SetTurnaroundTime+0x56>
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	4a37      	ldr	r2, [pc, #220]	; (8008688 <USB_SetTurnaroundTime+0x128>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d802      	bhi.n	80085b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80085b0:	230d      	movs	r3, #13
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	e04c      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	4a33      	ldr	r2, [pc, #204]	; (8008688 <USB_SetTurnaroundTime+0x128>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d906      	bls.n	80085cc <USB_SetTurnaroundTime+0x6c>
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	4a32      	ldr	r2, [pc, #200]	; (800868c <USB_SetTurnaroundTime+0x12c>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d802      	bhi.n	80085cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80085c6:	230c      	movs	r3, #12
 80085c8:	617b      	str	r3, [r7, #20]
 80085ca:	e041      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	4a2f      	ldr	r2, [pc, #188]	; (800868c <USB_SetTurnaroundTime+0x12c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d906      	bls.n	80085e2 <USB_SetTurnaroundTime+0x82>
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	4a2e      	ldr	r2, [pc, #184]	; (8008690 <USB_SetTurnaroundTime+0x130>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d802      	bhi.n	80085e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80085dc:	230b      	movs	r3, #11
 80085de:	617b      	str	r3, [r7, #20]
 80085e0:	e036      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	4a2a      	ldr	r2, [pc, #168]	; (8008690 <USB_SetTurnaroundTime+0x130>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d906      	bls.n	80085f8 <USB_SetTurnaroundTime+0x98>
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	4a29      	ldr	r2, [pc, #164]	; (8008694 <USB_SetTurnaroundTime+0x134>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d802      	bhi.n	80085f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80085f2:	230a      	movs	r3, #10
 80085f4:	617b      	str	r3, [r7, #20]
 80085f6:	e02b      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	4a26      	ldr	r2, [pc, #152]	; (8008694 <USB_SetTurnaroundTime+0x134>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d906      	bls.n	800860e <USB_SetTurnaroundTime+0xae>
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	4a25      	ldr	r2, [pc, #148]	; (8008698 <USB_SetTurnaroundTime+0x138>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d802      	bhi.n	800860e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008608:	2309      	movs	r3, #9
 800860a:	617b      	str	r3, [r7, #20]
 800860c:	e020      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	4a21      	ldr	r2, [pc, #132]	; (8008698 <USB_SetTurnaroundTime+0x138>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d906      	bls.n	8008624 <USB_SetTurnaroundTime+0xc4>
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	4a20      	ldr	r2, [pc, #128]	; (800869c <USB_SetTurnaroundTime+0x13c>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d802      	bhi.n	8008624 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800861e:	2308      	movs	r3, #8
 8008620:	617b      	str	r3, [r7, #20]
 8008622:	e015      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	4a1d      	ldr	r2, [pc, #116]	; (800869c <USB_SetTurnaroundTime+0x13c>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d906      	bls.n	800863a <USB_SetTurnaroundTime+0xda>
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	4a1c      	ldr	r2, [pc, #112]	; (80086a0 <USB_SetTurnaroundTime+0x140>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d802      	bhi.n	800863a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008634:	2307      	movs	r3, #7
 8008636:	617b      	str	r3, [r7, #20]
 8008638:	e00a      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800863a:	2306      	movs	r3, #6
 800863c:	617b      	str	r3, [r7, #20]
 800863e:	e007      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d102      	bne.n	800864c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008646:	2309      	movs	r3, #9
 8008648:	617b      	str	r3, [r7, #20]
 800864a:	e001      	b.n	8008650 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800864c:	2309      	movs	r3, #9
 800864e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	68da      	ldr	r2, [r3, #12]
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	029b      	lsls	r3, r3, #10
 8008664:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008668:	431a      	orrs	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800866e:	2300      	movs	r3, #0
}
 8008670:	4618      	mov	r0, r3
 8008672:	371c      	adds	r7, #28
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	00d8acbf 	.word	0x00d8acbf
 8008680:	00e4e1bf 	.word	0x00e4e1bf
 8008684:	00f423ff 	.word	0x00f423ff
 8008688:	0106737f 	.word	0x0106737f
 800868c:	011a499f 	.word	0x011a499f
 8008690:	01312cff 	.word	0x01312cff
 8008694:	014ca43f 	.word	0x014ca43f
 8008698:	016e35ff 	.word	0x016e35ff
 800869c:	01a6ab1f 	.word	0x01a6ab1f
 80086a0:	01e847ff 	.word	0x01e847ff

080086a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f043 0201 	orr.w	r2, r3, #1
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	370c      	adds	r7, #12
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr

080086c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b083      	sub	sp, #12
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	f023 0201 	bic.w	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	460b      	mov	r3, r1
 80086f2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008700:	78fb      	ldrb	r3, [r7, #3]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d106      	bne.n	8008714 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	60da      	str	r2, [r3, #12]
 8008712:	e00b      	b.n	800872c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008714:	78fb      	ldrb	r3, [r7, #3]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d106      	bne.n	8008728 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	60da      	str	r2, [r3, #12]
 8008726:	e001      	b.n	800872c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	e003      	b.n	8008734 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800872c:	2032      	movs	r0, #50	; 0x32
 800872e:	f7f9 fe6d 	bl	800240c <HAL_Delay>

  return HAL_OK;
 8008732:	2300      	movs	r3, #0
}
 8008734:	4618      	mov	r0, r3
 8008736:	3708      	adds	r7, #8
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800873c:	b084      	sub	sp, #16
 800873e:	b580      	push	{r7, lr}
 8008740:	b086      	sub	sp, #24
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800874a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800874e:	2300      	movs	r3, #0
 8008750:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008756:	2300      	movs	r3, #0
 8008758:	613b      	str	r3, [r7, #16]
 800875a:	e009      	b.n	8008770 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	3340      	adds	r3, #64	; 0x40
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	4413      	add	r3, r2
 8008766:	2200      	movs	r2, #0
 8008768:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	3301      	adds	r3, #1
 800876e:	613b      	str	r3, [r7, #16]
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	2b0e      	cmp	r3, #14
 8008774:	d9f2      	bls.n	800875c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008776:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008778:	2b00      	cmp	r3, #0
 800877a:	d11c      	bne.n	80087b6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800878a:	f043 0302 	orr.w	r3, r3, #2
 800878e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008794:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	601a      	str	r2, [r3, #0]
 80087b4:	e005      	b.n	80087c2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80087c8:	461a      	mov	r2, r3
 80087ca:	2300      	movs	r3, #0
 80087cc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087d4:	4619      	mov	r1, r3
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087dc:	461a      	mov	r2, r3
 80087de:	680b      	ldr	r3, [r1, #0]
 80087e0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80087e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d10c      	bne.n	8008802 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80087e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d104      	bne.n	80087f8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80087ee:	2100      	movs	r1, #0
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 f949 	bl	8008a88 <USB_SetDevSpeed>
 80087f6:	e008      	b.n	800880a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80087f8:	2101      	movs	r1, #1
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f944 	bl	8008a88 <USB_SetDevSpeed>
 8008800:	e003      	b.n	800880a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008802:	2103      	movs	r1, #3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f93f 	bl	8008a88 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800880a:	2110      	movs	r1, #16
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 f8f3 	bl	80089f8 <USB_FlushTxFifo>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d001      	beq.n	800881c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 f911 	bl	8008a44 <USB_FlushRxFifo>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d001      	beq.n	800882c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008832:	461a      	mov	r2, r3
 8008834:	2300      	movs	r3, #0
 8008836:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800883e:	461a      	mov	r2, r3
 8008840:	2300      	movs	r3, #0
 8008842:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800884a:	461a      	mov	r2, r3
 800884c:	2300      	movs	r3, #0
 800884e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008850:	2300      	movs	r3, #0
 8008852:	613b      	str	r3, [r7, #16]
 8008854:	e043      	b.n	80088de <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	4413      	add	r3, r2
 800885e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008868:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800886c:	d118      	bne.n	80088a0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d10a      	bne.n	800888a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	015a      	lsls	r2, r3, #5
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	4413      	add	r3, r2
 800887c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008880:	461a      	mov	r2, r3
 8008882:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008886:	6013      	str	r3, [r2, #0]
 8008888:	e013      	b.n	80088b2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	015a      	lsls	r2, r3, #5
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	4413      	add	r3, r2
 8008892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008896:	461a      	mov	r2, r3
 8008898:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800889c:	6013      	str	r3, [r2, #0]
 800889e:	e008      	b.n	80088b2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	015a      	lsls	r2, r3, #5
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4413      	add	r3, r2
 80088a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ac:	461a      	mov	r2, r3
 80088ae:	2300      	movs	r3, #0
 80088b0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	015a      	lsls	r2, r3, #5
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	4413      	add	r3, r2
 80088ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088be:	461a      	mov	r2, r3
 80088c0:	2300      	movs	r3, #0
 80088c2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	015a      	lsls	r2, r3, #5
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	4413      	add	r3, r2
 80088cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088d0:	461a      	mov	r2, r3
 80088d2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80088d6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	3301      	adds	r3, #1
 80088dc:	613b      	str	r3, [r7, #16]
 80088de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e0:	693a      	ldr	r2, [r7, #16]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d3b7      	bcc.n	8008856 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088e6:	2300      	movs	r3, #0
 80088e8:	613b      	str	r3, [r7, #16]
 80088ea:	e043      	b.n	8008974 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	015a      	lsls	r2, r3, #5
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4413      	add	r3, r2
 80088f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008902:	d118      	bne.n	8008936 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d10a      	bne.n	8008920 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	015a      	lsls	r2, r3, #5
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	4413      	add	r3, r2
 8008912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008916:	461a      	mov	r2, r3
 8008918:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800891c:	6013      	str	r3, [r2, #0]
 800891e:	e013      	b.n	8008948 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	015a      	lsls	r2, r3, #5
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	4413      	add	r3, r2
 8008928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800892c:	461a      	mov	r2, r3
 800892e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008932:	6013      	str	r3, [r2, #0]
 8008934:	e008      	b.n	8008948 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	015a      	lsls	r2, r3, #5
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	4413      	add	r3, r2
 800893e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008942:	461a      	mov	r2, r3
 8008944:	2300      	movs	r3, #0
 8008946:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	015a      	lsls	r2, r3, #5
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4413      	add	r3, r2
 8008950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008954:	461a      	mov	r2, r3
 8008956:	2300      	movs	r3, #0
 8008958:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4413      	add	r3, r2
 8008962:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008966:	461a      	mov	r2, r3
 8008968:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800896c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	3301      	adds	r3, #1
 8008972:	613b      	str	r3, [r7, #16]
 8008974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	429a      	cmp	r2, r3
 800897a:	d3b7      	bcc.n	80088ec <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800898a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800898e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800899c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800899e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d105      	bne.n	80089b0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	699b      	ldr	r3, [r3, #24]
 80089a8:	f043 0210 	orr.w	r2, r3, #16
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	699a      	ldr	r2, [r3, #24]
 80089b4:	4b0f      	ldr	r3, [pc, #60]	; (80089f4 <USB_DevInit+0x2b8>)
 80089b6:	4313      	orrs	r3, r2
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80089bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d005      	beq.n	80089ce <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	f043 0208 	orr.w	r2, r3, #8
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80089ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d107      	bne.n	80089e4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	699b      	ldr	r3, [r3, #24]
 80089d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80089dc:	f043 0304 	orr.w	r3, r3, #4
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80089e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3718      	adds	r7, #24
 80089ea:	46bd      	mov	sp, r7
 80089ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089f0:	b004      	add	sp, #16
 80089f2:	4770      	bx	lr
 80089f4:	803c3800 	.word	0x803c3800

080089f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008a02:	2300      	movs	r3, #0
 8008a04:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	019b      	lsls	r3, r3, #6
 8008a0a:	f043 0220 	orr.w	r2, r3, #32
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	3301      	adds	r3, #1
 8008a16:	60fb      	str	r3, [r7, #12]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	4a09      	ldr	r2, [pc, #36]	; (8008a40 <USB_FlushTxFifo+0x48>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d901      	bls.n	8008a24 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e006      	b.n	8008a32 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	691b      	ldr	r3, [r3, #16]
 8008a28:	f003 0320 	and.w	r3, r3, #32
 8008a2c:	2b20      	cmp	r3, #32
 8008a2e:	d0f0      	beq.n	8008a12 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008a30:	2300      	movs	r3, #0
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	00030d40 	.word	0x00030d40

08008a44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b085      	sub	sp, #20
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2210      	movs	r2, #16
 8008a54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	60fb      	str	r3, [r7, #12]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	4a09      	ldr	r2, [pc, #36]	; (8008a84 <USB_FlushRxFifo+0x40>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d901      	bls.n	8008a68 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008a64:	2303      	movs	r3, #3
 8008a66:	e006      	b.n	8008a76 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	691b      	ldr	r3, [r3, #16]
 8008a6c:	f003 0310 	and.w	r3, r3, #16
 8008a70:	2b10      	cmp	r3, #16
 8008a72:	d0f0      	beq.n	8008a56 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008a74:	2300      	movs	r3, #0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3714      	adds	r7, #20
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	00030d40 	.word	0x00030d40

08008a88 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	460b      	mov	r3, r1
 8008a92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	78fb      	ldrb	r3, [r7, #3]
 8008aa2:	68f9      	ldr	r1, [r7, #12]
 8008aa4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b087      	sub	sp, #28
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 0306 	and.w	r3, r3, #6
 8008ad2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d102      	bne.n	8008ae0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008ada:	2300      	movs	r3, #0
 8008adc:	75fb      	strb	r3, [r7, #23]
 8008ade:	e00a      	b.n	8008af6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d002      	beq.n	8008aec <USB_GetDevSpeed+0x32>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2b06      	cmp	r3, #6
 8008aea:	d102      	bne.n	8008af2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008aec:	2302      	movs	r3, #2
 8008aee:	75fb      	strb	r3, [r7, #23]
 8008af0:	e001      	b.n	8008af6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008af2:	230f      	movs	r3, #15
 8008af4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	371c      	adds	r7, #28
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	785b      	ldrb	r3, [r3, #1]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d13a      	bne.n	8008b96 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b26:	69da      	ldr	r2, [r3, #28]
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	f003 030f 	and.w	r3, r3, #15
 8008b30:	2101      	movs	r1, #1
 8008b32:	fa01 f303 	lsl.w	r3, r1, r3
 8008b36:	b29b      	uxth	r3, r3
 8008b38:	68f9      	ldr	r1, [r7, #12]
 8008b3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	015a      	lsls	r2, r3, #5
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	4413      	add	r3, r2
 8008b4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d155      	bne.n	8008c04 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	015a      	lsls	r2, r3, #5
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	4413      	add	r3, r2
 8008b60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	78db      	ldrb	r3, [r3, #3]
 8008b72:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b74:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	059b      	lsls	r3, r3, #22
 8008b7a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b7c:	4313      	orrs	r3, r2
 8008b7e:	68ba      	ldr	r2, [r7, #8]
 8008b80:	0151      	lsls	r1, r2, #5
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	440a      	add	r2, r1
 8008b86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b92:	6013      	str	r3, [r2, #0]
 8008b94:	e036      	b.n	8008c04 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9c:	69da      	ldr	r2, [r3, #28]
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	f003 030f 	and.w	r3, r3, #15
 8008ba6:	2101      	movs	r1, #1
 8008ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bac:	041b      	lsls	r3, r3, #16
 8008bae:	68f9      	ldr	r1, [r7, #12]
 8008bb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	015a      	lsls	r2, r3, #5
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d11a      	bne.n	8008c04 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	015a      	lsls	r2, r3, #5
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	4413      	add	r3, r2
 8008bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	78db      	ldrb	r3, [r3, #3]
 8008be8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008bea:	430b      	orrs	r3, r1
 8008bec:	4313      	orrs	r3, r2
 8008bee:	68ba      	ldr	r2, [r7, #8]
 8008bf0:	0151      	lsls	r1, r2, #5
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	440a      	add	r2, r1
 8008bf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c02:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
	...

08008c14 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	785b      	ldrb	r3, [r3, #1]
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	d161      	bne.n	8008cf4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c46:	d11f      	bne.n	8008c88 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	0151      	lsls	r1, r2, #5
 8008c5a:	68fa      	ldr	r2, [r7, #12]
 8008c5c:	440a      	add	r2, r1
 8008c5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c62:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c66:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	015a      	lsls	r2, r3, #5
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	4413      	add	r3, r2
 8008c70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	68ba      	ldr	r2, [r7, #8]
 8008c78:	0151      	lsls	r1, r2, #5
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	440a      	add	r2, r1
 8008c7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	781b      	ldrb	r3, [r3, #0]
 8008c94:	f003 030f 	and.w	r3, r3, #15
 8008c98:	2101      	movs	r1, #1
 8008c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	43db      	mvns	r3, r3
 8008ca2:	68f9      	ldr	r1, [r7, #12]
 8008ca4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ca8:	4013      	ands	r3, r2
 8008caa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb2:	69da      	ldr	r2, [r3, #28]
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	f003 030f 	and.w	r3, r3, #15
 8008cbc:	2101      	movs	r1, #1
 8008cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	43db      	mvns	r3, r3
 8008cc6:	68f9      	ldr	r1, [r7, #12]
 8008cc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ccc:	4013      	ands	r3, r2
 8008cce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	015a      	lsls	r2, r3, #5
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	0159      	lsls	r1, r3, #5
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	440b      	add	r3, r1
 8008ce6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cea:	4619      	mov	r1, r3
 8008cec:	4b35      	ldr	r3, [pc, #212]	; (8008dc4 <USB_DeactivateEndpoint+0x1b0>)
 8008cee:	4013      	ands	r3, r2
 8008cf0:	600b      	str	r3, [r1, #0]
 8008cf2:	e060      	b.n	8008db6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	015a      	lsls	r2, r3, #5
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d0a:	d11f      	bne.n	8008d4c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	0151      	lsls	r1, r2, #5
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	440a      	add	r2, r1
 8008d22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008d2a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	68ba      	ldr	r2, [r7, #8]
 8008d3c:	0151      	lsls	r1, r2, #5
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	440a      	add	r2, r1
 8008d42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	f003 030f 	and.w	r3, r3, #15
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d62:	041b      	lsls	r3, r3, #16
 8008d64:	43db      	mvns	r3, r3
 8008d66:	68f9      	ldr	r1, [r7, #12]
 8008d68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d6c:	4013      	ands	r3, r2
 8008d6e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d76:	69da      	ldr	r2, [r3, #28]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	f003 030f 	and.w	r3, r3, #15
 8008d80:	2101      	movs	r1, #1
 8008d82:	fa01 f303 	lsl.w	r3, r1, r3
 8008d86:	041b      	lsls	r3, r3, #16
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	68f9      	ldr	r1, [r7, #12]
 8008d8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d90:	4013      	ands	r3, r2
 8008d92:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	015a      	lsls	r2, r3, #5
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	0159      	lsls	r1, r3, #5
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	440b      	add	r3, r1
 8008daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dae:	4619      	mov	r1, r3
 8008db0:	4b05      	ldr	r3, [pc, #20]	; (8008dc8 <USB_DeactivateEndpoint+0x1b4>)
 8008db2:	4013      	ands	r3, r2
 8008db4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008db6:	2300      	movs	r3, #0
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3714      	adds	r7, #20
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr
 8008dc4:	ec337800 	.word	0xec337800
 8008dc8:	eff37800 	.word	0xeff37800

08008dcc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b08a      	sub	sp, #40	; 0x28
 8008dd0:	af02      	add	r7, sp, #8
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	4613      	mov	r3, r2
 8008dd8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	785b      	ldrb	r3, [r3, #1]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	f040 815c 	bne.w	80090a6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	695b      	ldr	r3, [r3, #20]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d132      	bne.n	8008e5c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008df6:	69bb      	ldr	r3, [r7, #24]
 8008df8:	015a      	lsls	r2, r3, #5
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e02:	691b      	ldr	r3, [r3, #16]
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	0151      	lsls	r1, r2, #5
 8008e08:	69fa      	ldr	r2, [r7, #28]
 8008e0a:	440a      	add	r2, r1
 8008e0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e10:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e14:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	015a      	lsls	r2, r3, #5
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	4413      	add	r3, r2
 8008e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	69ba      	ldr	r2, [r7, #24]
 8008e2a:	0151      	lsls	r1, r2, #5
 8008e2c:	69fa      	ldr	r2, [r7, #28]
 8008e2e:	440a      	add	r2, r1
 8008e30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e38:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	015a      	lsls	r2, r3, #5
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	4413      	add	r3, r2
 8008e42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	69ba      	ldr	r2, [r7, #24]
 8008e4a:	0151      	lsls	r1, r2, #5
 8008e4c:	69fa      	ldr	r2, [r7, #28]
 8008e4e:	440a      	add	r2, r1
 8008e50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e54:	0cdb      	lsrs	r3, r3, #19
 8008e56:	04db      	lsls	r3, r3, #19
 8008e58:	6113      	str	r3, [r2, #16]
 8008e5a:	e074      	b.n	8008f46 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	015a      	lsls	r2, r3, #5
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	69ba      	ldr	r2, [r7, #24]
 8008e6c:	0151      	lsls	r1, r2, #5
 8008e6e:	69fa      	ldr	r2, [r7, #28]
 8008e70:	440a      	add	r2, r1
 8008e72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e76:	0cdb      	lsrs	r3, r3, #19
 8008e78:	04db      	lsls	r3, r3, #19
 8008e7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	015a      	lsls	r2, r3, #5
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	4413      	add	r3, r2
 8008e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e88:	691b      	ldr	r3, [r3, #16]
 8008e8a:	69ba      	ldr	r2, [r7, #24]
 8008e8c:	0151      	lsls	r1, r2, #5
 8008e8e:	69fa      	ldr	r2, [r7, #28]
 8008e90:	440a      	add	r2, r1
 8008e92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e96:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e9a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	015a      	lsls	r2, r3, #5
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eac:	691a      	ldr	r2, [r3, #16]
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	6959      	ldr	r1, [r3, #20]
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	440b      	add	r3, r1
 8008eb8:	1e59      	subs	r1, r3, #1
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	fbb1 f3f3 	udiv	r3, r1, r3
 8008ec2:	04d9      	lsls	r1, r3, #19
 8008ec4:	4b9d      	ldr	r3, [pc, #628]	; (800913c <USB_EPStartXfer+0x370>)
 8008ec6:	400b      	ands	r3, r1
 8008ec8:	69b9      	ldr	r1, [r7, #24]
 8008eca:	0148      	lsls	r0, r1, #5
 8008ecc:	69f9      	ldr	r1, [r7, #28]
 8008ece:	4401      	add	r1, r0
 8008ed0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ee4:	691a      	ldr	r2, [r3, #16]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	695b      	ldr	r3, [r3, #20]
 8008eea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008eee:	69b9      	ldr	r1, [r7, #24]
 8008ef0:	0148      	lsls	r0, r1, #5
 8008ef2:	69f9      	ldr	r1, [r7, #28]
 8008ef4:	4401      	add	r1, r0
 8008ef6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008efa:	4313      	orrs	r3, r2
 8008efc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	78db      	ldrb	r3, [r3, #3]
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d11f      	bne.n	8008f46 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f12:	691b      	ldr	r3, [r3, #16]
 8008f14:	69ba      	ldr	r2, [r7, #24]
 8008f16:	0151      	lsls	r1, r2, #5
 8008f18:	69fa      	ldr	r2, [r7, #28]
 8008f1a:	440a      	add	r2, r1
 8008f1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f20:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008f24:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	015a      	lsls	r2, r3, #5
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	69ba      	ldr	r2, [r7, #24]
 8008f36:	0151      	lsls	r1, r2, #5
 8008f38:	69fa      	ldr	r2, [r7, #28]
 8008f3a:	440a      	add	r2, r1
 8008f3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008f44:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d14b      	bne.n	8008fe4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	691b      	ldr	r3, [r3, #16]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d009      	beq.n	8008f68 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008f54:	69bb      	ldr	r3, [r7, #24]
 8008f56:	015a      	lsls	r2, r3, #5
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f60:	461a      	mov	r2, r3
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	78db      	ldrb	r3, [r3, #3]
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d128      	bne.n	8008fc2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d110      	bne.n	8008fa2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	015a      	lsls	r2, r3, #5
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	4413      	add	r3, r2
 8008f88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	69ba      	ldr	r2, [r7, #24]
 8008f90:	0151      	lsls	r1, r2, #5
 8008f92:	69fa      	ldr	r2, [r7, #28]
 8008f94:	440a      	add	r2, r1
 8008f96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008f9e:	6013      	str	r3, [r2, #0]
 8008fa0:	e00f      	b.n	8008fc2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	015a      	lsls	r2, r3, #5
 8008fa6:	69fb      	ldr	r3, [r7, #28]
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	69ba      	ldr	r2, [r7, #24]
 8008fb2:	0151      	lsls	r1, r2, #5
 8008fb4:	69fa      	ldr	r2, [r7, #28]
 8008fb6:	440a      	add	r2, r1
 8008fb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fc0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008fc2:	69bb      	ldr	r3, [r7, #24]
 8008fc4:	015a      	lsls	r2, r3, #5
 8008fc6:	69fb      	ldr	r3, [r7, #28]
 8008fc8:	4413      	add	r3, r2
 8008fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	69ba      	ldr	r2, [r7, #24]
 8008fd2:	0151      	lsls	r1, r2, #5
 8008fd4:	69fa      	ldr	r2, [r7, #28]
 8008fd6:	440a      	add	r2, r1
 8008fd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fdc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008fe0:	6013      	str	r3, [r2, #0]
 8008fe2:	e12f      	b.n	8009244 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	015a      	lsls	r2, r3, #5
 8008fe8:	69fb      	ldr	r3, [r7, #28]
 8008fea:	4413      	add	r3, r2
 8008fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	69ba      	ldr	r2, [r7, #24]
 8008ff4:	0151      	lsls	r1, r2, #5
 8008ff6:	69fa      	ldr	r2, [r7, #28]
 8008ff8:	440a      	add	r2, r1
 8008ffa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ffe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009002:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	78db      	ldrb	r3, [r3, #3]
 8009008:	2b01      	cmp	r3, #1
 800900a:	d015      	beq.n	8009038 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	695b      	ldr	r3, [r3, #20]
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 8117 	beq.w	8009244 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009016:	69fb      	ldr	r3, [r7, #28]
 8009018:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800901c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	f003 030f 	and.w	r3, r3, #15
 8009026:	2101      	movs	r1, #1
 8009028:	fa01 f303 	lsl.w	r3, r1, r3
 800902c:	69f9      	ldr	r1, [r7, #28]
 800902e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009032:	4313      	orrs	r3, r2
 8009034:	634b      	str	r3, [r1, #52]	; 0x34
 8009036:	e105      	b.n	8009244 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009044:	2b00      	cmp	r3, #0
 8009046:	d110      	bne.n	800906a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	015a      	lsls	r2, r3, #5
 800904c:	69fb      	ldr	r3, [r7, #28]
 800904e:	4413      	add	r3, r2
 8009050:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	69ba      	ldr	r2, [r7, #24]
 8009058:	0151      	lsls	r1, r2, #5
 800905a:	69fa      	ldr	r2, [r7, #28]
 800905c:	440a      	add	r2, r1
 800905e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009062:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009066:	6013      	str	r3, [r2, #0]
 8009068:	e00f      	b.n	800908a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	015a      	lsls	r2, r3, #5
 800906e:	69fb      	ldr	r3, [r7, #28]
 8009070:	4413      	add	r3, r2
 8009072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	69ba      	ldr	r2, [r7, #24]
 800907a:	0151      	lsls	r1, r2, #5
 800907c:	69fa      	ldr	r2, [r7, #28]
 800907e:	440a      	add	r2, r1
 8009080:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009088:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	68d9      	ldr	r1, [r3, #12]
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	781a      	ldrb	r2, [r3, #0]
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	695b      	ldr	r3, [r3, #20]
 8009096:	b298      	uxth	r0, r3
 8009098:	79fb      	ldrb	r3, [r7, #7]
 800909a:	9300      	str	r3, [sp, #0]
 800909c:	4603      	mov	r3, r0
 800909e:	68f8      	ldr	r0, [r7, #12]
 80090a0:	f000 fa2b 	bl	80094fa <USB_WritePacket>
 80090a4:	e0ce      	b.n	8009244 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	015a      	lsls	r2, r3, #5
 80090aa:	69fb      	ldr	r3, [r7, #28]
 80090ac:	4413      	add	r3, r2
 80090ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	69ba      	ldr	r2, [r7, #24]
 80090b6:	0151      	lsls	r1, r2, #5
 80090b8:	69fa      	ldr	r2, [r7, #28]
 80090ba:	440a      	add	r2, r1
 80090bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090c0:	0cdb      	lsrs	r3, r3, #19
 80090c2:	04db      	lsls	r3, r3, #19
 80090c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80090c6:	69bb      	ldr	r3, [r7, #24]
 80090c8:	015a      	lsls	r2, r3, #5
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	4413      	add	r3, r2
 80090ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	69ba      	ldr	r2, [r7, #24]
 80090d6:	0151      	lsls	r1, r2, #5
 80090d8:	69fa      	ldr	r2, [r7, #28]
 80090da:	440a      	add	r2, r1
 80090dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80090e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80090e8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d126      	bne.n	8009140 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	015a      	lsls	r2, r3, #5
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	4413      	add	r3, r2
 80090fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090fe:	691a      	ldr	r2, [r3, #16]
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009108:	69b9      	ldr	r1, [r7, #24]
 800910a:	0148      	lsls	r0, r1, #5
 800910c:	69f9      	ldr	r1, [r7, #28]
 800910e:	4401      	add	r1, r0
 8009110:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009114:	4313      	orrs	r3, r2
 8009116:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	015a      	lsls	r2, r3, #5
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	4413      	add	r3, r2
 8009120:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009124:	691b      	ldr	r3, [r3, #16]
 8009126:	69ba      	ldr	r2, [r7, #24]
 8009128:	0151      	lsls	r1, r2, #5
 800912a:	69fa      	ldr	r2, [r7, #28]
 800912c:	440a      	add	r2, r1
 800912e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009132:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009136:	6113      	str	r3, [r2, #16]
 8009138:	e036      	b.n	80091a8 <USB_EPStartXfer+0x3dc>
 800913a:	bf00      	nop
 800913c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	695a      	ldr	r2, [r3, #20]
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	4413      	add	r3, r2
 800914a:	1e5a      	subs	r2, r3, #1
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	fbb2 f3f3 	udiv	r3, r2, r3
 8009154:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	015a      	lsls	r2, r3, #5
 800915a:	69fb      	ldr	r3, [r7, #28]
 800915c:	4413      	add	r3, r2
 800915e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009162:	691a      	ldr	r2, [r3, #16]
 8009164:	8afb      	ldrh	r3, [r7, #22]
 8009166:	04d9      	lsls	r1, r3, #19
 8009168:	4b39      	ldr	r3, [pc, #228]	; (8009250 <USB_EPStartXfer+0x484>)
 800916a:	400b      	ands	r3, r1
 800916c:	69b9      	ldr	r1, [r7, #24]
 800916e:	0148      	lsls	r0, r1, #5
 8009170:	69f9      	ldr	r1, [r7, #28]
 8009172:	4401      	add	r1, r0
 8009174:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009178:	4313      	orrs	r3, r2
 800917a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	015a      	lsls	r2, r3, #5
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	4413      	add	r3, r2
 8009184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009188:	691a      	ldr	r2, [r3, #16]
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	8af9      	ldrh	r1, [r7, #22]
 8009190:	fb01 f303 	mul.w	r3, r1, r3
 8009194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009198:	69b9      	ldr	r1, [r7, #24]
 800919a:	0148      	lsls	r0, r1, #5
 800919c:	69f9      	ldr	r1, [r7, #28]
 800919e:	4401      	add	r1, r0
 80091a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80091a4:	4313      	orrs	r3, r2
 80091a6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80091a8:	79fb      	ldrb	r3, [r7, #7]
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d10d      	bne.n	80091ca <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d009      	beq.n	80091ca <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	68d9      	ldr	r1, [r3, #12]
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	015a      	lsls	r2, r3, #5
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	4413      	add	r3, r2
 80091c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091c6:	460a      	mov	r2, r1
 80091c8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	78db      	ldrb	r3, [r3, #3]
 80091ce:	2b01      	cmp	r3, #1
 80091d0:	d128      	bne.n	8009224 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d110      	bne.n	8009204 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	015a      	lsls	r2, r3, #5
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	4413      	add	r3, r2
 80091ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	69ba      	ldr	r2, [r7, #24]
 80091f2:	0151      	lsls	r1, r2, #5
 80091f4:	69fa      	ldr	r2, [r7, #28]
 80091f6:	440a      	add	r2, r1
 80091f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009200:	6013      	str	r3, [r2, #0]
 8009202:	e00f      	b.n	8009224 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	015a      	lsls	r2, r3, #5
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	4413      	add	r3, r2
 800920c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	69ba      	ldr	r2, [r7, #24]
 8009214:	0151      	lsls	r1, r2, #5
 8009216:	69fa      	ldr	r2, [r7, #28]
 8009218:	440a      	add	r2, r1
 800921a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800921e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009222:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009224:	69bb      	ldr	r3, [r7, #24]
 8009226:	015a      	lsls	r2, r3, #5
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	4413      	add	r3, r2
 800922c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	69ba      	ldr	r2, [r7, #24]
 8009234:	0151      	lsls	r1, r2, #5
 8009236:	69fa      	ldr	r2, [r7, #28]
 8009238:	440a      	add	r2, r1
 800923a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800923e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009242:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3720      	adds	r7, #32
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	1ff80000 	.word	0x1ff80000

08009254 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009254:	b480      	push	{r7}
 8009256:	b087      	sub	sp, #28
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	4613      	mov	r3, r2
 8009260:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	785b      	ldrb	r3, [r3, #1]
 8009270:	2b01      	cmp	r3, #1
 8009272:	f040 80cd 	bne.w	8009410 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	695b      	ldr	r3, [r3, #20]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d132      	bne.n	80092e4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	015a      	lsls	r2, r3, #5
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	4413      	add	r3, r2
 8009286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	0151      	lsls	r1, r2, #5
 8009290:	697a      	ldr	r2, [r7, #20]
 8009292:	440a      	add	r2, r1
 8009294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009298:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800929c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80092a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	015a      	lsls	r2, r3, #5
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	4413      	add	r3, r2
 80092aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ae:	691b      	ldr	r3, [r3, #16]
 80092b0:	693a      	ldr	r2, [r7, #16]
 80092b2:	0151      	lsls	r1, r2, #5
 80092b4:	697a      	ldr	r2, [r7, #20]
 80092b6:	440a      	add	r2, r1
 80092b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80092c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	015a      	lsls	r2, r3, #5
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	4413      	add	r3, r2
 80092ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ce:	691b      	ldr	r3, [r3, #16]
 80092d0:	693a      	ldr	r2, [r7, #16]
 80092d2:	0151      	lsls	r1, r2, #5
 80092d4:	697a      	ldr	r2, [r7, #20]
 80092d6:	440a      	add	r2, r1
 80092d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092dc:	0cdb      	lsrs	r3, r3, #19
 80092de:	04db      	lsls	r3, r3, #19
 80092e0:	6113      	str	r3, [r2, #16]
 80092e2:	e04e      	b.n	8009382 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	015a      	lsls	r2, r3, #5
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	4413      	add	r3, r2
 80092ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	0151      	lsls	r1, r2, #5
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	440a      	add	r2, r1
 80092fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092fe:	0cdb      	lsrs	r3, r3, #19
 8009300:	04db      	lsls	r3, r3, #19
 8009302:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	015a      	lsls	r2, r3, #5
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	4413      	add	r3, r2
 800930c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	693a      	ldr	r2, [r7, #16]
 8009314:	0151      	lsls	r1, r2, #5
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	440a      	add	r2, r1
 800931a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800931e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009322:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009326:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	695a      	ldr	r2, [r3, #20]
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	429a      	cmp	r2, r3
 8009332:	d903      	bls.n	800933c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	689a      	ldr	r2, [r3, #8]
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	015a      	lsls	r2, r3, #5
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	4413      	add	r3, r2
 8009344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	693a      	ldr	r2, [r7, #16]
 800934c:	0151      	lsls	r1, r2, #5
 800934e:	697a      	ldr	r2, [r7, #20]
 8009350:	440a      	add	r2, r1
 8009352:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009356:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800935a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	015a      	lsls	r2, r3, #5
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	4413      	add	r3, r2
 8009364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009368:	691a      	ldr	r2, [r3, #16]
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	695b      	ldr	r3, [r3, #20]
 800936e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009372:	6939      	ldr	r1, [r7, #16]
 8009374:	0148      	lsls	r0, r1, #5
 8009376:	6979      	ldr	r1, [r7, #20]
 8009378:	4401      	add	r1, r0
 800937a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800937e:	4313      	orrs	r3, r2
 8009380:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009382:	79fb      	ldrb	r3, [r7, #7]
 8009384:	2b01      	cmp	r3, #1
 8009386:	d11e      	bne.n	80093c6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d009      	beq.n	80093a4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	015a      	lsls	r2, r3, #5
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	4413      	add	r3, r2
 8009398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800939c:	461a      	mov	r2, r3
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	693a      	ldr	r2, [r7, #16]
 80093b4:	0151      	lsls	r1, r2, #5
 80093b6:	697a      	ldr	r2, [r7, #20]
 80093b8:	440a      	add	r2, r1
 80093ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80093c2:	6013      	str	r3, [r2, #0]
 80093c4:	e092      	b.n	80094ec <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	015a      	lsls	r2, r3, #5
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	4413      	add	r3, r2
 80093ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	0151      	lsls	r1, r2, #5
 80093d8:	697a      	ldr	r2, [r7, #20]
 80093da:	440a      	add	r2, r1
 80093dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80093e4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	695b      	ldr	r3, [r3, #20]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d07e      	beq.n	80094ec <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	f003 030f 	and.w	r3, r3, #15
 80093fe:	2101      	movs	r1, #1
 8009400:	fa01 f303 	lsl.w	r3, r1, r3
 8009404:	6979      	ldr	r1, [r7, #20]
 8009406:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800940a:	4313      	orrs	r3, r2
 800940c:	634b      	str	r3, [r1, #52]	; 0x34
 800940e:	e06d      	b.n	80094ec <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	015a      	lsls	r2, r3, #5
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	4413      	add	r3, r2
 8009418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	693a      	ldr	r2, [r7, #16]
 8009420:	0151      	lsls	r1, r2, #5
 8009422:	697a      	ldr	r2, [r7, #20]
 8009424:	440a      	add	r2, r1
 8009426:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800942a:	0cdb      	lsrs	r3, r3, #19
 800942c:	04db      	lsls	r3, r3, #19
 800942e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	0151      	lsls	r1, r2, #5
 8009442:	697a      	ldr	r2, [r7, #20]
 8009444:	440a      	add	r2, r1
 8009446:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800944a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800944e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009452:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	695b      	ldr	r3, [r3, #20]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d003      	beq.n	8009464 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	689a      	ldr	r2, [r3, #8]
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	4413      	add	r3, r2
 800946c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009470:	691b      	ldr	r3, [r3, #16]
 8009472:	693a      	ldr	r2, [r7, #16]
 8009474:	0151      	lsls	r1, r2, #5
 8009476:	697a      	ldr	r2, [r7, #20]
 8009478:	440a      	add	r2, r1
 800947a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800947e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009482:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	015a      	lsls	r2, r3, #5
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	4413      	add	r3, r2
 800948c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009490:	691a      	ldr	r2, [r3, #16]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800949a:	6939      	ldr	r1, [r7, #16]
 800949c:	0148      	lsls	r0, r1, #5
 800949e:	6979      	ldr	r1, [r7, #20]
 80094a0:	4401      	add	r1, r0
 80094a2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80094a6:	4313      	orrs	r3, r2
 80094a8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80094aa:	79fb      	ldrb	r3, [r7, #7]
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	d10d      	bne.n	80094cc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	68db      	ldr	r3, [r3, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d009      	beq.n	80094cc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	68d9      	ldr	r1, [r3, #12]
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c8:	460a      	mov	r2, r1
 80094ca:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	015a      	lsls	r2, r3, #5
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	4413      	add	r3, r2
 80094d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	693a      	ldr	r2, [r7, #16]
 80094dc:	0151      	lsls	r1, r2, #5
 80094de:	697a      	ldr	r2, [r7, #20]
 80094e0:	440a      	add	r2, r1
 80094e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	371c      	adds	r7, #28
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr

080094fa <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b089      	sub	sp, #36	; 0x24
 80094fe:	af00      	add	r7, sp, #0
 8009500:	60f8      	str	r0, [r7, #12]
 8009502:	60b9      	str	r1, [r7, #8]
 8009504:	4611      	mov	r1, r2
 8009506:	461a      	mov	r2, r3
 8009508:	460b      	mov	r3, r1
 800950a:	71fb      	strb	r3, [r7, #7]
 800950c:	4613      	mov	r3, r2
 800950e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009518:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800951c:	2b00      	cmp	r3, #0
 800951e:	d11a      	bne.n	8009556 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009520:	88bb      	ldrh	r3, [r7, #4]
 8009522:	3303      	adds	r3, #3
 8009524:	089b      	lsrs	r3, r3, #2
 8009526:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009528:	2300      	movs	r3, #0
 800952a:	61bb      	str	r3, [r7, #24]
 800952c:	e00f      	b.n	800954e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800952e:	79fb      	ldrb	r3, [r7, #7]
 8009530:	031a      	lsls	r2, r3, #12
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	4413      	add	r3, r2
 8009536:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800953a:	461a      	mov	r2, r3
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	3304      	adds	r3, #4
 8009546:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	3301      	adds	r3, #1
 800954c:	61bb      	str	r3, [r7, #24]
 800954e:	69ba      	ldr	r2, [r7, #24]
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	429a      	cmp	r2, r3
 8009554:	d3eb      	bcc.n	800952e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	3724      	adds	r7, #36	; 0x24
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009564:	b480      	push	{r7}
 8009566:	b089      	sub	sp, #36	; 0x24
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	4613      	mov	r3, r2
 8009570:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800957a:	88fb      	ldrh	r3, [r7, #6]
 800957c:	3303      	adds	r3, #3
 800957e:	089b      	lsrs	r3, r3, #2
 8009580:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009582:	2300      	movs	r3, #0
 8009584:	61bb      	str	r3, [r7, #24]
 8009586:	e00b      	b.n	80095a0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	601a      	str	r2, [r3, #0]
    pDest++;
 8009594:	69fb      	ldr	r3, [r7, #28]
 8009596:	3304      	adds	r3, #4
 8009598:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800959a:	69bb      	ldr	r3, [r7, #24]
 800959c:	3301      	adds	r3, #1
 800959e:	61bb      	str	r3, [r7, #24]
 80095a0:	69ba      	ldr	r2, [r7, #24]
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d3ef      	bcc.n	8009588 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80095a8:	69fb      	ldr	r3, [r7, #28]
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3724      	adds	r7, #36	; 0x24
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr

080095b6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80095b6:	b480      	push	{r7}
 80095b8:	b085      	sub	sp, #20
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]
 80095be:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	785b      	ldrb	r3, [r3, #1]
 80095ce:	2b01      	cmp	r3, #1
 80095d0:	d12c      	bne.n	800962c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	015a      	lsls	r2, r3, #5
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	4413      	add	r3, r2
 80095da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	db12      	blt.n	800960a <USB_EPSetStall+0x54>
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00f      	beq.n	800960a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	015a      	lsls	r2, r3, #5
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	4413      	add	r3, r2
 80095f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68ba      	ldr	r2, [r7, #8]
 80095fa:	0151      	lsls	r1, r2, #5
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	440a      	add	r2, r1
 8009600:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009604:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009608:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	015a      	lsls	r2, r3, #5
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	4413      	add	r3, r2
 8009612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68ba      	ldr	r2, [r7, #8]
 800961a:	0151      	lsls	r1, r2, #5
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	440a      	add	r2, r1
 8009620:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009624:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009628:	6013      	str	r3, [r2, #0]
 800962a:	e02b      	b.n	8009684 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	015a      	lsls	r2, r3, #5
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	4413      	add	r3, r2
 8009634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	db12      	blt.n	8009664 <USB_EPSetStall+0xae>
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00f      	beq.n	8009664 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	015a      	lsls	r2, r3, #5
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4413      	add	r3, r2
 800964c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68ba      	ldr	r2, [r7, #8]
 8009654:	0151      	lsls	r1, r2, #5
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	440a      	add	r2, r1
 800965a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800965e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009662:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	015a      	lsls	r2, r3, #5
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	4413      	add	r3, r2
 800966c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	68ba      	ldr	r2, [r7, #8]
 8009674:	0151      	lsls	r1, r2, #5
 8009676:	68fa      	ldr	r2, [r7, #12]
 8009678:	440a      	add	r2, r1
 800967a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800967e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009682:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	3714      	adds	r7, #20
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr

08009692 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009692:	b480      	push	{r7}
 8009694:	b085      	sub	sp, #20
 8009696:	af00      	add	r7, sp, #0
 8009698:	6078      	str	r0, [r7, #4]
 800969a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	781b      	ldrb	r3, [r3, #0]
 80096a4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	785b      	ldrb	r3, [r3, #1]
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d128      	bne.n	8009700 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	015a      	lsls	r2, r3, #5
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	4413      	add	r3, r2
 80096b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	68ba      	ldr	r2, [r7, #8]
 80096be:	0151      	lsls	r1, r2, #5
 80096c0:	68fa      	ldr	r2, [r7, #12]
 80096c2:	440a      	add	r2, r1
 80096c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80096cc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	78db      	ldrb	r3, [r3, #3]
 80096d2:	2b03      	cmp	r3, #3
 80096d4:	d003      	beq.n	80096de <USB_EPClearStall+0x4c>
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	78db      	ldrb	r3, [r3, #3]
 80096da:	2b02      	cmp	r3, #2
 80096dc:	d138      	bne.n	8009750 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	015a      	lsls	r2, r3, #5
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	4413      	add	r3, r2
 80096e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	68ba      	ldr	r2, [r7, #8]
 80096ee:	0151      	lsls	r1, r2, #5
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	440a      	add	r2, r1
 80096f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096fc:	6013      	str	r3, [r2, #0]
 80096fe:	e027      	b.n	8009750 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	015a      	lsls	r2, r3, #5
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	4413      	add	r3, r2
 8009708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	68ba      	ldr	r2, [r7, #8]
 8009710:	0151      	lsls	r1, r2, #5
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	440a      	add	r2, r1
 8009716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800971a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800971e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	78db      	ldrb	r3, [r3, #3]
 8009724:	2b03      	cmp	r3, #3
 8009726:	d003      	beq.n	8009730 <USB_EPClearStall+0x9e>
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	78db      	ldrb	r3, [r3, #3]
 800972c:	2b02      	cmp	r3, #2
 800972e:	d10f      	bne.n	8009750 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	015a      	lsls	r2, r3, #5
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	4413      	add	r3, r2
 8009738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68ba      	ldr	r2, [r7, #8]
 8009740:	0151      	lsls	r1, r2, #5
 8009742:	68fa      	ldr	r2, [r7, #12]
 8009744:	440a      	add	r2, r1
 8009746:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800974a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800974e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3714      	adds	r7, #20
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr

0800975e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800975e:	b480      	push	{r7}
 8009760:	b085      	sub	sp, #20
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
 8009766:	460b      	mov	r3, r1
 8009768:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	68fa      	ldr	r2, [r7, #12]
 8009778:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800977c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009780:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	78fb      	ldrb	r3, [r7, #3]
 800978c:	011b      	lsls	r3, r3, #4
 800978e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009792:	68f9      	ldr	r1, [r7, #12]
 8009794:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009798:	4313      	orrs	r3, r2
 800979a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800979c:	2300      	movs	r3, #0
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3714      	adds	r7, #20
 80097a2:	46bd      	mov	sp, r7
 80097a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a8:	4770      	bx	lr

080097aa <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80097c4:	f023 0302 	bic.w	r3, r3, #2
 80097c8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80097ca:	2003      	movs	r0, #3
 80097cc:	f7f8 fe1e 	bl	800240c <HAL_Delay>

  return HAL_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b084      	sub	sp, #16
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	68fa      	ldr	r2, [r7, #12]
 80097f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80097f4:	f043 0302 	orr.w	r3, r3, #2
 80097f8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80097fa:	2003      	movs	r0, #3
 80097fc:	f7f8 fe06 	bl	800240c <HAL_Delay>

  return HAL_OK;
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}

0800980a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800980a:	b480      	push	{r7}
 800980c:	b085      	sub	sp, #20
 800980e:	af00      	add	r7, sp, #0
 8009810:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	699b      	ldr	r3, [r3, #24]
 800981c:	68fa      	ldr	r2, [r7, #12]
 800981e:	4013      	ands	r3, r2
 8009820:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009822:	68fb      	ldr	r3, [r7, #12]
}
 8009824:	4618      	mov	r0, r3
 8009826:	3714      	adds	r7, #20
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009830:	b480      	push	{r7}
 8009832:	b085      	sub	sp, #20
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009842:	699b      	ldr	r3, [r3, #24]
 8009844:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800984c:	69db      	ldr	r3, [r3, #28]
 800984e:	68ba      	ldr	r2, [r7, #8]
 8009850:	4013      	ands	r3, r2
 8009852:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	0c1b      	lsrs	r3, r3, #16
}
 8009858:	4618      	mov	r0, r3
 800985a:	3714      	adds	r7, #20
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009876:	699b      	ldr	r3, [r3, #24]
 8009878:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009880:	69db      	ldr	r3, [r3, #28]
 8009882:	68ba      	ldr	r2, [r7, #8]
 8009884:	4013      	ands	r3, r2
 8009886:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	b29b      	uxth	r3, r3
}
 800988c:	4618      	mov	r0, r3
 800988e:	3714      	adds	r7, #20
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009898:	b480      	push	{r7}
 800989a:	b085      	sub	sp, #20
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	460b      	mov	r3, r1
 80098a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80098a8:	78fb      	ldrb	r3, [r7, #3]
 80098aa:	015a      	lsls	r2, r3, #5
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	4413      	add	r3, r2
 80098b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098be:	695b      	ldr	r3, [r3, #20]
 80098c0:	68ba      	ldr	r2, [r7, #8]
 80098c2:	4013      	ands	r3, r2
 80098c4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80098c6:	68bb      	ldr	r3, [r7, #8]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3714      	adds	r7, #20
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b087      	sub	sp, #28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	460b      	mov	r3, r1
 80098de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ea:	691b      	ldr	r3, [r3, #16]
 80098ec:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098f6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80098f8:	78fb      	ldrb	r3, [r7, #3]
 80098fa:	f003 030f 	and.w	r3, r3, #15
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	fa22 f303 	lsr.w	r3, r2, r3
 8009904:	01db      	lsls	r3, r3, #7
 8009906:	b2db      	uxtb	r3, r3
 8009908:	693a      	ldr	r2, [r7, #16]
 800990a:	4313      	orrs	r3, r2
 800990c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800990e:	78fb      	ldrb	r3, [r7, #3]
 8009910:	015a      	lsls	r2, r3, #5
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	4413      	add	r3, r2
 8009916:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	693a      	ldr	r2, [r7, #16]
 800991e:	4013      	ands	r3, r2
 8009920:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009922:	68bb      	ldr	r3, [r7, #8]
}
 8009924:	4618      	mov	r0, r3
 8009926:	371c      	adds	r7, #28
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	695b      	ldr	r3, [r3, #20]
 800993c:	f003 0301 	and.w	r3, r3, #1
}
 8009940:	4618      	mov	r0, r3
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800994c:	b480      	push	{r7}
 800994e:	b085      	sub	sp, #20
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	68fa      	ldr	r2, [r7, #12]
 8009962:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009966:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800996a:	f023 0307 	bic.w	r3, r3, #7
 800996e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800997e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009982:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009984:	2300      	movs	r3, #0
}
 8009986:	4618      	mov	r0, r3
 8009988:	3714      	adds	r7, #20
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
	...

08009994 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009994:	b480      	push	{r7}
 8009996:	b087      	sub	sp, #28
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	460b      	mov	r3, r1
 800999e:	607a      	str	r2, [r7, #4]
 80099a0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	333c      	adds	r3, #60	; 0x3c
 80099aa:	3304      	adds	r3, #4
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	4a26      	ldr	r2, [pc, #152]	; (8009a4c <USB_EP0_OutStart+0xb8>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d90a      	bls.n	80099ce <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80099c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80099c8:	d101      	bne.n	80099ce <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80099ca:	2300      	movs	r3, #0
 80099cc:	e037      	b.n	8009a3e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099d4:	461a      	mov	r2, r3
 80099d6:	2300      	movs	r3, #0
 80099d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	697a      	ldr	r2, [r7, #20]
 80099f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099fc:	f043 0318 	orr.w	r3, r3, #24
 8009a00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	697a      	ldr	r2, [r7, #20]
 8009a0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a10:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009a14:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009a16:	7afb      	ldrb	r3, [r7, #11]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d10f      	bne.n	8009a3c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a22:	461a      	mov	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	697a      	ldr	r2, [r7, #20]
 8009a32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a36:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009a3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	371c      	adds	r7, #28
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	4f54300a 	.word	0x4f54300a

08009a50 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b085      	sub	sp, #20
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	3301      	adds	r3, #1
 8009a60:	60fb      	str	r3, [r7, #12]
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	4a13      	ldr	r2, [pc, #76]	; (8009ab4 <USB_CoreReset+0x64>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d901      	bls.n	8009a6e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e01b      	b.n	8009aa6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	daf2      	bge.n	8009a5c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009a76:	2300      	movs	r3, #0
 8009a78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	f043 0201 	orr.w	r2, r3, #1
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	4a09      	ldr	r2, [pc, #36]	; (8009ab4 <USB_CoreReset+0x64>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d901      	bls.n	8009a98 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e006      	b.n	8009aa6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	f003 0301 	and.w	r3, r3, #1
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	d0f0      	beq.n	8009a86 <USB_CoreReset+0x36>

  return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3714      	adds	r7, #20
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab0:	4770      	bx	lr
 8009ab2:	bf00      	nop
 8009ab4:	00030d40 	.word	0x00030d40

08009ab8 <USBD_AUDIO_Init>:
* @retval status
*/

static uint8_t  USBD_AUDIO_Init (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b084      	sub	sp, #16
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	70fb      	strb	r3, [r7, #3]
  if(haudioInstance.state!=STATE_USB_WAITING_FOR_INIT)
 8009ac4:	4b25      	ldr	r3, [pc, #148]	; (8009b5c <USBD_AUDIO_Init+0xa4>)
 8009ac6:	7d1b      	ldrb	r3, [r3, #20]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d001      	beq.n	8009ad0 <USBD_AUDIO_Init+0x18>
  {
    return USBD_FAIL; 
 8009acc:	2303      	movs	r3, #3
 8009ace:	e041      	b.n	8009b54 <USBD_AUDIO_Init+0x9c>
  }
  
  USBD_AUDIO_HandleTypeDef   *haudio;
  pdev->pClassData = &haudioInstance;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a22      	ldr	r2, [pc, #136]	; (8009b5c <USBD_AUDIO_Init+0xa4>)
 8009ad4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassData;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ade:	60fb      	str	r3, [r7, #12]
  uint16_t packet_dim = haudio->paketDimension;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	8a5b      	ldrh	r3, [r3, #18]
 8009ae4:	817b      	strh	r3, [r7, #10]
  uint16_t wr_rd_offset = (AUDIO_IN_PACKET_NUM/2) * haudio->dataAmount / haudio->paketDimension;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	8a1b      	ldrh	r3, [r3, #16]
 8009aea:	461a      	mov	r2, r3
 8009aec:	4613      	mov	r3, r2
 8009aee:	005b      	lsls	r3, r3, #1
 8009af0:	4413      	add	r3, r2
 8009af2:	68fa      	ldr	r2, [r7, #12]
 8009af4:	8a52      	ldrh	r2, [r2, #18]
 8009af6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009afa:	813b      	strh	r3, [r7, #8]
  haudio->wr_ptr=wr_rd_offset * packet_dim;
 8009afc:	893a      	ldrh	r2, [r7, #8]
 8009afe:	897b      	ldrh	r3, [r7, #10]
 8009b00:	fb12 f303 	smulbb	r3, r2, r3
 8009b04:	b29a      	uxth	r2, r3
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	831a      	strh	r2, [r3, #24]
  haudio->rd_ptr = 0;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	82da      	strh	r2, [r3, #22]
  haudio->timeout = 0;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2200      	movs	r2, #0
 8009b14:	819a      	strh	r2, [r3, #12]
  
  ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData)->Init(haudio->frequency,0,haudio->channels);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	68fa      	ldr	r2, [r7, #12]
 8009b20:	6890      	ldr	r0, [r2, #8]
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	7912      	ldrb	r2, [r2, #4]
 8009b26:	2100      	movs	r1, #0
 8009b28:	4798      	blx	r3
  
  USBD_LL_OpenEP(pdev,
 8009b2a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009b2e:	2201      	movs	r2, #1
 8009b30:	2181      	movs	r1, #129	; 0x81
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f003 faa7 	bl	800d086 <USBD_LL_OpenEP>
                 AUDIO_IN_EP,
                 USBD_EP_TYPE_ISOC,
                 AUDIO_IN_PACKET);
  
  USBD_LL_FlushEP(pdev, AUDIO_IN_EP);
 8009b38:	2181      	movs	r1, #129	; 0x81
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f003 fad0 	bl	800d0e0 <USBD_LL_FlushEP>
  
  
  USBD_LL_Transmit(pdev, AUDIO_IN_EP,
 8009b40:	897b      	ldrh	r3, [r7, #10]
 8009b42:	4a07      	ldr	r2, [pc, #28]	; (8009b60 <USBD_AUDIO_Init+0xa8>)
 8009b44:	2181      	movs	r1, #129	; 0x81
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f003 fb42 	bl	800d1d0 <USBD_LL_Transmit>
                   IsocInBuffDummy,                        
                   packet_dim);      
  
  haudio->state=STATE_USB_IDLE;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	751a      	strb	r2, [r3, #20]
  return USBD_OK;
 8009b52:	2300      	movs	r3, #0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	20001c24 	.word	0x20001c24
 8009b60:	20001aa0 	.word	0x20001aa0

08009b64 <USBD_AUDIO_DeInit>:
* @param  cfgidx: Configuration index
* @retval status
*/
static uint8_t  USBD_AUDIO_DeInit (USBD_HandleTypeDef *pdev, 
                                   uint8_t cfgidx)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	70fb      	strb	r3, [r7, #3]
  /* Close EP IN */
  USBD_LL_CloseEP(pdev,AUDIO_IN_EP);  
 8009b70:	2181      	movs	r1, #129	; 0x81
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f003 faa1 	bl	800d0ba <USBD_LL_CloseEP>
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d008      	beq.n	8009b94 <USBD_AUDIO_DeInit+0x30>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData)->DeInit(0);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	2000      	movs	r0, #0
 8009b8c:	4798      	blx	r3
    haudioInstance.state = STATE_USB_WAITING_FOR_INIT; 
 8009b8e:	4b04      	ldr	r3, [pc, #16]	; (8009ba0 <USBD_AUDIO_DeInit+0x3c>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	751a      	strb	r2, [r3, #20]
  }
  return USBD_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3708      	adds	r7, #8
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	20001c24 	.word	0x20001c24

08009ba4 <USBD_AUDIO_Setup>:
* @param  req: usb requests
* @retval status
*/
static uint8_t  USBD_AUDIO_Setup (USBD_HandleTypeDef *pdev, 
                                  USBD_SetupReqTypedef *req)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b086      	sub	sp, #24
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint8_t ret = USBD_OK;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	75fb      	strb	r3, [r7, #23]
  haudio = pdev->pClassData;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009bb8:	613b      	str	r3, [r7, #16]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d031      	beq.n	8009c2a <USBD_AUDIO_Setup+0x86>
 8009bc6:	2b20      	cmp	r3, #32
 8009bc8:	d166      	bne.n	8009c98 <USBD_AUDIO_Setup+0xf4>
  {
    /* AUDIO Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :    
    switch (req->bRequest)
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	785b      	ldrb	r3, [r3, #1]
 8009bce:	2b82      	cmp	r3, #130	; 0x82
 8009bd0:	d015      	beq.n	8009bfe <USBD_AUDIO_Setup+0x5a>
 8009bd2:	2b82      	cmp	r3, #130	; 0x82
 8009bd4:	dc04      	bgt.n	8009be0 <USBD_AUDIO_Setup+0x3c>
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d00c      	beq.n	8009bf4 <USBD_AUDIO_Setup+0x50>
 8009bda:	2b81      	cmp	r3, #129	; 0x81
 8009bdc:	d005      	beq.n	8009bea <USBD_AUDIO_Setup+0x46>
 8009bde:	e01d      	b.n	8009c1c <USBD_AUDIO_Setup+0x78>
 8009be0:	2b83      	cmp	r3, #131	; 0x83
 8009be2:	d011      	beq.n	8009c08 <USBD_AUDIO_Setup+0x64>
 8009be4:	2b84      	cmp	r3, #132	; 0x84
 8009be6:	d014      	beq.n	8009c12 <USBD_AUDIO_Setup+0x6e>
 8009be8:	e018      	b.n	8009c1c <USBD_AUDIO_Setup+0x78>
    {
    case AUDIO_REQ_GET_CUR:
      AUDIO_REQ_GetCurrent(pdev, req);
 8009bea:	6839      	ldr	r1, [r7, #0]
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f9ed 	bl	8009fcc <AUDIO_REQ_GetCurrent>
      break;
 8009bf2:	e019      	b.n	8009c28 <USBD_AUDIO_Setup+0x84>
      
    case AUDIO_REQ_SET_CUR:
      AUDIO_REQ_SetCurrent(pdev, req);   
 8009bf4:	6839      	ldr	r1, [r7, #0]
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 fa10 	bl	800a01c <AUDIO_REQ_SetCurrent>
      break;
 8009bfc:	e014      	b.n	8009c28 <USBD_AUDIO_Setup+0x84>
      
    case AUDIO_REQ_GET_MIN:
      AUDIO_REQ_GetMinimum(pdev, req);
 8009bfe:	6839      	ldr	r1, [r7, #0]
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f9ab 	bl	8009f5c <AUDIO_REQ_GetMinimum>
      break;
 8009c06:	e00f      	b.n	8009c28 <USBD_AUDIO_Setup+0x84>
      
    case AUDIO_REQ_GET_MAX:
      AUDIO_REQ_GetMaximum(pdev, req);
 8009c08:	6839      	ldr	r1, [r7, #0]
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 f98a 	bl	8009f24 <AUDIO_REQ_GetMaximum>
      break;
 8009c10:	e00a      	b.n	8009c28 <USBD_AUDIO_Setup+0x84>
      
    case AUDIO_REQ_GET_RES:
      AUDIO_REQ_GetResolution(pdev, req);
 8009c12:	6839      	ldr	r1, [r7, #0]
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f9bd 	bl	8009f94 <AUDIO_REQ_GetResolution>
      break;
 8009c1a:	e005      	b.n	8009c28 <USBD_AUDIO_Setup+0x84>
      
    default:
      USBD_CtlError (pdev, req);
 8009c1c:	6839      	ldr	r1, [r7, #0]
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f001 fe44 	bl	800b8ac <USBD_CtlError>
      return USBD_FAIL;
 8009c24:	2303      	movs	r3, #3
 8009c26:	e038      	b.n	8009c9a <USBD_AUDIO_Setup+0xf6>
    }
    break; 
 8009c28:	e036      	b.n	8009c98 <USBD_AUDIO_Setup+0xf4>
    
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	785b      	ldrb	r3, [r3, #1]
 8009c2e:	2b0a      	cmp	r3, #10
 8009c30:	d018      	beq.n	8009c64 <USBD_AUDIO_Setup+0xc0>
 8009c32:	2b0b      	cmp	r3, #11
 8009c34:	d01e      	beq.n	8009c74 <USBD_AUDIO_Setup+0xd0>
 8009c36:	2b06      	cmp	r3, #6
 8009c38:	d12e      	bne.n	8009c98 <USBD_AUDIO_Setup+0xf4>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( (req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	885b      	ldrh	r3, [r3, #2]
 8009c3e:	0a1b      	lsrs	r3, r3, #8
 8009c40:	b29b      	uxth	r3, r3
 8009c42:	2b21      	cmp	r3, #33	; 0x21
 8009c44:	d127      	bne.n	8009c96 <USBD_AUDIO_Setup+0xf2>
      {
        
        pbuf = USBD_AUDIO_CfgDesc + 18;
 8009c46:	4b17      	ldr	r3, [pc, #92]	; (8009ca4 <USBD_AUDIO_Setup+0x100>)
 8009c48:	60fb      	str	r3, [r7, #12]
        len = MIN(USB_AUDIO_DESC_SIZ , req->wLength);   
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	88db      	ldrh	r3, [r3, #6]
 8009c4e:	2b09      	cmp	r3, #9
 8009c50:	bf28      	it	cs
 8009c52:	2309      	movcs	r3, #9
 8009c54:	817b      	strh	r3, [r7, #10]
        
        USBD_CtlSendData (pdev, 
 8009c56:	897b      	ldrh	r3, [r7, #10]
 8009c58:	461a      	mov	r2, r3
 8009c5a:	68f9      	ldr	r1, [r7, #12]
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f001 fe96 	bl	800b98e <USBD_CtlSendData>
                          pbuf,
                          len);
      }
      break;
 8009c62:	e018      	b.n	8009c96 <USBD_AUDIO_Setup+0xf2>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
                        (uint8_t *)haudio->alt_setting,
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	681b      	ldr	r3, [r3, #0]
      USBD_CtlSendData (pdev,
 8009c68:	2201      	movs	r2, #1
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f001 fe8e 	bl	800b98e <USBD_CtlSendData>
                        1);
      break;
 8009c72:	e011      	b.n	8009c98 <USBD_AUDIO_Setup+0xf4>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_MAX_NUM_INTERFACES)
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	885b      	ldrh	r3, [r3, #2]
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d806      	bhi.n	8009c8c <USBD_AUDIO_Setup+0xe8>
      {
        haudio->alt_setting = (uint8_t)(req->wValue);
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	885b      	ldrh	r3, [r3, #2]
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	461a      	mov	r2, r3
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 8009c8a:	e005      	b.n	8009c98 <USBD_AUDIO_Setup+0xf4>
        USBD_CtlError (pdev, req);
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f001 fe0c 	bl	800b8ac <USBD_CtlError>
      break;
 8009c94:	e000      	b.n	8009c98 <USBD_AUDIO_Setup+0xf4>
      break;
 8009c96:	bf00      	nop
    }
  }
  return ret;
 8009c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3718      	adds	r7, #24
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	20001c9a 	.word	0x20001c9a

08009ca8 <USBD_AUDIO_GetCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_AUDIO_GetCfgDesc (uint16_t *length)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_AUDIO_CfgDesc);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2276      	movs	r2, #118	; 0x76
 8009cb4:	801a      	strh	r2, [r3, #0]
  return USBD_AUDIO_CfgDesc;
 8009cb6:	4b03      	ldr	r3, [pc, #12]	; (8009cc4 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	370c      	adds	r7, #12
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr
 8009cc4:	20001c88 	.word	0x20001c88

08009cc8 <USBD_AUDIO_DataIn>:
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_AUDIO_DataIn (USBD_HandleTypeDef *pdev,
                                  uint8_t epnum)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b088      	sub	sp, #32
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	70fb      	strb	r3, [r7, #3]
  
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009cda:	617b      	str	r3, [r7, #20]
  uint32_t length_usb_pck;
  uint16_t app;
  uint16_t IsocInWr_app = haudio->wr_ptr;
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	8b1b      	ldrh	r3, [r3, #24]
 8009ce0:	827b      	strh	r3, [r7, #18]
  uint16_t true_dim = haudio->buffer_length;
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	89db      	ldrh	r3, [r3, #14]
 8009ce6:	823b      	strh	r3, [r7, #16]
  uint16_t packet_dim = haudio->paketDimension;
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	8a5b      	ldrh	r3, [r3, #18]
 8009cec:	81fb      	strh	r3, [r7, #14]
  uint16_t channels = haudio->channels;
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	791b      	ldrb	r3, [r3, #4]
 8009cf2:	81bb      	strh	r3, [r7, #12]
  length_usb_pck = packet_dim;  
 8009cf4:	89fb      	ldrh	r3, [r7, #14]
 8009cf6:	61fb      	str	r3, [r7, #28]
  haudio->timeout=0;
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	819a      	strh	r2, [r3, #12]
  if (epnum == (AUDIO_IN_EP & 0x7F))
 8009cfe:	78fb      	ldrb	r3, [r7, #3]
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	f040 8085 	bne.w	8009e10 <USBD_AUDIO_DataIn+0x148>
  {    
    if (haudio->state == STATE_USB_IDLE) 
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	7d1b      	ldrb	r3, [r3, #20]
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d107      	bne.n	8009d1e <USBD_AUDIO_DataIn+0x56>
    {
      haudio->state=STATE_USB_REQUESTS_STARTED;
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	2202      	movs	r2, #2
 8009d12:	751a      	strb	r2, [r3, #20]
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData)->Record();      
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d1a:	689b      	ldr	r3, [r3, #8]
 8009d1c:	4798      	blx	r3
    }    
    if (haudio->state == STATE_USB_BUFFER_WRITE_STARTED)   
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	7d1b      	ldrb	r3, [r3, #20]
 8009d22:	2b03      	cmp	r3, #3
 8009d24:	d16e      	bne.n	8009e04 <USBD_AUDIO_DataIn+0x13c>
    {      
      haudio->rd_ptr = haudio->rd_ptr % (true_dim);              
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	8adb      	ldrh	r3, [r3, #22]
 8009d2a:	8a3a      	ldrh	r2, [r7, #16]
 8009d2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d30:	fb02 f201 	mul.w	r2, r2, r1
 8009d34:	1a9b      	subs	r3, r3, r2
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	82da      	strh	r2, [r3, #22]
      if(IsocInWr_app<haudio->rd_ptr){
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	8adb      	ldrh	r3, [r3, #22]
 8009d40:	8a7a      	ldrh	r2, [r7, #18]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d208      	bcs.n	8009d58 <USBD_AUDIO_DataIn+0x90>
        app = ((true_dim) - haudio->rd_ptr) +  IsocInWr_app;
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	8adb      	ldrh	r3, [r3, #22]
 8009d4a:	8a3a      	ldrh	r2, [r7, #16]
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	b29a      	uxth	r2, r3
 8009d50:	8a7b      	ldrh	r3, [r7, #18]
 8009d52:	4413      	add	r3, r2
 8009d54:	837b      	strh	r3, [r7, #26]
 8009d56:	e004      	b.n	8009d62 <USBD_AUDIO_DataIn+0x9a>
      }else{
        app = IsocInWr_app - haudio->rd_ptr;
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	8adb      	ldrh	r3, [r3, #22]
 8009d5c:	8a7a      	ldrh	r2, [r7, #18]
 8009d5e:	1ad3      	subs	r3, r2, r3
 8009d60:	837b      	strh	r3, [r7, #26]
      }        
      if(app >= (packet_dim*haudio->upper_treshold)){       
 8009d62:	8b7a      	ldrh	r2, [r7, #26]
 8009d64:	89fb      	ldrh	r3, [r7, #14]
 8009d66:	6979      	ldr	r1, [r7, #20]
 8009d68:	7e89      	ldrb	r1, [r1, #26]
 8009d6a:	fb01 f303 	mul.w	r3, r1, r3
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	db06      	blt.n	8009d80 <USBD_AUDIO_DataIn+0xb8>
        length_usb_pck += channels*2;
 8009d72:	89bb      	ldrh	r3, [r7, #12]
 8009d74:	005b      	lsls	r3, r3, #1
 8009d76:	461a      	mov	r2, r3
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	4413      	add	r3, r2
 8009d7c:	61fb      	str	r3, [r7, #28]
 8009d7e:	e00d      	b.n	8009d9c <USBD_AUDIO_DataIn+0xd4>
      }else if(app <= (packet_dim*haudio->lower_treshold)){
 8009d80:	8b7a      	ldrh	r2, [r7, #26]
 8009d82:	89fb      	ldrh	r3, [r7, #14]
 8009d84:	6979      	ldr	r1, [r7, #20]
 8009d86:	7ec9      	ldrb	r1, [r1, #27]
 8009d88:	fb01 f303 	mul.w	r3, r1, r3
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	dc05      	bgt.n	8009d9c <USBD_AUDIO_DataIn+0xd4>
        length_usb_pck -= channels*2;
 8009d90:	89bb      	ldrh	r3, [r7, #12]
 8009d92:	005b      	lsls	r3, r3, #1
 8009d94:	461a      	mov	r2, r3
 8009d96:	69fb      	ldr	r3, [r7, #28]
 8009d98:	1a9b      	subs	r3, r3, r2
 8009d9a:	61fb      	str	r3, [r7, #28]
      }     
      USBD_LL_Transmit (pdev,AUDIO_IN_EP,
                        (uint8_t*)(&haudio->buffer[haudio->rd_ptr]),
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009da0:	697a      	ldr	r2, [r7, #20]
 8009da2:	8ad2      	ldrh	r2, [r2, #22]
      USBD_LL_Transmit (pdev,AUDIO_IN_EP,
 8009da4:	441a      	add	r2, r3
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	2181      	movs	r1, #129	; 0x81
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f003 fa10 	bl	800d1d0 <USBD_LL_Transmit>
                        length_usb_pck);      
      haudio->rd_ptr += length_usb_pck;      
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	8ada      	ldrh	r2, [r3, #22]
 8009db4:	69fb      	ldr	r3, [r7, #28]
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	4413      	add	r3, r2
 8009dba:	b29a      	uxth	r2, r3
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	82da      	strh	r2, [r3, #22]

      if(app < haudio->buffer_length/10)
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	89db      	ldrh	r3, [r3, #14]
 8009dc4:	4a15      	ldr	r2, [pc, #84]	; (8009e1c <USBD_AUDIO_DataIn+0x154>)
 8009dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8009dca:	08db      	lsrs	r3, r3, #3
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	8b7a      	ldrh	r2, [r7, #26]
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d21d      	bcs.n	8009e10 <USBD_AUDIO_DataIn+0x148>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData)->Stop();
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009dda:	695b      	ldr	r3, [r3, #20]
 8009ddc:	4798      	blx	r3
        haudio->state = STATE_USB_IDLE; 
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	2201      	movs	r2, #1
 8009de2:	751a      	strb	r2, [r3, #20]
        haudio->timeout=0;
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	2200      	movs	r2, #0
 8009de8:	819a      	strh	r2, [r3, #12]
        memset(haudio->buffer,0,(haudio->buffer_length + haudio->dataAmount));
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	89db      	ldrh	r3, [r3, #14]
 8009df2:	461a      	mov	r2, r3
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	8a1b      	ldrh	r3, [r3, #16]
 8009df8:	4413      	add	r3, r2
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	f005 fa5a 	bl	800f2b6 <memset>
 8009e02:	e005      	b.n	8009e10 <USBD_AUDIO_DataIn+0x148>
      }       
    }
    else 
    {      
      USBD_LL_Transmit (pdev,AUDIO_IN_EP,
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	4a06      	ldr	r2, [pc, #24]	; (8009e20 <USBD_AUDIO_DataIn+0x158>)
 8009e08:	2181      	movs	r1, #129	; 0x81
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f003 f9e0 	bl	800d1d0 <USBD_LL_Transmit>
                        IsocInBuffDummy,
                        length_usb_pck);      
    }    
  }
  return USBD_OK;
 8009e10:	2300      	movs	r3, #0
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3720      	adds	r7, #32
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	cccccccd 	.word	0xcccccccd
 8009e20:	20001aa0 	.word	0x20001aa0

08009e24 <USBD_AUDIO_EP0_RxReady>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t  USBD_AUDIO_EP0_RxReady (USBD_HandleTypeDef *pdev)
{  
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b084      	sub	sp, #16
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e32:	60fb      	str	r3, [r7, #12]
  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	7f1b      	ldrb	r3, [r3, #28]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d11e      	bne.n	8009e7a <USBD_AUDIO_EP0_RxReady+0x56>
  {    
    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 8009e42:	2b02      	cmp	r3, #2
 8009e44:	d119      	bne.n	8009e7a <USBD_AUDIO_EP0_RxReady+0x56>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData)->VolumeCtl(VOL_CUR);    
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e4c:	68db      	ldr	r3, [r3, #12]
 8009e4e:	4a0d      	ldr	r2, [pc, #52]	; (8009e84 <USBD_AUDIO_EP0_RxReady+0x60>)
 8009e50:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009e54:	4610      	mov	r0, r2
 8009e56:	4798      	blx	r3
      
      haudio->control.cmd = 0;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	771a      	strb	r2, [r3, #28]
      haudio->control.len = 0;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      haudio->control.unit = 0;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
      haudio->control.data[0]=0;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2200      	movs	r2, #0
 8009e72:	775a      	strb	r2, [r3, #29]
      haudio->control.data[0]=0;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2200      	movs	r2, #0
 8009e78:	775a      	strb	r2, [r3, #29]
    }
  }    
  return USBD_OK;
 8009e7a:	2300      	movs	r3, #0
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}
 8009e84:	20001c20 	.word	0x20001c20

08009e88 <USBD_AUDIO_EP0_TxReady>:
*         handle EP0 TRx Ready event
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_AUDIO_EP0_TxReady (USBD_HandleTypeDef *pdev)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  /* Only OUT control data are processed */
  return USBD_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <USBD_AUDIO_SOF>:
*         handle SOF event
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_AUDIO_SOF (USBD_HandleTypeDef *pdev)
{  
 8009e9e:	b480      	push	{r7}
 8009ea0:	b083      	sub	sp, #12
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8009ea6:	2300      	movs	r3, #0
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <USBD_AUDIO_IsoINIncomplete>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t  USBD_AUDIO_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{  
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8009ec0:	2300      	movs	r3, #0
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	370c      	adds	r7, #12
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <USBD_AUDIO_IsoOutIncomplete>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t  USBD_AUDIO_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{  
 8009ece:	b480      	push	{r7}
 8009ed0:	b083      	sub	sp, #12
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
 8009ed6:	460b      	mov	r3, r1
 8009ed8:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <USBD_AUDIO_DataOut>:
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t  USBD_AUDIO_DataOut (USBD_HandleTypeDef *pdev, 
                                    uint8_t epnum)
{  
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	460b      	mov	r3, r1
 8009ef2:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8009ef4:	2300      	movs	r3, #0
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr
	...

08009f04 <USBD_AUDIO_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_AUDIO_GetDeviceQualifierDesc (uint16_t *length)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_AUDIO_DeviceQualifierDesc);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	220a      	movs	r2, #10
 8009f10:	801a      	strh	r2, [r3, #0]
  return USBD_AUDIO_DeviceQualifierDesc;
 8009f12:	4b03      	ldr	r3, [pc, #12]	; (8009f20 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	370c      	adds	r7, #12
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr
 8009f20:	200005e4 	.word	0x200005e4

08009f24 <AUDIO_REQ_GetMaximum>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetMaximum(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f34:	60fb      	str	r3, [r7, #12]
  
  (haudio->control.data)[0] = (uint16_t)VOL_MAX & 0xFF;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_MAX & 0xFF00 ) >> 8;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	779a      	strb	r2, [r3, #30]
  
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);  
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f001 fd1d 	bl	800b98e <USBD_CtlSendData>
}
 8009f54:	bf00      	nop
 8009f56:	3710      	adds	r7, #16
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <AUDIO_REQ_GetMinimum>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetMinimum(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f6c:	60fb      	str	r3, [r7, #12]
  (haudio->control.data)[0] = (uint16_t)VOL_MIN & 0xFF;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	22e0      	movs	r2, #224	; 0xe0
 8009f72:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_MIN & 0xFF00 ) >> 8;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	22db      	movs	r2, #219	; 0xdb
 8009f78:	779a      	strb	r2, [r3, #30]
  /* Send the current mute state */
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);   
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 8009f84:	461a      	mov	r2, r3
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f001 fd01 	bl	800b98e <USBD_CtlSendData>
}
 8009f8c:	bf00      	nop
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <AUDIO_REQ_GetResolution>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetResolution(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fa4:	60fb      	str	r3, [r7, #12]
  (haudio->control.data)[0] = (uint16_t)VOL_RES & 0xFF;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2223      	movs	r2, #35	; 0x23
 8009faa:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_RES & 0xFF00 ) >> 8;  
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	779a      	strb	r2, [r3, #30]
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f001 fce5 	bl	800b98e <USBD_CtlSendData>
}
 8009fc4:	bf00      	nop
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <AUDIO_REQ_GetCurrent>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{  
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fdc:	60fb      	str	r3, [r7, #12]
  
  (haudio->control.data)[0] = (uint16_t)VOL_CUR & 0xFF;
 8009fde:	4b0e      	ldr	r3, [pc, #56]	; (800a018 <AUDIO_REQ_GetCurrent+0x4c>)
 8009fe0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009fe4:	b2da      	uxtb	r2, r3
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	775a      	strb	r2, [r3, #29]
  (haudio->control.data)[1] = ((uint16_t)VOL_CUR & 0xFF00 ) >> 8;
 8009fea:	4b0b      	ldr	r3, [pc, #44]	; (800a018 <AUDIO_REQ_GetCurrent+0x4c>)
 8009fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	0a1b      	lsrs	r3, r3, #8
 8009ff4:	b29b      	uxth	r3, r3
 8009ff6:	b2da      	uxtb	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	779a      	strb	r2, [r3, #30]
  
  USBD_CtlSendData (pdev, 
                    haudio->control.data,
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	f103 011d 	add.w	r1, r3, #29
                    req->wLength);  
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	88db      	ldrh	r3, [r3, #6]
  USBD_CtlSendData (pdev, 
 800a006:	461a      	mov	r2, r3
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f001 fcc0 	bl	800b98e <USBD_CtlSendData>
}
 800a00e:	bf00      	nop
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop
 800a018:	20001c20 	.word	0x20001c20

0800a01c <AUDIO_REQ_SetCurrent>:
* @param  pdev: instance
* @param  req: setup class request
* @retval status
*/
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{ 
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = pdev->pClassData;  
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a02c:	60fb      	str	r3, [r7, #12]
  if (req->wLength)
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	88db      	ldrh	r3, [r3, #6]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d017      	beq.n	800a066 <AUDIO_REQ_SetCurrent+0x4a>
  {
    /* Prepare the reception of the buffer over EP0 */
    USBD_CtlPrepareRx (pdev,
                       (uint8_t *)&VOL_CUR,
                       req->wLength);
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	88db      	ldrh	r3, [r3, #6]
    USBD_CtlPrepareRx (pdev,
 800a03a:	461a      	mov	r2, r3
 800a03c:	490c      	ldr	r1, [pc, #48]	; (800a070 <AUDIO_REQ_SetCurrent+0x54>)
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f001 fcd1 	bl	800b9e6 <USBD_CtlPrepareRx>
    
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2201      	movs	r2, #1
 800a048:	771a      	strb	r2, [r3, #28]
    haudio->control.len = req->wLength;          /* Set the request data length */
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	88db      	ldrh	r3, [r3, #6]
 800a04e:	b2da      	uxtb	r2, r3
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	889b      	ldrh	r3, [r3, #4]
 800a05a:	0a1b      	lsrs	r3, r3, #8
 800a05c:	b29b      	uxth	r3, r3
 800a05e:	b2da      	uxtb	r2, r3
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
  }
}
 800a066:	bf00      	nop
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	20001c20 	.word	0x20001c20

0800a074 <USBD_AUDIO_Data_Transfer>:
*       you can pass 16 PCM samples if the function is called each millisecond, 
*       32 samples if called every 2 milliseconds and so on. 
* @retval status
*/
uint8_t  USBD_AUDIO_Data_Transfer(USBD_HandleTypeDef *pdev, int16_t * audioData, uint16_t PCMSamples)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b088      	sub	sp, #32
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	4613      	mov	r3, r2
 800a080:	80fb      	strh	r3, [r7, #6]
  
  USBD_AUDIO_HandleTypeDef   *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassData;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a088:	61fb      	str	r3, [r7, #28]
  
  if(haudioInstance.state==STATE_USB_WAITING_FOR_INIT){    
 800a08a:	4b60      	ldr	r3, [pc, #384]	; (800a20c <USBD_AUDIO_Data_Transfer+0x198>)
 800a08c:	7d1b      	ldrb	r3, [r3, #20]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <USBD_AUDIO_Data_Transfer+0x22>
    return USBD_BUSY;    
 800a092:	2301      	movs	r3, #1
 800a094:	e0b6      	b.n	800a204 <USBD_AUDIO_Data_Transfer+0x190>
  }  
  uint16_t dataAmount = PCMSamples * 2; /*Bytes*/
 800a096:	88fb      	ldrh	r3, [r7, #6]
 800a098:	005b      	lsls	r3, r3, #1
 800a09a:	837b      	strh	r3, [r7, #26]
  uint16_t true_dim = haudio->buffer_length;
 800a09c:	69fb      	ldr	r3, [r7, #28]
 800a09e:	89db      	ldrh	r3, [r3, #14]
 800a0a0:	833b      	strh	r3, [r7, #24]
  uint16_t current_data_Amount = haudio->dataAmount;
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	8a1b      	ldrh	r3, [r3, #16]
 800a0a6:	82fb      	strh	r3, [r7, #22]
  uint16_t packet_dim = haudio->paketDimension;
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	8a5b      	ldrh	r3, [r3, #18]
 800a0ac:	82bb      	strh	r3, [r7, #20]
  
  if(haudio->state==STATE_USB_REQUESTS_STARTED  || current_data_Amount!=dataAmount){   
 800a0ae:	69fb      	ldr	r3, [r7, #28]
 800a0b0:	7d1b      	ldrb	r3, [r3, #20]
 800a0b2:	2b02      	cmp	r3, #2
 800a0b4:	d003      	beq.n	800a0be <USBD_AUDIO_Data_Transfer+0x4a>
 800a0b6:	8afa      	ldrh	r2, [r7, #22]
 800a0b8:	8b7b      	ldrh	r3, [r7, #26]
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	d05c      	beq.n	800a178 <USBD_AUDIO_Data_Transfer+0x104>
    
    /*USB parameters definition, based on the amount of data passed*/
    haudio->dataAmount=dataAmount;                  
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	8b7a      	ldrh	r2, [r7, #26]
 800a0c2:	821a      	strh	r2, [r3, #16]
    uint16_t wr_rd_offset = (AUDIO_IN_PACKET_NUM/2) * dataAmount / packet_dim; 
 800a0c4:	8b7a      	ldrh	r2, [r7, #26]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	005b      	lsls	r3, r3, #1
 800a0ca:	441a      	add	r2, r3
 800a0cc:	8abb      	ldrh	r3, [r7, #20]
 800a0ce:	fb92 f3f3 	sdiv	r3, r2, r3
 800a0d2:	827b      	strh	r3, [r7, #18]
    haudio->wr_ptr=wr_rd_offset * packet_dim;
 800a0d4:	8a7a      	ldrh	r2, [r7, #18]
 800a0d6:	8abb      	ldrh	r3, [r7, #20]
 800a0d8:	fb12 f303 	smulbb	r3, r2, r3
 800a0dc:	b29a      	uxth	r2, r3
 800a0de:	69fb      	ldr	r3, [r7, #28]
 800a0e0:	831a      	strh	r2, [r3, #24]
    haudio->rd_ptr = 0;
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	82da      	strh	r2, [r3, #22]
    haudio->upper_treshold = wr_rd_offset + 1;
 800a0e8:	8a7b      	ldrh	r3, [r7, #18]
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	b2da      	uxtb	r2, r3
 800a0f0:	69fb      	ldr	r3, [r7, #28]
 800a0f2:	769a      	strb	r2, [r3, #26]
    haudio->lower_treshold = wr_rd_offset - 1;
 800a0f4:	8a7b      	ldrh	r3, [r7, #18]
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	3b01      	subs	r3, #1
 800a0fa:	b2da      	uxtb	r2, r3
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	76da      	strb	r2, [r3, #27]
    haudio->buffer_length = (packet_dim * (dataAmount / packet_dim) * AUDIO_IN_PACKET_NUM);
 800a100:	8b7a      	ldrh	r2, [r7, #26]
 800a102:	8abb      	ldrh	r3, [r7, #20]
 800a104:	fbb2 f3f3 	udiv	r3, r2, r3
 800a108:	b29b      	uxth	r3, r3
 800a10a:	8aba      	ldrh	r2, [r7, #20]
 800a10c:	fb12 f303 	smulbb	r3, r2, r3
 800a110:	b29b      	uxth	r3, r3
 800a112:	461a      	mov	r2, r3
 800a114:	0052      	lsls	r2, r2, #1
 800a116:	4413      	add	r3, r2
 800a118:	005b      	lsls	r3, r3, #1
 800a11a:	b29a      	uxth	r2, r3
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	81da      	strh	r2, [r3, #14]
    
    /*Memory allocation for data buffer, depending (also) on data amount passed to the transfer function*/
    if(haudio->buffer != NULL)
 800a120:	69fb      	ldr	r3, [r7, #28]
 800a122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a124:	2b00      	cmp	r3, #0
 800a126:	d004      	beq.n	800a132 <USBD_AUDIO_Data_Transfer+0xbe>
    {
      USBD_free(haudio->buffer);      
 800a128:	69fb      	ldr	r3, [r7, #28]
 800a12a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a12c:	4618      	mov	r0, r3
 800a12e:	f005 f8af 	bl	800f290 <free>
    }
    haudio->buffer = USBD_malloc(haudio->buffer_length + haudio->dataAmount);
 800a132:	69fb      	ldr	r3, [r7, #28]
 800a134:	89db      	ldrh	r3, [r3, #14]
 800a136:	461a      	mov	r2, r3
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	8a1b      	ldrh	r3, [r3, #16]
 800a13c:	4413      	add	r3, r2
 800a13e:	4618      	mov	r0, r3
 800a140:	f005 f89e 	bl	800f280 <malloc>
 800a144:	4603      	mov	r3, r0
 800a146:	461a      	mov	r2, r3
 800a148:	69fb      	ldr	r3, [r7, #28]
 800a14a:	661a      	str	r2, [r3, #96]	; 0x60
    if(haudio->buffer == NULL)
 800a14c:	69fb      	ldr	r3, [r7, #28]
 800a14e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <USBD_AUDIO_Data_Transfer+0xe4>
    {
      return USBD_FAIL;       
 800a154:	2303      	movs	r3, #3
 800a156:	e055      	b.n	800a204 <USBD_AUDIO_Data_Transfer+0x190>
    }
    memset(haudio->buffer,0,(haudio->buffer_length + haudio->dataAmount));
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	89db      	ldrh	r3, [r3, #14]
 800a160:	461a      	mov	r2, r3
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	8a1b      	ldrh	r3, [r3, #16]
 800a166:	4413      	add	r3, r2
 800a168:	461a      	mov	r2, r3
 800a16a:	2100      	movs	r1, #0
 800a16c:	f005 f8a3 	bl	800f2b6 <memset>
    haudio->state=STATE_USB_BUFFER_WRITE_STARTED;
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	2203      	movs	r2, #3
 800a174:	751a      	strb	r2, [r3, #20]
  if(haudio->state==STATE_USB_REQUESTS_STARTED  || current_data_Amount!=dataAmount){   
 800a176:	e044      	b.n	800a202 <USBD_AUDIO_Data_Transfer+0x18e>
    
    
  }else if(haudio->state==STATE_USB_BUFFER_WRITE_STARTED){
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	7d1b      	ldrb	r3, [r3, #20]
 800a17c:	2b03      	cmp	r3, #3
 800a17e:	d140      	bne.n	800a202 <USBD_AUDIO_Data_Transfer+0x18e>
    if(haudio->timeout++==TIMEOUT_VALUE){
 800a180:	69fb      	ldr	r3, [r7, #28]
 800a182:	899b      	ldrh	r3, [r3, #12]
 800a184:	b21b      	sxth	r3, r3
 800a186:	b29a      	uxth	r2, r3
 800a188:	3201      	adds	r2, #1
 800a18a:	b292      	uxth	r2, r2
 800a18c:	b211      	sxth	r1, r2
 800a18e:	69fa      	ldr	r2, [r7, #28]
 800a190:	8191      	strh	r1, [r2, #12]
 800a192:	2bc8      	cmp	r3, #200	; 0xc8
 800a194:	d10a      	bne.n	800a1ac <USBD_AUDIO_Data_Transfer+0x138>
      haudio->state=STATE_USB_IDLE;
 800a196:	69fb      	ldr	r3, [r7, #28]
 800a198:	2201      	movs	r2, #1
 800a19a:	751a      	strb	r2, [r3, #20]
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData)->Stop();   
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1a2:	695b      	ldr	r3, [r3, #20]
 800a1a4:	4798      	blx	r3
     haudio->timeout=0;
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	819a      	strh	r2, [r3, #12]
    }
    memcpy((uint8_t * )&haudio->buffer[haudio->wr_ptr], (uint8_t *)(audioData), dataAmount);    
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1b0:	69fa      	ldr	r2, [r7, #28]
 800a1b2:	8b12      	ldrh	r2, [r2, #24]
 800a1b4:	4413      	add	r3, r2
 800a1b6:	8b7a      	ldrh	r2, [r7, #26]
 800a1b8:	68b9      	ldr	r1, [r7, #8]
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f005 f870 	bl	800f2a0 <memcpy>
    haudio->wr_ptr += dataAmount;
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	8b1a      	ldrh	r2, [r3, #24]
 800a1c4:	8b7b      	ldrh	r3, [r7, #26]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	b29a      	uxth	r2, r3
 800a1ca:	69fb      	ldr	r3, [r7, #28]
 800a1cc:	831a      	strh	r2, [r3, #24]
    haudio->wr_ptr = haudio->wr_ptr % (true_dim);    
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	8b1b      	ldrh	r3, [r3, #24]
 800a1d2:	8b3a      	ldrh	r2, [r7, #24]
 800a1d4:	fbb3 f1f2 	udiv	r1, r3, r2
 800a1d8:	fb02 f201 	mul.w	r2, r2, r1
 800a1dc:	1a9b      	subs	r3, r3, r2
 800a1de:	b29a      	uxth	r2, r3
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	831a      	strh	r2, [r3, #24]
    if((haudio->wr_ptr-dataAmount) == 0){
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	8b1b      	ldrh	r3, [r3, #24]
 800a1e8:	8b7a      	ldrh	r2, [r7, #26]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d109      	bne.n	800a202 <USBD_AUDIO_Data_Transfer+0x18e>
      memcpy((uint8_t *)(((uint8_t *)haudio->buffer)+true_dim),(uint8_t *)haudio->buffer, dataAmount);
 800a1ee:	69fb      	ldr	r3, [r7, #28]
 800a1f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a1f2:	8b3b      	ldrh	r3, [r7, #24]
 800a1f4:	18d0      	adds	r0, r2, r3
 800a1f6:	69fb      	ldr	r3, [r7, #28]
 800a1f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1fa:	8b7a      	ldrh	r2, [r7, #26]
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	f005 f84f 	bl	800f2a0 <memcpy>
    }
  }
  return USBD_OK;  
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	3720      	adds	r7, #32
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	20001c24 	.word	0x20001c24

0800a210 <USBD_AUDIO_RegisterInterface>:
* @param  fops: Audio interface callback
* @retval status
*/
uint8_t  USBD_AUDIO_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                        USBD_AUDIO_ItfTypeDef *fops)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  if(fops != NULL)
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d003      	beq.n	800a228 <USBD_AUDIO_RegisterInterface+0x18>
  {
    pdev->pUserData= fops;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  }
  return 0;}
 800a228:	2300      	movs	r3, #0
 800a22a:	4618      	mov	r0, r3
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
	...

0800a238 <USBD_AUDIO_Init_Microphone_Descriptor>:
* @param  samplingFrequency: sampling frequency
* @param  Channels: number of channels
* @retval status
*/
void USBD_AUDIO_Init_Microphone_Descriptor(USBD_HandleTypeDef   *pdev, uint32_t samplingFrequency, uint8_t Channels)
{
 800a238:	b480      	push	{r7}
 800a23a:	b087      	sub	sp, #28
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	4613      	mov	r3, r2
 800a244:	71fb      	strb	r3, [r7, #7]
  uint16_t index;
  uint8_t AUDIO_CONTROLS;   
  USBD_AUDIO_CfgDesc[0] = 0x09;                                                /* bLength */
 800a246:	4b5c      	ldr	r3, [pc, #368]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a248:	2209      	movs	r2, #9
 800a24a:	701a      	strb	r2, [r3, #0]
  USBD_AUDIO_CfgDesc[1] = 0x02;                                                /* bDescriptorType */
 800a24c:	4b5a      	ldr	r3, [pc, #360]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a24e:	2202      	movs	r2, #2
 800a250:	705a      	strb	r2, [r3, #1]
  USBD_AUDIO_CfgDesc[2] = ((USB_AUDIO_CONFIG_DESC_SIZ+Channels-1)&0xff);       /* wTotalLength */
 800a252:	79fb      	ldrb	r3, [r7, #7]
 800a254:	336c      	adds	r3, #108	; 0x6c
 800a256:	b2da      	uxtb	r2, r3
 800a258:	4b57      	ldr	r3, [pc, #348]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a25a:	709a      	strb	r2, [r3, #2]
  USBD_AUDIO_CfgDesc[3] = ((USB_AUDIO_CONFIG_DESC_SIZ+Channels-1)>>8);
 800a25c:	79fb      	ldrb	r3, [r7, #7]
 800a25e:	336c      	adds	r3, #108	; 0x6c
 800a260:	121b      	asrs	r3, r3, #8
 800a262:	b2da      	uxtb	r2, r3
 800a264:	4b54      	ldr	r3, [pc, #336]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a266:	70da      	strb	r2, [r3, #3]
  USBD_AUDIO_CfgDesc[4] = 0x02;                                                /* bNumInterfaces */
 800a268:	4b53      	ldr	r3, [pc, #332]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a26a:	2202      	movs	r2, #2
 800a26c:	711a      	strb	r2, [r3, #4]
  USBD_AUDIO_CfgDesc[5] = 0x01;                                                /* bConfigurationValue */
 800a26e:	4b52      	ldr	r3, [pc, #328]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a270:	2201      	movs	r2, #1
 800a272:	715a      	strb	r2, [r3, #5]
  USBD_AUDIO_CfgDesc[6] = 0x00;                                                /* iConfiguration */
 800a274:	4b50      	ldr	r3, [pc, #320]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a276:	2200      	movs	r2, #0
 800a278:	719a      	strb	r2, [r3, #6]
  USBD_AUDIO_CfgDesc[7] = 0x80;                                                /* bmAttributes  BUS Powered*/
 800a27a:	4b4f      	ldr	r3, [pc, #316]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a27c:	2280      	movs	r2, #128	; 0x80
 800a27e:	71da      	strb	r2, [r3, #7]
  USBD_AUDIO_CfgDesc[8] = 0x32;                                                /* bMaxPower = 100 mA*/   
 800a280:	4b4d      	ldr	r3, [pc, #308]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a282:	2232      	movs	r2, #50	; 0x32
 800a284:	721a      	strb	r2, [r3, #8]
  /* USB Microphone Standard interface descriptor */
  USBD_AUDIO_CfgDesc[9] = 9;                                                   /* bLength */
 800a286:	4b4c      	ldr	r3, [pc, #304]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a288:	2209      	movs	r2, #9
 800a28a:	725a      	strb	r2, [r3, #9]
  USBD_AUDIO_CfgDesc[10] = USB_INTERFACE_DESCRIPTOR_TYPE;                      /* bDescriptorType */
 800a28c:	4b4a      	ldr	r3, [pc, #296]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a28e:	2204      	movs	r2, #4
 800a290:	729a      	strb	r2, [r3, #10]
  USBD_AUDIO_CfgDesc[11] = 0x00;                                               /* bInterfaceNumber */
 800a292:	4b49      	ldr	r3, [pc, #292]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a294:	2200      	movs	r2, #0
 800a296:	72da      	strb	r2, [r3, #11]
  USBD_AUDIO_CfgDesc[12] = 0x00;                                               /* bAlternateSetting */
 800a298:	4b47      	ldr	r3, [pc, #284]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a29a:	2200      	movs	r2, #0
 800a29c:	731a      	strb	r2, [r3, #12]
  USBD_AUDIO_CfgDesc[13] = 0x00;                                               /* bNumEndpoints */
 800a29e:	4b46      	ldr	r3, [pc, #280]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	735a      	strb	r2, [r3, #13]
  USBD_AUDIO_CfgDesc[14] = USB_DEVICE_CLASS_AUDIO;                             /* bInterfaceClass */
 800a2a4:	4b44      	ldr	r3, [pc, #272]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	739a      	strb	r2, [r3, #14]
  USBD_AUDIO_CfgDesc[15] = AUDIO_SUBCLASS_AUDIOCONTROL;                        /* bInterfaceSubClass */
 800a2aa:	4b43      	ldr	r3, [pc, #268]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	73da      	strb	r2, [r3, #15]
  USBD_AUDIO_CfgDesc[16] = AUDIO_PROTOCOL_UNDEFINED;                           /* bInterfaceProtocol */
 800a2b0:	4b41      	ldr	r3, [pc, #260]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	741a      	strb	r2, [r3, #16]
  USBD_AUDIO_CfgDesc[17] = 0x00;                                               /* iInterface */   
 800a2b6:	4b40      	ldr	r3, [pc, #256]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	745a      	strb	r2, [r3, #17]
  /* USB Microphone Class-specific AC Interface Descriptor */
  USBD_AUDIO_CfgDesc[18] = 9;                                                  /* bLength */
 800a2bc:	4b3e      	ldr	r3, [pc, #248]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2be:	2209      	movs	r2, #9
 800a2c0:	749a      	strb	r2, [r3, #18]
  USBD_AUDIO_CfgDesc[19] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;                    /* bDescriptorType */
 800a2c2:	4b3d      	ldr	r3, [pc, #244]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2c4:	2224      	movs	r2, #36	; 0x24
 800a2c6:	74da      	strb	r2, [r3, #19]
  USBD_AUDIO_CfgDesc[20] = AUDIO_CONTROL_HEADER;                               /* bDescriptorSubtype */
 800a2c8:	4b3b      	ldr	r3, [pc, #236]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	751a      	strb	r2, [r3, #20]
  USBD_AUDIO_CfgDesc[21] = 0x00;       /* 1.00 */                              /* bcdADC */
 800a2ce:	4b3a      	ldr	r3, [pc, #232]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	755a      	strb	r2, [r3, #21]
  USBD_AUDIO_CfgDesc[22] = 0x01;
 800a2d4:	4b38      	ldr	r3, [pc, #224]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	759a      	strb	r2, [r3, #22]
  USBD_AUDIO_CfgDesc[23] = 0x25+Channels;                                      /* wTotalLength = 37+AUDIO_CHANNELS*/
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	3325      	adds	r3, #37	; 0x25
 800a2de:	b2da      	uxtb	r2, r3
 800a2e0:	4b35      	ldr	r3, [pc, #212]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2e2:	75da      	strb	r2, [r3, #23]
  USBD_AUDIO_CfgDesc[24] = 0x00;
 800a2e4:	4b34      	ldr	r3, [pc, #208]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	761a      	strb	r2, [r3, #24]
  USBD_AUDIO_CfgDesc[25] = 0x01;                                               /* bInCollection */
 800a2ea:	4b33      	ldr	r3, [pc, #204]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	765a      	strb	r2, [r3, #25]
  USBD_AUDIO_CfgDesc[26] = 0x01;                                               /* baInterfaceNr */   
 800a2f0:	4b31      	ldr	r3, [pc, #196]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	769a      	strb	r2, [r3, #26]
  /* USB Microphone Input Terminal Descriptor */
  USBD_AUDIO_CfgDesc[27] = AUDIO_INPUT_TERMINAL_DESC_SIZE;                     /* bLength */
 800a2f6:	4b30      	ldr	r3, [pc, #192]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2f8:	220c      	movs	r2, #12
 800a2fa:	76da      	strb	r2, [r3, #27]
  USBD_AUDIO_CfgDesc[28] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;                    /* bDescriptorType */
 800a2fc:	4b2e      	ldr	r3, [pc, #184]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a2fe:	2224      	movs	r2, #36	; 0x24
 800a300:	771a      	strb	r2, [r3, #28]
  USBD_AUDIO_CfgDesc[29] = AUDIO_CONTROL_INPUT_TERMINAL;                       /* bDescriptorSubtype */
 800a302:	4b2d      	ldr	r3, [pc, #180]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a304:	2202      	movs	r2, #2
 800a306:	775a      	strb	r2, [r3, #29]
  USBD_AUDIO_CfgDesc[30] = 0x01;                                               /* bTerminalID */
 800a308:	4b2b      	ldr	r3, [pc, #172]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a30a:	2201      	movs	r2, #1
 800a30c:	779a      	strb	r2, [r3, #30]
  USBD_AUDIO_CfgDesc[31] = 0x01;                                               /* wTerminalType AUDIO_TERMINAL_USB_MICROPHONE   0x0201 */
 800a30e:	4b2a      	ldr	r3, [pc, #168]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a310:	2201      	movs	r2, #1
 800a312:	77da      	strb	r2, [r3, #31]
  USBD_AUDIO_CfgDesc[32] = 0x02;
 800a314:	4b28      	ldr	r3, [pc, #160]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a316:	2202      	movs	r2, #2
 800a318:	f883 2020 	strb.w	r2, [r3, #32]
  USBD_AUDIO_CfgDesc[33] = 0x00;                                               /* bAssocTerminal */
 800a31c:	4b26      	ldr	r3, [pc, #152]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a31e:	2200      	movs	r2, #0
 800a320:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  USBD_AUDIO_CfgDesc[34] = Channels;                                           /* bNrChannels */   
 800a324:	4a24      	ldr	r2, [pc, #144]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a326:	79fb      	ldrb	r3, [r7, #7]
 800a328:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
  if(Channels != 2)
 800a32c:	79fb      	ldrb	r3, [r7, #7]
 800a32e:	2b02      	cmp	r3, #2
 800a330:	d008      	beq.n	800a344 <USBD_AUDIO_Init_Microphone_Descriptor+0x10c>
  {
    USBD_AUDIO_CfgDesc[35] = 0x00;                                             /* wChannelConfig 0x0000  Mono */
 800a332:	4b21      	ldr	r3, [pc, #132]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a334:	2200      	movs	r2, #0
 800a336:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    USBD_AUDIO_CfgDesc[36] = 0x00;
 800a33a:	4b1f      	ldr	r3, [pc, #124]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a342:	e007      	b.n	800a354 <USBD_AUDIO_Init_Microphone_Descriptor+0x11c>
  }
  else
  {
    USBD_AUDIO_CfgDesc[35] = 0x03;                                             /* wChannelConfig 0x0003  Stereo */
 800a344:	4b1c      	ldr	r3, [pc, #112]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a346:	2203      	movs	r2, #3
 800a348:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    USBD_AUDIO_CfgDesc[36] = 0x00;
 800a34c:	4b1a      	ldr	r3, [pc, #104]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a34e:	2200      	movs	r2, #0
 800a350:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }   
  USBD_AUDIO_CfgDesc[37] = 0x00;                                               /* iChannelNames */
 800a354:	4b18      	ldr	r3, [pc, #96]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a356:	2200      	movs	r2, #0
 800a358:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  USBD_AUDIO_CfgDesc[38] = 0x00;                                               /* iTerminal */   
 800a35c:	4b16      	ldr	r3, [pc, #88]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a35e:	2200      	movs	r2, #0
 800a360:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  /* USB Microphone Audio Feature Unit Descriptor */
  USBD_AUDIO_CfgDesc[39] = 0x07+Channels+1;                                    /* bLength */
 800a364:	79fb      	ldrb	r3, [r7, #7]
 800a366:	3308      	adds	r3, #8
 800a368:	b2da      	uxtb	r2, r3
 800a36a:	4b13      	ldr	r3, [pc, #76]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a36c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  USBD_AUDIO_CfgDesc[40] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;                    /* bDescriptorType */
 800a370:	4b11      	ldr	r3, [pc, #68]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a372:	2224      	movs	r2, #36	; 0x24
 800a374:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  USBD_AUDIO_CfgDesc[41] = AUDIO_CONTROL_FEATURE_UNIT;                         /* bDescriptorSubtype */
 800a378:	4b0f      	ldr	r3, [pc, #60]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a37a:	2206      	movs	r2, #6
 800a37c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  USBD_AUDIO_CfgDesc[42] = 0x02;                                               /* bUnitID */
 800a380:	4b0d      	ldr	r3, [pc, #52]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a382:	2202      	movs	r2, #2
 800a384:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  USBD_AUDIO_CfgDesc[43] = 0x01;                                               /* bSourceID */
 800a388:	4b0b      	ldr	r3, [pc, #44]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  USBD_AUDIO_CfgDesc[44] = 0x01;                                               /* bControlSize */   
 800a390:	4b09      	ldr	r3, [pc, #36]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a392:	2201      	movs	r2, #1
 800a394:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  index = 47;   
 800a398:	232f      	movs	r3, #47	; 0x2f
 800a39a:	82fb      	strh	r3, [r7, #22]
  if(Channels == 1)
 800a39c:	79fb      	ldrb	r3, [r7, #7]
 800a39e:	2b01      	cmp	r3, #1
 800a3a0:	d10c      	bne.n	800a3bc <USBD_AUDIO_Init_Microphone_Descriptor+0x184>
  {
    AUDIO_CONTROLS = (0x02);     
 800a3a2:	2302      	movs	r3, #2
 800a3a4:	757b      	strb	r3, [r7, #21]
    USBD_AUDIO_CfgDesc[45] = AUDIO_CONTROLS;
 800a3a6:	4a04      	ldr	r2, [pc, #16]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a3a8:	7d7b      	ldrb	r3, [r7, #21]
 800a3aa:	f882 302d 	strb.w	r3, [r2, #45]	; 0x2d
    USBD_AUDIO_CfgDesc[46] = 0x00;     
 800a3ae:	4b02      	ldr	r3, [pc, #8]	; (800a3b8 <USBD_AUDIO_Init_Microphone_Descriptor+0x180>)
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 800a3b6:	e012      	b.n	800a3de <USBD_AUDIO_Init_Microphone_Descriptor+0x1a6>
 800a3b8:	20001c88 	.word	0x20001c88
  }
  else
  {
    AUDIO_CONTROLS = (0x02);     
 800a3bc:	2302      	movs	r3, #2
 800a3be:	757b      	strb	r3, [r7, #21]
    USBD_AUDIO_CfgDesc[45] = 0x00;
 800a3c0:	4bae      	ldr	r3, [pc, #696]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    USBD_AUDIO_CfgDesc[46] = AUDIO_CONTROLS;
 800a3c8:	4aac      	ldr	r2, [pc, #688]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a3ca:	7d7b      	ldrb	r3, [r7, #21]
 800a3cc:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a3d0:	8afb      	ldrh	r3, [r7, #22]
 800a3d2:	49aa      	ldr	r1, [pc, #680]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a3d4:	7d7a      	ldrb	r2, [r7, #21]
 800a3d6:	54ca      	strb	r2, [r1, r3]
    index++;
 800a3d8:	8afb      	ldrh	r3, [r7, #22]
 800a3da:	3301      	adds	r3, #1
 800a3dc:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 2)
 800a3de:	79fb      	ldrb	r3, [r7, #7]
 800a3e0:	2b02      	cmp	r3, #2
 800a3e2:	d906      	bls.n	800a3f2 <USBD_AUDIO_Init_Microphone_Descriptor+0x1ba>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a3e4:	8afb      	ldrh	r3, [r7, #22]
 800a3e6:	49a5      	ldr	r1, [pc, #660]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a3e8:	7d7a      	ldrb	r2, [r7, #21]
 800a3ea:	54ca      	strb	r2, [r1, r3]
    index++;
 800a3ec:	8afb      	ldrh	r3, [r7, #22]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 3)
 800a3f2:	79fb      	ldrb	r3, [r7, #7]
 800a3f4:	2b03      	cmp	r3, #3
 800a3f6:	d906      	bls.n	800a406 <USBD_AUDIO_Init_Microphone_Descriptor+0x1ce>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a3f8:	8afb      	ldrh	r3, [r7, #22]
 800a3fa:	49a0      	ldr	r1, [pc, #640]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a3fc:	7d7a      	ldrb	r2, [r7, #21]
 800a3fe:	54ca      	strb	r2, [r1, r3]
    index++;
 800a400:	8afb      	ldrh	r3, [r7, #22]
 800a402:	3301      	adds	r3, #1
 800a404:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 4)
 800a406:	79fb      	ldrb	r3, [r7, #7]
 800a408:	2b04      	cmp	r3, #4
 800a40a:	d906      	bls.n	800a41a <USBD_AUDIO_Init_Microphone_Descriptor+0x1e2>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a40c:	8afb      	ldrh	r3, [r7, #22]
 800a40e:	499b      	ldr	r1, [pc, #620]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a410:	7d7a      	ldrb	r2, [r7, #21]
 800a412:	54ca      	strb	r2, [r1, r3]
    index++;
 800a414:	8afb      	ldrh	r3, [r7, #22]
 800a416:	3301      	adds	r3, #1
 800a418:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 5)
 800a41a:	79fb      	ldrb	r3, [r7, #7]
 800a41c:	2b05      	cmp	r3, #5
 800a41e:	d906      	bls.n	800a42e <USBD_AUDIO_Init_Microphone_Descriptor+0x1f6>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a420:	8afb      	ldrh	r3, [r7, #22]
 800a422:	4996      	ldr	r1, [pc, #600]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a424:	7d7a      	ldrb	r2, [r7, #21]
 800a426:	54ca      	strb	r2, [r1, r3]
    index++;
 800a428:	8afb      	ldrh	r3, [r7, #22]
 800a42a:	3301      	adds	r3, #1
 800a42c:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 6)
 800a42e:	79fb      	ldrb	r3, [r7, #7]
 800a430:	2b06      	cmp	r3, #6
 800a432:	d906      	bls.n	800a442 <USBD_AUDIO_Init_Microphone_Descriptor+0x20a>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a434:	8afb      	ldrh	r3, [r7, #22]
 800a436:	4991      	ldr	r1, [pc, #580]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a438:	7d7a      	ldrb	r2, [r7, #21]
 800a43a:	54ca      	strb	r2, [r1, r3]
    index++;
 800a43c:	8afb      	ldrh	r3, [r7, #22]
 800a43e:	3301      	adds	r3, #1
 800a440:	82fb      	strh	r3, [r7, #22]
  }   
  if(Channels > 7)
 800a442:	79fb      	ldrb	r3, [r7, #7]
 800a444:	2b07      	cmp	r3, #7
 800a446:	d906      	bls.n	800a456 <USBD_AUDIO_Init_Microphone_Descriptor+0x21e>
  {
    USBD_AUDIO_CfgDesc[index] = AUDIO_CONTROLS;
 800a448:	8afb      	ldrh	r3, [r7, #22]
 800a44a:	498c      	ldr	r1, [pc, #560]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a44c:	7d7a      	ldrb	r2, [r7, #21]
 800a44e:	54ca      	strb	r2, [r1, r3]
    index++;
 800a450:	8afb      	ldrh	r3, [r7, #22]
 800a452:	3301      	adds	r3, #1
 800a454:	82fb      	strh	r3, [r7, #22]
  }   
  USBD_AUDIO_CfgDesc[index] = 0x00;                                            /* iTerminal */
 800a456:	8afb      	ldrh	r3, [r7, #22]
 800a458:	4a88      	ldr	r2, [pc, #544]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a45a:	2100      	movs	r1, #0
 800a45c:	54d1      	strb	r1, [r2, r3]
  index++;   
 800a45e:	8afb      	ldrh	r3, [r7, #22]
 800a460:	3301      	adds	r3, #1
 800a462:	82fb      	strh	r3, [r7, #22]
  /*USB Microphone Output Terminal Descriptor */
  USBD_AUDIO_CfgDesc[index++] = 0x09;                                          /* bLength */
 800a464:	8afb      	ldrh	r3, [r7, #22]
 800a466:	1c5a      	adds	r2, r3, #1
 800a468:	82fa      	strh	r2, [r7, #22]
 800a46a:	461a      	mov	r2, r3
 800a46c:	4b83      	ldr	r3, [pc, #524]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a46e:	2109      	movs	r1, #9
 800a470:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;               /* bDescriptorType */
 800a472:	8afb      	ldrh	r3, [r7, #22]
 800a474:	1c5a      	adds	r2, r3, #1
 800a476:	82fa      	strh	r2, [r7, #22]
 800a478:	461a      	mov	r2, r3
 800a47a:	4b80      	ldr	r3, [pc, #512]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a47c:	2124      	movs	r1, #36	; 0x24
 800a47e:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_CONTROL_OUTPUT_TERMINAL;                 /* bDescriptorSubtype */
 800a480:	8afb      	ldrh	r3, [r7, #22]
 800a482:	1c5a      	adds	r2, r3, #1
 800a484:	82fa      	strh	r2, [r7, #22]
 800a486:	461a      	mov	r2, r3
 800a488:	4b7c      	ldr	r3, [pc, #496]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a48a:	2103      	movs	r1, #3
 800a48c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x03;                                          /* bTerminalID */
 800a48e:	8afb      	ldrh	r3, [r7, #22]
 800a490:	1c5a      	adds	r2, r3, #1
 800a492:	82fa      	strh	r2, [r7, #22]
 800a494:	461a      	mov	r2, r3
 800a496:	4b79      	ldr	r3, [pc, #484]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a498:	2103      	movs	r1, #3
 800a49a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* wTerminalType AUDIO_TERMINAL_USB_STREAMING 0x0101*/
 800a49c:	8afb      	ldrh	r3, [r7, #22]
 800a49e:	1c5a      	adds	r2, r3, #1
 800a4a0:	82fa      	strh	r2, [r7, #22]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	4b75      	ldr	r3, [pc, #468]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4a6:	2101      	movs	r1, #1
 800a4a8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;
 800a4aa:	8afb      	ldrh	r3, [r7, #22]
 800a4ac:	1c5a      	adds	r2, r3, #1
 800a4ae:	82fa      	strh	r2, [r7, #22]
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	4b72      	ldr	r3, [pc, #456]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4b4:	2101      	movs	r1, #1
 800a4b6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;
 800a4b8:	8afb      	ldrh	r3, [r7, #22]
 800a4ba:	1c5a      	adds	r2, r3, #1
 800a4bc:	82fa      	strh	r2, [r7, #22]
 800a4be:	461a      	mov	r2, r3
 800a4c0:	4b6e      	ldr	r3, [pc, #440]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4c2:	2100      	movs	r1, #0
 800a4c4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x02;
 800a4c6:	8afb      	ldrh	r3, [r7, #22]
 800a4c8:	1c5a      	adds	r2, r3, #1
 800a4ca:	82fa      	strh	r2, [r7, #22]
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	4b6b      	ldr	r3, [pc, #428]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4d0:	2102      	movs	r1, #2
 800a4d2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;   
 800a4d4:	8afb      	ldrh	r3, [r7, #22]
 800a4d6:	1c5a      	adds	r2, r3, #1
 800a4d8:	82fa      	strh	r2, [r7, #22]
 800a4da:	461a      	mov	r2, r3
 800a4dc:	4b67      	ldr	r3, [pc, #412]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4de:	2100      	movs	r1, #0
 800a4e0:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Standard AS Interface Descriptor - Audio Streaming Zero Bandwith */
  /* Interface 1, Alternate Setting 0                                             */
  USBD_AUDIO_CfgDesc[index++] = 9;                                             /* bLength */
 800a4e2:	8afb      	ldrh	r3, [r7, #22]
 800a4e4:	1c5a      	adds	r2, r3, #1
 800a4e6:	82fa      	strh	r2, [r7, #22]
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	4b64      	ldr	r3, [pc, #400]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4ec:	2109      	movs	r1, #9
 800a4ee:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_INTERFACE_DESCRIPTOR_TYPE;                 /* bDescriptorType */
 800a4f0:	8afb      	ldrh	r3, [r7, #22]
 800a4f2:	1c5a      	adds	r2, r3, #1
 800a4f4:	82fa      	strh	r2, [r7, #22]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	4b60      	ldr	r3, [pc, #384]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a4fa:	2104      	movs	r1, #4
 800a4fc:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bInterfaceNumber */
 800a4fe:	8afb      	ldrh	r3, [r7, #22]
 800a500:	1c5a      	adds	r2, r3, #1
 800a502:	82fa      	strh	r2, [r7, #22]
 800a504:	461a      	mov	r2, r3
 800a506:	4b5d      	ldr	r3, [pc, #372]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a508:	2101      	movs	r1, #1
 800a50a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bAlternateSetting */
 800a50c:	8afb      	ldrh	r3, [r7, #22]
 800a50e:	1c5a      	adds	r2, r3, #1
 800a510:	82fa      	strh	r2, [r7, #22]
 800a512:	461a      	mov	r2, r3
 800a514:	4b59      	ldr	r3, [pc, #356]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a516:	2100      	movs	r1, #0
 800a518:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bNumEndpoints */
 800a51a:	8afb      	ldrh	r3, [r7, #22]
 800a51c:	1c5a      	adds	r2, r3, #1
 800a51e:	82fa      	strh	r2, [r7, #22]
 800a520:	461a      	mov	r2, r3
 800a522:	4b56      	ldr	r3, [pc, #344]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a524:	2100      	movs	r1, #0
 800a526:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_DEVICE_CLASS_AUDIO;                        /* bInterfaceClass */
 800a528:	8afb      	ldrh	r3, [r7, #22]
 800a52a:	1c5a      	adds	r2, r3, #1
 800a52c:	82fa      	strh	r2, [r7, #22]
 800a52e:	461a      	mov	r2, r3
 800a530:	4b52      	ldr	r3, [pc, #328]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a532:	2101      	movs	r1, #1
 800a534:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_SUBCLASS_AUDIOSTREAMING;                 /* bInterfaceSubClass */
 800a536:	8afb      	ldrh	r3, [r7, #22]
 800a538:	1c5a      	adds	r2, r3, #1
 800a53a:	82fa      	strh	r2, [r7, #22]
 800a53c:	461a      	mov	r2, r3
 800a53e:	4b4f      	ldr	r3, [pc, #316]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a540:	2102      	movs	r1, #2
 800a542:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_PROTOCOL_UNDEFINED;                      /* bInterfaceProtocol */
 800a544:	8afb      	ldrh	r3, [r7, #22]
 800a546:	1c5a      	adds	r2, r3, #1
 800a548:	82fa      	strh	r2, [r7, #22]
 800a54a:	461a      	mov	r2, r3
 800a54c:	4b4b      	ldr	r3, [pc, #300]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a54e:	2100      	movs	r1, #0
 800a550:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;   
 800a552:	8afb      	ldrh	r3, [r7, #22]
 800a554:	1c5a      	adds	r2, r3, #1
 800a556:	82fa      	strh	r2, [r7, #22]
 800a558:	461a      	mov	r2, r3
 800a55a:	4b48      	ldr	r3, [pc, #288]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a55c:	2100      	movs	r1, #0
 800a55e:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Standard AS Interface Descriptor - Audio Streaming Operational */
  /* Interface 1, Alternate Setting 1                                           */
  USBD_AUDIO_CfgDesc[index++] = 9;                                             /* bLength */
 800a560:	8afb      	ldrh	r3, [r7, #22]
 800a562:	1c5a      	adds	r2, r3, #1
 800a564:	82fa      	strh	r2, [r7, #22]
 800a566:	461a      	mov	r2, r3
 800a568:	4b44      	ldr	r3, [pc, #272]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a56a:	2109      	movs	r1, #9
 800a56c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_INTERFACE_DESCRIPTOR_TYPE;                 /* bDescriptorType */
 800a56e:	8afb      	ldrh	r3, [r7, #22]
 800a570:	1c5a      	adds	r2, r3, #1
 800a572:	82fa      	strh	r2, [r7, #22]
 800a574:	461a      	mov	r2, r3
 800a576:	4b41      	ldr	r3, [pc, #260]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a578:	2104      	movs	r1, #4
 800a57a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bInterfaceNumber */
 800a57c:	8afb      	ldrh	r3, [r7, #22]
 800a57e:	1c5a      	adds	r2, r3, #1
 800a580:	82fa      	strh	r2, [r7, #22]
 800a582:	461a      	mov	r2, r3
 800a584:	4b3d      	ldr	r3, [pc, #244]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a586:	2101      	movs	r1, #1
 800a588:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bAlternateSetting */
 800a58a:	8afb      	ldrh	r3, [r7, #22]
 800a58c:	1c5a      	adds	r2, r3, #1
 800a58e:	82fa      	strh	r2, [r7, #22]
 800a590:	461a      	mov	r2, r3
 800a592:	4b3a      	ldr	r3, [pc, #232]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a594:	2101      	movs	r1, #1
 800a596:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bNumEndpoints */
 800a598:	8afb      	ldrh	r3, [r7, #22]
 800a59a:	1c5a      	adds	r2, r3, #1
 800a59c:	82fa      	strh	r2, [r7, #22]
 800a59e:	461a      	mov	r2, r3
 800a5a0:	4b36      	ldr	r3, [pc, #216]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5a2:	2101      	movs	r1, #1
 800a5a4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = USB_DEVICE_CLASS_AUDIO;                        /* bInterfaceClass */
 800a5a6:	8afb      	ldrh	r3, [r7, #22]
 800a5a8:	1c5a      	adds	r2, r3, #1
 800a5aa:	82fa      	strh	r2, [r7, #22]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	4b33      	ldr	r3, [pc, #204]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5b0:	2101      	movs	r1, #1
 800a5b2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_SUBCLASS_AUDIOSTREAMING;                 /* bInterfaceSubClass */
 800a5b4:	8afb      	ldrh	r3, [r7, #22]
 800a5b6:	1c5a      	adds	r2, r3, #1
 800a5b8:	82fa      	strh	r2, [r7, #22]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	4b2f      	ldr	r3, [pc, #188]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5be:	2102      	movs	r1, #2
 800a5c0:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_PROTOCOL_UNDEFINED;                      /* bInterfaceProtocol */
 800a5c2:	8afb      	ldrh	r3, [r7, #22]
 800a5c4:	1c5a      	adds	r2, r3, #1
 800a5c6:	82fa      	strh	r2, [r7, #22]
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4b2c      	ldr	r3, [pc, #176]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5cc:	2100      	movs	r1, #0
 800a5ce:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* iInterface */   
 800a5d0:	8afb      	ldrh	r3, [r7, #22]
 800a5d2:	1c5a      	adds	r2, r3, #1
 800a5d4:	82fa      	strh	r2, [r7, #22]
 800a5d6:	461a      	mov	r2, r3
 800a5d8:	4b28      	ldr	r3, [pc, #160]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5da:	2100      	movs	r1, #0
 800a5dc:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Audio Streaming Interface Descriptor */
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_INTERFACE_DESC_SIZE;           /* bLength */
 800a5de:	8afb      	ldrh	r3, [r7, #22]
 800a5e0:	1c5a      	adds	r2, r3, #1
 800a5e2:	82fa      	strh	r2, [r7, #22]
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	4b25      	ldr	r3, [pc, #148]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5e8:	2107      	movs	r1, #7
 800a5ea:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;               /* bDescriptorType */
 800a5ec:	8afb      	ldrh	r3, [r7, #22]
 800a5ee:	1c5a      	adds	r2, r3, #1
 800a5f0:	82fa      	strh	r2, [r7, #22]
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	4b21      	ldr	r3, [pc, #132]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a5f6:	2124      	movs	r1, #36	; 0x24
 800a5f8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_GENERAL;                       /* bDescriptorSubtype */
 800a5fa:	8afb      	ldrh	r3, [r7, #22]
 800a5fc:	1c5a      	adds	r2, r3, #1
 800a5fe:	82fa      	strh	r2, [r7, #22]
 800a600:	461a      	mov	r2, r3
 800a602:	4b1e      	ldr	r3, [pc, #120]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a604:	2101      	movs	r1, #1
 800a606:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x03;                                          /* bTerminalLink */
 800a608:	8afb      	ldrh	r3, [r7, #22]
 800a60a:	1c5a      	adds	r2, r3, #1
 800a60c:	82fa      	strh	r2, [r7, #22]
 800a60e:	461a      	mov	r2, r3
 800a610:	4b1a      	ldr	r3, [pc, #104]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a612:	2103      	movs	r1, #3
 800a614:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bDelay */
 800a616:	8afb      	ldrh	r3, [r7, #22]
 800a618:	1c5a      	adds	r2, r3, #1
 800a61a:	82fa      	strh	r2, [r7, #22]
 800a61c:	461a      	mov	r2, r3
 800a61e:	4b17      	ldr	r3, [pc, #92]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a620:	2101      	movs	r1, #1
 800a622:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* wFormatTag AUDIO_FORMAT_PCM  0x0001*/
 800a624:	8afb      	ldrh	r3, [r7, #22]
 800a626:	1c5a      	adds	r2, r3, #1
 800a628:	82fa      	strh	r2, [r7, #22]
 800a62a:	461a      	mov	r2, r3
 800a62c:	4b13      	ldr	r3, [pc, #76]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a62e:	2101      	movs	r1, #1
 800a630:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                
 800a632:	8afb      	ldrh	r3, [r7, #22]
 800a634:	1c5a      	adds	r2, r3, #1
 800a636:	82fa      	strh	r2, [r7, #22]
 800a638:	461a      	mov	r2, r3
 800a63a:	4b10      	ldr	r3, [pc, #64]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a63c:	2100      	movs	r1, #0
 800a63e:	5499      	strb	r1, [r3, r2]
  /* USB Microphone Audio Type I Format Interface Descriptor */                
  USBD_AUDIO_CfgDesc[index++] = 0x0B;                                          /* bLength */
 800a640:	8afb      	ldrh	r3, [r7, #22]
 800a642:	1c5a      	adds	r2, r3, #1
 800a644:	82fa      	strh	r2, [r7, #22]
 800a646:	461a      	mov	r2, r3
 800a648:	4b0c      	ldr	r3, [pc, #48]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a64a:	210b      	movs	r1, #11
 800a64c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_INTERFACE_DESCRIPTOR_TYPE;               /* bDescriptorType */
 800a64e:	8afb      	ldrh	r3, [r7, #22]
 800a650:	1c5a      	adds	r2, r3, #1
 800a652:	82fa      	strh	r2, [r7, #22]
 800a654:	461a      	mov	r2, r3
 800a656:	4b09      	ldr	r3, [pc, #36]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a658:	2124      	movs	r1, #36	; 0x24
 800a65a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_FORMAT_TYPE;                   /* bDescriptorSubtype */
 800a65c:	8afb      	ldrh	r3, [r7, #22]
 800a65e:	1c5a      	adds	r2, r3, #1
 800a660:	82fa      	strh	r2, [r7, #22]
 800a662:	461a      	mov	r2, r3
 800a664:	4b05      	ldr	r3, [pc, #20]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a666:	2102      	movs	r1, #2
 800a668:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_FORMAT_TYPE_I;                           /* bFormatType */
 800a66a:	8afb      	ldrh	r3, [r7, #22]
 800a66c:	1c5a      	adds	r2, r3, #1
 800a66e:	82fa      	strh	r2, [r7, #22]
 800a670:	461a      	mov	r2, r3
 800a672:	4b02      	ldr	r3, [pc, #8]	; (800a67c <USBD_AUDIO_Init_Microphone_Descriptor+0x444>)
 800a674:	2101      	movs	r1, #1
 800a676:	5499      	strb	r1, [r3, r2]
 800a678:	e002      	b.n	800a680 <USBD_AUDIO_Init_Microphone_Descriptor+0x448>
 800a67a:	bf00      	nop
 800a67c:	20001c88 	.word	0x20001c88
  USBD_AUDIO_CfgDesc[index++] = Channels;                                      /* bNrChannels */
 800a680:	8afb      	ldrh	r3, [r7, #22]
 800a682:	1c5a      	adds	r2, r3, #1
 800a684:	82fa      	strh	r2, [r7, #22]
 800a686:	4619      	mov	r1, r3
 800a688:	4a7b      	ldr	r2, [pc, #492]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a68a:	79fb      	ldrb	r3, [r7, #7]
 800a68c:	5453      	strb	r3, [r2, r1]
  USBD_AUDIO_CfgDesc[index++] = 0x02;                                          /* bSubFrameSize */
 800a68e:	8afb      	ldrh	r3, [r7, #22]
 800a690:	1c5a      	adds	r2, r3, #1
 800a692:	82fa      	strh	r2, [r7, #22]
 800a694:	461a      	mov	r2, r3
 800a696:	4b78      	ldr	r3, [pc, #480]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a698:	2102      	movs	r1, #2
 800a69a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 16;                                            /* bBitResolution */
 800a69c:	8afb      	ldrh	r3, [r7, #22]
 800a69e:	1c5a      	adds	r2, r3, #1
 800a6a0:	82fa      	strh	r2, [r7, #22]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	4b74      	ldr	r3, [pc, #464]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a6a6:	2110      	movs	r1, #16
 800a6a8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                           /* bSamFreqType */
 800a6aa:	8afb      	ldrh	r3, [r7, #22]
 800a6ac:	1c5a      	adds	r2, r3, #1
 800a6ae:	82fa      	strh	r2, [r7, #22]
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	4b71      	ldr	r3, [pc, #452]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = samplingFrequency&0xff;                        /* tSamFreq 8000 = 0x1F40 */
 800a6b8:	8afb      	ldrh	r3, [r7, #22]
 800a6ba:	1c5a      	adds	r2, r3, #1
 800a6bc:	82fa      	strh	r2, [r7, #22]
 800a6be:	461a      	mov	r2, r3
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	b2d9      	uxtb	r1, r3
 800a6c4:	4b6c      	ldr	r3, [pc, #432]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a6c6:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = (samplingFrequency>>8)&0xff;
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	0a19      	lsrs	r1, r3, #8
 800a6cc:	8afb      	ldrh	r3, [r7, #22]
 800a6ce:	1c5a      	adds	r2, r3, #1
 800a6d0:	82fa      	strh	r2, [r7, #22]
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	b2c9      	uxtb	r1, r1
 800a6d6:	4b68      	ldr	r3, [pc, #416]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a6d8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = samplingFrequency>>16;   
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	0c19      	lsrs	r1, r3, #16
 800a6de:	8afb      	ldrh	r3, [r7, #22]
 800a6e0:	1c5a      	adds	r2, r3, #1
 800a6e2:	82fa      	strh	r2, [r7, #22]
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	b2c9      	uxtb	r1, r1
 800a6e8:	4b63      	ldr	r3, [pc, #396]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a6ea:	5499      	strb	r1, [r3, r2]
  /* Endpoint 1 - Standard Descriptor */
  USBD_AUDIO_CfgDesc[index++] =  AUDIO_STANDARD_ENDPOINT_DESC_SIZE;            /* bLength */
 800a6ec:	8afb      	ldrh	r3, [r7, #22]
 800a6ee:	1c5a      	adds	r2, r3, #1
 800a6f0:	82fa      	strh	r2, [r7, #22]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	4b60      	ldr	r3, [pc, #384]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a6f6:	2109      	movs	r1, #9
 800a6f8:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x05;                                          /* bDescriptorType */
 800a6fa:	8afb      	ldrh	r3, [r7, #22]
 800a6fc:	1c5a      	adds	r2, r3, #1
 800a6fe:	82fa      	strh	r2, [r7, #22]
 800a700:	461a      	mov	r2, r3
 800a702:	4b5d      	ldr	r3, [pc, #372]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a704:	2105      	movs	r1, #5
 800a706:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_IN_EP;                                   /* bEndpointAddress 1 in endpoint*/
 800a708:	8afb      	ldrh	r3, [r7, #22]
 800a70a:	1c5a      	adds	r2, r3, #1
 800a70c:	82fa      	strh	r2, [r7, #22]
 800a70e:	461a      	mov	r2, r3
 800a710:	4b59      	ldr	r3, [pc, #356]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a712:	2181      	movs	r1, #129	; 0x81
 800a714:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x05;                                          /* bmAttributes */
 800a716:	8afb      	ldrh	r3, [r7, #22]
 800a718:	1c5a      	adds	r2, r3, #1
 800a71a:	82fa      	strh	r2, [r7, #22]
 800a71c:	461a      	mov	r2, r3
 800a71e:	4b56      	ldr	r3, [pc, #344]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a720:	2105      	movs	r1, #5
 800a722:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = ((samplingFrequency/1000+2)*Channels*2)&0xFF;  /* wMaxPacketSize */ 
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	4a55      	ldr	r2, [pc, #340]	; (800a87c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 800a728:	fba2 2303 	umull	r2, r3, r2, r3
 800a72c:	099b      	lsrs	r3, r3, #6
 800a72e:	3302      	adds	r3, #2
 800a730:	b2db      	uxtb	r3, r3
 800a732:	79fa      	ldrb	r2, [r7, #7]
 800a734:	fb12 f303 	smulbb	r3, r2, r3
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	8afb      	ldrh	r3, [r7, #22]
 800a73c:	1c59      	adds	r1, r3, #1
 800a73e:	82f9      	strh	r1, [r7, #22]
 800a740:	4619      	mov	r1, r3
 800a742:	0053      	lsls	r3, r2, #1
 800a744:	b2da      	uxtb	r2, r3
 800a746:	4b4c      	ldr	r3, [pc, #304]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a748:	545a      	strb	r2, [r3, r1]
  USBD_AUDIO_CfgDesc[index++] = ((samplingFrequency/1000+2)*Channels*2)>>8; 
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	4a4b      	ldr	r2, [pc, #300]	; (800a87c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 800a74e:	fba2 2303 	umull	r2, r3, r2, r3
 800a752:	099b      	lsrs	r3, r3, #6
 800a754:	3302      	adds	r3, #2
 800a756:	79fa      	ldrb	r2, [r7, #7]
 800a758:	fb02 f303 	mul.w	r3, r2, r3
 800a75c:	005b      	lsls	r3, r3, #1
 800a75e:	0a19      	lsrs	r1, r3, #8
 800a760:	8afb      	ldrh	r3, [r7, #22]
 800a762:	1c5a      	adds	r2, r3, #1
 800a764:	82fa      	strh	r2, [r7, #22]
 800a766:	461a      	mov	r2, r3
 800a768:	b2c9      	uxtb	r1, r1
 800a76a:	4b43      	ldr	r3, [pc, #268]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a76c:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x01;                                          /* bInterval */
 800a76e:	8afb      	ldrh	r3, [r7, #22]
 800a770:	1c5a      	adds	r2, r3, #1
 800a772:	82fa      	strh	r2, [r7, #22]
 800a774:	461a      	mov	r2, r3
 800a776:	4b40      	ldr	r3, [pc, #256]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a778:	2101      	movs	r1, #1
 800a77a:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bRefresh */
 800a77c:	8afb      	ldrh	r3, [r7, #22]
 800a77e:	1c5a      	adds	r2, r3, #1
 800a780:	82fa      	strh	r2, [r7, #22]
 800a782:	461a      	mov	r2, r3
 800a784:	4b3c      	ldr	r3, [pc, #240]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a786:	2100      	movs	r1, #0
 800a788:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bSynchAddress */   
 800a78a:	8afb      	ldrh	r3, [r7, #22]
 800a78c:	1c5a      	adds	r2, r3, #1
 800a78e:	82fa      	strh	r2, [r7, #22]
 800a790:	461a      	mov	r2, r3
 800a792:	4b39      	ldr	r3, [pc, #228]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a794:	2100      	movs	r1, #0
 800a796:	5499      	strb	r1, [r3, r2]
  /* Endpoint - Audio Streaming Descriptor*/
  USBD_AUDIO_CfgDesc[index++] = AUDIO_STREAMING_ENDPOINT_DESC_SIZE;            /* bLength */
 800a798:	8afb      	ldrh	r3, [r7, #22]
 800a79a:	1c5a      	adds	r2, r3, #1
 800a79c:	82fa      	strh	r2, [r7, #22]
 800a79e:	461a      	mov	r2, r3
 800a7a0:	4b35      	ldr	r3, [pc, #212]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7a2:	2107      	movs	r1, #7
 800a7a4:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_ENDPOINT_DESCRIPTOR_TYPE;                /* bDescriptorType */
 800a7a6:	8afb      	ldrh	r3, [r7, #22]
 800a7a8:	1c5a      	adds	r2, r3, #1
 800a7aa:	82fa      	strh	r2, [r7, #22]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	4b32      	ldr	r3, [pc, #200]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7b0:	2125      	movs	r1, #37	; 0x25
 800a7b2:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = AUDIO_ENDPOINT_GENERAL;                        /* bDescriptor */
 800a7b4:	8afb      	ldrh	r3, [r7, #22]
 800a7b6:	1c5a      	adds	r2, r3, #1
 800a7b8:	82fa      	strh	r2, [r7, #22]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	4b2e      	ldr	r3, [pc, #184]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7be:	2101      	movs	r1, #1
 800a7c0:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bmAttributes */
 800a7c2:	8afb      	ldrh	r3, [r7, #22]
 800a7c4:	1c5a      	adds	r2, r3, #1
 800a7c6:	82fa      	strh	r2, [r7, #22]
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	4b2b      	ldr	r3, [pc, #172]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7cc:	2100      	movs	r1, #0
 800a7ce:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* bLockDelayUnits */
 800a7d0:	8afb      	ldrh	r3, [r7, #22]
 800a7d2:	1c5a      	adds	r2, r3, #1
 800a7d4:	82fa      	strh	r2, [r7, #22]
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	4b27      	ldr	r3, [pc, #156]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7da:	2100      	movs	r1, #0
 800a7dc:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;                                          /* wLockDelay */
 800a7de:	8afb      	ldrh	r3, [r7, #22]
 800a7e0:	1c5a      	adds	r2, r3, #1
 800a7e2:	82fa      	strh	r2, [r7, #22]
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	4b24      	ldr	r3, [pc, #144]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7e8:	2100      	movs	r1, #0
 800a7ea:	5499      	strb	r1, [r3, r2]
  USBD_AUDIO_CfgDesc[index++] = 0x00;    
 800a7ec:	8afb      	ldrh	r3, [r7, #22]
 800a7ee:	1c5a      	adds	r2, r3, #1
 800a7f0:	82fa      	strh	r2, [r7, #22]
 800a7f2:	461a      	mov	r2, r3
 800a7f4:	4b20      	ldr	r3, [pc, #128]	; (800a878 <USBD_AUDIO_Init_Microphone_Descriptor+0x640>)
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	5499      	strb	r1, [r3, r2]
    
  haudioInstance.paketDimension = (samplingFrequency/1000*Channels*2);
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	4a1f      	ldr	r2, [pc, #124]	; (800a87c <USBD_AUDIO_Init_Microphone_Descriptor+0x644>)
 800a7fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a802:	099b      	lsrs	r3, r3, #6
 800a804:	b29a      	uxth	r2, r3
 800a806:	79fb      	ldrb	r3, [r7, #7]
 800a808:	b29b      	uxth	r3, r3
 800a80a:	fb12 f303 	smulbb	r3, r2, r3
 800a80e:	b29b      	uxth	r3, r3
 800a810:	005b      	lsls	r3, r3, #1
 800a812:	b29a      	uxth	r2, r3
 800a814:	4b1a      	ldr	r3, [pc, #104]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a816:	825a      	strh	r2, [r3, #18]
  haudioInstance.frequency=samplingFrequency;
 800a818:	4a19      	ldr	r2, [pc, #100]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	6093      	str	r3, [r2, #8]
  haudioInstance.buffer_length = haudioInstance.paketDimension * AUDIO_IN_PACKET_NUM;
 800a81e:	4b18      	ldr	r3, [pc, #96]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a820:	8a5b      	ldrh	r3, [r3, #18]
 800a822:	461a      	mov	r2, r3
 800a824:	0052      	lsls	r2, r2, #1
 800a826:	4413      	add	r3, r2
 800a828:	005b      	lsls	r3, r3, #1
 800a82a:	b29a      	uxth	r2, r3
 800a82c:	4b14      	ldr	r3, [pc, #80]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a82e:	81da      	strh	r2, [r3, #14]
  haudioInstance.channels=Channels;  
 800a830:	4a13      	ldr	r2, [pc, #76]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a832:	79fb      	ldrb	r3, [r7, #7]
 800a834:	7113      	strb	r3, [r2, #4]
  haudioInstance.upper_treshold = 5;
 800a836:	4b12      	ldr	r3, [pc, #72]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a838:	2205      	movs	r2, #5
 800a83a:	769a      	strb	r2, [r3, #26]
  haudioInstance.lower_treshold = 2;
 800a83c:	4b10      	ldr	r3, [pc, #64]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a83e:	2202      	movs	r2, #2
 800a840:	76da      	strb	r2, [r3, #27]
  haudioInstance.state = STATE_USB_WAITING_FOR_INIT;
 800a842:	4b0f      	ldr	r3, [pc, #60]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a844:	2200      	movs	r2, #0
 800a846:	751a      	strb	r2, [r3, #20]
  haudioInstance.wr_ptr = 3 * haudioInstance.paketDimension;
 800a848:	4b0d      	ldr	r3, [pc, #52]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a84a:	8a5b      	ldrh	r3, [r3, #18]
 800a84c:	461a      	mov	r2, r3
 800a84e:	0052      	lsls	r2, r2, #1
 800a850:	4413      	add	r3, r2
 800a852:	b29a      	uxth	r2, r3
 800a854:	4b0a      	ldr	r3, [pc, #40]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a856:	831a      	strh	r2, [r3, #24]
  haudioInstance.rd_ptr = 0;  
 800a858:	4b09      	ldr	r3, [pc, #36]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a85a:	2200      	movs	r2, #0
 800a85c:	82da      	strh	r2, [r3, #22]
  haudioInstance.dataAmount=0;
 800a85e:	4b08      	ldr	r3, [pc, #32]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a860:	2200      	movs	r2, #0
 800a862:	821a      	strh	r2, [r3, #16]
  haudioInstance.buffer = 0;
 800a864:	4b06      	ldr	r3, [pc, #24]	; (800a880 <USBD_AUDIO_Init_Microphone_Descriptor+0x648>)
 800a866:	2200      	movs	r2, #0
 800a868:	661a      	str	r2, [r3, #96]	; 0x60
}
 800a86a:	bf00      	nop
 800a86c:	371c      	adds	r7, #28
 800a86e:	46bd      	mov	sp, r7
 800a870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a874:	4770      	bx	lr
 800a876:	bf00      	nop
 800a878:	20001c88 	.word	0x20001c88
 800a87c:	10624dd3 	.word	0x10624dd3
 800a880:	20001c24 	.word	0x20001c24

0800a884 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b086      	sub	sp, #24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	60b9      	str	r1, [r7, #8]
 800a88e:	4613      	mov	r3, r2
 800a890:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d101      	bne.n	800a89c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a898:	2303      	movs	r3, #3
 800a89a:	e025      	b.n	800a8e8 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d003      	beq.n	800a8ae <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d003      	beq.n	800a8c0 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d003      	beq.n	800a8ce <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	79fa      	ldrb	r2, [r7, #7]
 800a8da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f002 fb7b 	bl	800cfd8 <USBD_LL_Init>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a8e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3718      	adds	r7, #24
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
 800a8f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d101      	bne.n	800a908 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a904:	2303      	movs	r3, #3
 800a906:	e010      	b.n	800a92a <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	683a      	ldr	r2, [r7, #0]
 800a90c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a918:	f107 020e 	add.w	r2, r7, #14
 800a91c:	4610      	mov	r0, r2
 800a91e:	4798      	blx	r3
 800a920:	4602      	mov	r2, r0
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
#endif /* USE_USB_FS */


  return USBD_OK;
 800a928:	2300      	movs	r3, #0
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}

0800a932 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a932:	b580      	push	{r7, lr}
 800a934:	b082      	sub	sp, #8
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f002 fb94 	bl	800d068 <USBD_LL_Start>
 800a940:	4603      	mov	r3, r0
}
 800a942:	4618      	mov	r0, r3
 800a944:	3708      	adds	r7, #8
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}

0800a94a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a94a:	b480      	push	{r7}
 800a94c:	b083      	sub	sp, #12
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	370c      	adds	r7, #12
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b084      	sub	sp, #16
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	460b      	mov	r3, r1
 800a96a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a96c:	2303      	movs	r3, #3
 800a96e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a976:	2b00      	cmp	r3, #0
 800a978:	d009      	beq.n	800a98e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	78fa      	ldrb	r2, [r7, #3]
 800a984:	4611      	mov	r1, r2
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	4798      	blx	r3
 800a98a:	4603      	mov	r3, r0
 800a98c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a98e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3710      	adds	r7, #16
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d007      	beq.n	800a9be <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9b4:	685b      	ldr	r3, [r3, #4]
 800a9b6:	78fa      	ldrb	r2, [r7, #3]
 800a9b8:	4611      	mov	r1, r2
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	4798      	blx	r3
  }

  return USBD_OK;
 800a9be:	2300      	movs	r3, #0
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3708      	adds	r7, #8
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a9d8:	6839      	ldr	r1, [r7, #0]
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f000 ff2c 	bl	800b838 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a9fc:	f003 031f 	and.w	r3, r3, #31
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d00e      	beq.n	800aa22 <USBD_LL_SetupStage+0x5a>
 800aa04:	2b01      	cmp	r3, #1
 800aa06:	d302      	bcc.n	800aa0e <USBD_LL_SetupStage+0x46>
 800aa08:	2b02      	cmp	r3, #2
 800aa0a:	d014      	beq.n	800aa36 <USBD_LL_SetupStage+0x6e>
 800aa0c:	e01d      	b.n	800aa4a <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa14:	4619      	mov	r1, r3
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f000 fa18 	bl	800ae4c <USBD_StdDevReq>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	73fb      	strb	r3, [r7, #15]
      break;
 800aa20:	e020      	b.n	800aa64 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 fa7c 	bl	800af28 <USBD_StdItfReq>
 800aa30:	4603      	mov	r3, r0
 800aa32:	73fb      	strb	r3, [r7, #15]
      break;
 800aa34:	e016      	b.n	800aa64 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fab8 	bl	800afb4 <USBD_StdEPReq>
 800aa44:	4603      	mov	r3, r0
 800aa46:	73fb      	strb	r3, [r7, #15]
      break;
 800aa48:	e00c      	b.n	800aa64 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800aa50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f002 fb54 	bl	800d106 <USBD_LL_StallEP>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	73fb      	strb	r3, [r7, #15]
      break;
 800aa62:	bf00      	nop
  }

  return ret;
 800aa64:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3710      	adds	r7, #16
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b086      	sub	sp, #24
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	60f8      	str	r0, [r7, #12]
 800aa76:	460b      	mov	r3, r1
 800aa78:	607a      	str	r2, [r7, #4]
 800aa7a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800aa7c:	7afb      	ldrb	r3, [r7, #11]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d137      	bne.n	800aaf2 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800aa88:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aa90:	2b03      	cmp	r3, #3
 800aa92:	d14a      	bne.n	800ab2a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	689a      	ldr	r2, [r3, #8]
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d913      	bls.n	800aac8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	689a      	ldr	r2, [r3, #8]
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	68db      	ldr	r3, [r3, #12]
 800aaa8:	1ad2      	subs	r2, r2, r3
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	68da      	ldr	r2, [r3, #12]
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	689b      	ldr	r3, [r3, #8]
 800aab6:	4293      	cmp	r3, r2
 800aab8:	bf28      	it	cs
 800aaba:	4613      	movcs	r3, r2
 800aabc:	461a      	mov	r2, r3
 800aabe:	6879      	ldr	r1, [r7, #4]
 800aac0:	68f8      	ldr	r0, [r7, #12]
 800aac2:	f000 ffad 	bl	800ba20 <USBD_CtlContinueRx>
 800aac6:	e030      	b.n	800ab2a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d00a      	beq.n	800aaea <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aada:	2b03      	cmp	r3, #3
 800aadc:	d105      	bne.n	800aaea <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aae4:	691b      	ldr	r3, [r3, #16]
 800aae6:	68f8      	ldr	r0, [r7, #12]
 800aae8:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f000 ffa9 	bl	800ba42 <USBD_CtlSendStatus>
 800aaf0:	e01b      	b.n	800ab2a <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaf8:	699b      	ldr	r3, [r3, #24]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d013      	beq.n	800ab26 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ab04:	2b03      	cmp	r3, #3
 800ab06:	d10e      	bne.n	800ab26 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab0e:	699b      	ldr	r3, [r3, #24]
 800ab10:	7afa      	ldrb	r2, [r7, #11]
 800ab12:	4611      	mov	r1, r2
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	4798      	blx	r3
 800ab18:	4603      	mov	r3, r0
 800ab1a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800ab1c:	7dfb      	ldrb	r3, [r7, #23]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d003      	beq.n	800ab2a <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800ab22:	7dfb      	ldrb	r3, [r7, #23]
 800ab24:	e002      	b.n	800ab2c <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ab26:	2303      	movs	r3, #3
 800ab28:	e000      	b.n	800ab2c <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3718      	adds	r7, #24
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b086      	sub	sp, #24
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	460b      	mov	r3, r1
 800ab3e:	607a      	str	r2, [r7, #4]
 800ab40:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ab42:	7afb      	ldrb	r3, [r7, #11]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d16a      	bne.n	800ac1e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	3314      	adds	r3, #20
 800ab4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ab54:	2b02      	cmp	r3, #2
 800ab56:	d155      	bne.n	800ac04 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	689a      	ldr	r2, [r3, #8]
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	68db      	ldr	r3, [r3, #12]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d914      	bls.n	800ab8e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	689a      	ldr	r2, [r3, #8]
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	1ad2      	subs	r2, r2, r3
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	461a      	mov	r2, r3
 800ab78:	6879      	ldr	r1, [r7, #4]
 800ab7a:	68f8      	ldr	r0, [r7, #12]
 800ab7c:	f000 ff22 	bl	800b9c4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab80:	2300      	movs	r3, #0
 800ab82:	2200      	movs	r2, #0
 800ab84:	2100      	movs	r1, #0
 800ab86:	68f8      	ldr	r0, [r7, #12]
 800ab88:	f002 fb37 	bl	800d1fa <USBD_LL_PrepareReceive>
 800ab8c:	e03a      	b.n	800ac04 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	68da      	ldr	r2, [r3, #12]
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d11c      	bne.n	800abd4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	685a      	ldr	r2, [r3, #4]
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aba2:	429a      	cmp	r2, r3
 800aba4:	d316      	bcc.n	800abd4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	685a      	ldr	r2, [r3, #4]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d20f      	bcs.n	800abd4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800abb4:	2200      	movs	r2, #0
 800abb6:	2100      	movs	r1, #0
 800abb8:	68f8      	ldr	r0, [r7, #12]
 800abba:	f000 ff03 	bl	800b9c4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2200      	movs	r2, #0
 800abc2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abc6:	2300      	movs	r3, #0
 800abc8:	2200      	movs	r2, #0
 800abca:	2100      	movs	r1, #0
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f002 fb14 	bl	800d1fa <USBD_LL_PrepareReceive>
 800abd2:	e017      	b.n	800ac04 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abda:	68db      	ldr	r3, [r3, #12]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00a      	beq.n	800abf6 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800abe6:	2b03      	cmp	r3, #3
 800abe8:	d105      	bne.n	800abf6 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abf0:	68db      	ldr	r3, [r3, #12]
 800abf2:	68f8      	ldr	r0, [r7, #12]
 800abf4:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800abf6:	2180      	movs	r1, #128	; 0x80
 800abf8:	68f8      	ldr	r0, [r7, #12]
 800abfa:	f002 fa84 	bl	800d106 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800abfe:	68f8      	ldr	r0, [r7, #12]
 800ac00:	f000 ff32 	bl	800ba68 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ac0a:	2b01      	cmp	r3, #1
 800ac0c:	d123      	bne.n	800ac56 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f7ff fe9b 	bl	800a94a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2200      	movs	r2, #0
 800ac18:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ac1c:	e01b      	b.n	800ac56 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac24:	695b      	ldr	r3, [r3, #20]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d013      	beq.n	800ac52 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ac30:	2b03      	cmp	r3, #3
 800ac32:	d10e      	bne.n	800ac52 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac3a:	695b      	ldr	r3, [r3, #20]
 800ac3c:	7afa      	ldrb	r2, [r7, #11]
 800ac3e:	4611      	mov	r1, r2
 800ac40:	68f8      	ldr	r0, [r7, #12]
 800ac42:	4798      	blx	r3
 800ac44:	4603      	mov	r3, r0
 800ac46:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800ac48:	7dfb      	ldrb	r3, [r7, #23]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d003      	beq.n	800ac56 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800ac4e:	7dfb      	ldrb	r3, [r7, #23]
 800ac50:	e002      	b.n	800ac58 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ac52:	2303      	movs	r3, #3
 800ac54:	e000      	b.n	800ac58 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800ac56:	2300      	movs	r3, #0
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3718      	adds	r7, #24
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b082      	sub	sp, #8
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2200      	movs	r2, #0
 800ac82:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d009      	beq.n	800aca4 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	6852      	ldr	r2, [r2, #4]
 800ac9c:	b2d2      	uxtb	r2, r2
 800ac9e:	4611      	mov	r1, r2
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aca4:	2340      	movs	r3, #64	; 0x40
 800aca6:	2200      	movs	r2, #0
 800aca8:	2100      	movs	r1, #0
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f002 f9eb 	bl	800d086 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2201      	movs	r2, #1
 800acb4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2240      	movs	r2, #64	; 0x40
 800acbc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800acc0:	2340      	movs	r3, #64	; 0x40
 800acc2:	2200      	movs	r2, #0
 800acc4:	2180      	movs	r1, #128	; 0x80
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f002 f9dd 	bl	800d086 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2201      	movs	r2, #1
 800acd0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2240      	movs	r2, #64	; 0x40
 800acd6:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800acd8:	2300      	movs	r3, #0
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3708      	adds	r7, #8
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}

0800ace2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ace2:	b480      	push	{r7}
 800ace4:	b083      	sub	sp, #12
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	6078      	str	r0, [r7, #4]
 800acea:	460b      	mov	r3, r1
 800acec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	78fa      	ldrb	r2, [r7, #3]
 800acf2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	370c      	adds	r7, #12
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr

0800ad02 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ad02:	b480      	push	{r7}
 800ad04:	b083      	sub	sp, #12
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2204      	movs	r2, #4
 800ad1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ad1e:	2300      	movs	r3, #0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	370c      	adds	r7, #12
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr

0800ad2c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b083      	sub	sp, #12
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad3a:	2b04      	cmp	r3, #4
 800ad3c:	d105      	bne.n	800ad4a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b082      	sub	sp, #8
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad66:	2b03      	cmp	r3, #3
 800ad68:	d10b      	bne.n	800ad82 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad70:	69db      	ldr	r3, [r3, #28]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d005      	beq.n	800ad82 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad7c:	69db      	ldr	r3, [r3, #28]
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3708      	adds	r7, #8
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b083      	sub	sp, #12
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	460b      	mov	r3, r1
 800ad96:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ad98:	2300      	movs	r3, #0
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	370c      	adds	r7, #12
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada4:	4770      	bx	lr

0800ada6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ada6:	b480      	push	{r7}
 800ada8:	b083      	sub	sp, #12
 800adaa:	af00      	add	r7, sp, #0
 800adac:	6078      	str	r0, [r7, #4]
 800adae:	460b      	mov	r3, r1
 800adb0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800adb2:	2300      	movs	r3, #0
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	370c      	adds	r7, #12
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr

0800adc0 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b083      	sub	sp, #12
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	370c      	adds	r7, #12
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr

0800add6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800add6:	b580      	push	{r7, lr}
 800add8:	b082      	sub	sp, #8
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2201      	movs	r2, #1
 800ade2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adec:	2b00      	cmp	r3, #0
 800adee:	d009      	beq.n	800ae04 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	6852      	ldr	r2, [r2, #4]
 800adfc:	b2d2      	uxtb	r2, r2
 800adfe:	4611      	mov	r1, r2
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	4798      	blx	r3
  }

  return USBD_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3708      	adds	r7, #8
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ae0e:	b480      	push	{r7}
 800ae10:	b087      	sub	sp, #28
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	3301      	adds	r3, #1
 800ae24:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae2c:	8a3b      	ldrh	r3, [r7, #16]
 800ae2e:	021b      	lsls	r3, r3, #8
 800ae30:	b21a      	sxth	r2, r3
 800ae32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	b21b      	sxth	r3, r3
 800ae3a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ae3c:	89fb      	ldrh	r3, [r7, #14]
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	371c      	adds	r7, #28
 800ae42:	46bd      	mov	sp, r7
 800ae44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae48:	4770      	bx	lr
	...

0800ae4c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae56:	2300      	movs	r3, #0
 800ae58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ae62:	2b20      	cmp	r3, #32
 800ae64:	d004      	beq.n	800ae70 <USBD_StdDevReq+0x24>
 800ae66:	2b40      	cmp	r3, #64	; 0x40
 800ae68:	d002      	beq.n	800ae70 <USBD_StdDevReq+0x24>
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d00a      	beq.n	800ae84 <USBD_StdDevReq+0x38>
 800ae6e:	e050      	b.n	800af12 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae76:	689b      	ldr	r3, [r3, #8]
 800ae78:	6839      	ldr	r1, [r7, #0]
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	4798      	blx	r3
 800ae7e:	4603      	mov	r3, r0
 800ae80:	73fb      	strb	r3, [r7, #15]
    break;
 800ae82:	e04b      	b.n	800af1c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	785b      	ldrb	r3, [r3, #1]
 800ae88:	2b09      	cmp	r3, #9
 800ae8a:	d83c      	bhi.n	800af06 <USBD_StdDevReq+0xba>
 800ae8c:	a201      	add	r2, pc, #4	; (adr r2, 800ae94 <USBD_StdDevReq+0x48>)
 800ae8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae92:	bf00      	nop
 800ae94:	0800aee9 	.word	0x0800aee9
 800ae98:	0800aefd 	.word	0x0800aefd
 800ae9c:	0800af07 	.word	0x0800af07
 800aea0:	0800aef3 	.word	0x0800aef3
 800aea4:	0800af07 	.word	0x0800af07
 800aea8:	0800aec7 	.word	0x0800aec7
 800aeac:	0800aebd 	.word	0x0800aebd
 800aeb0:	0800af07 	.word	0x0800af07
 800aeb4:	0800aedf 	.word	0x0800aedf
 800aeb8:	0800aed1 	.word	0x0800aed1
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800aebc:	6839      	ldr	r1, [r7, #0]
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f9ce 	bl	800b260 <USBD_GetDescriptor>
      break;
 800aec4:	e024      	b.n	800af10 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800aec6:	6839      	ldr	r1, [r7, #0]
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f000 fb33 	bl	800b534 <USBD_SetAddress>
      break;
 800aece:	e01f      	b.n	800af10 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800aed0:	6839      	ldr	r1, [r7, #0]
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fb70 	bl	800b5b8 <USBD_SetConfig>
 800aed8:	4603      	mov	r3, r0
 800aeda:	73fb      	strb	r3, [r7, #15]
      break;
 800aedc:	e018      	b.n	800af10 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800aede:	6839      	ldr	r1, [r7, #0]
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f000 fc0d 	bl	800b700 <USBD_GetConfig>
      break;
 800aee6:	e013      	b.n	800af10 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800aee8:	6839      	ldr	r1, [r7, #0]
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 fc3c 	bl	800b768 <USBD_GetStatus>
      break;
 800aef0:	e00e      	b.n	800af10 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800aef2:	6839      	ldr	r1, [r7, #0]
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 fc6a 	bl	800b7ce <USBD_SetFeature>
      break;
 800aefa:	e009      	b.n	800af10 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800aefc:	6839      	ldr	r1, [r7, #0]
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 fc79 	bl	800b7f6 <USBD_ClrFeature>
      break;
 800af04:	e004      	b.n	800af10 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800af06:	6839      	ldr	r1, [r7, #0]
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f000 fccf 	bl	800b8ac <USBD_CtlError>
      break;
 800af0e:	bf00      	nop
    }
    break;
 800af10:	e004      	b.n	800af1c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800af12:	6839      	ldr	r1, [r7, #0]
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fcc9 	bl	800b8ac <USBD_CtlError>
    break;
 800af1a:	bf00      	nop
  }

  return ret;
 800af1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3710      	adds	r7, #16
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
 800af26:	bf00      	nop

0800af28 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b084      	sub	sp, #16
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af32:	2300      	movs	r3, #0
 800af34:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af3e:	2b20      	cmp	r3, #32
 800af40:	d003      	beq.n	800af4a <USBD_StdItfReq+0x22>
 800af42:	2b40      	cmp	r3, #64	; 0x40
 800af44:	d001      	beq.n	800af4a <USBD_StdItfReq+0x22>
 800af46:	2b00      	cmp	r3, #0
 800af48:	d12a      	bne.n	800afa0 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af50:	3b01      	subs	r3, #1
 800af52:	2b02      	cmp	r3, #2
 800af54:	d81d      	bhi.n	800af92 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	889b      	ldrh	r3, [r3, #4]
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	2b02      	cmp	r3, #2
 800af5e:	d813      	bhi.n	800af88 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af66:	689b      	ldr	r3, [r3, #8]
 800af68:	6839      	ldr	r1, [r7, #0]
 800af6a:	6878      	ldr	r0, [r7, #4]
 800af6c:	4798      	blx	r3
 800af6e:	4603      	mov	r3, r0
 800af70:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	88db      	ldrh	r3, [r3, #6]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d110      	bne.n	800af9c <USBD_StdItfReq+0x74>
 800af7a:	7bfb      	ldrb	r3, [r7, #15]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d10d      	bne.n	800af9c <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f000 fd5e 	bl	800ba42 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800af86:	e009      	b.n	800af9c <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800af88:	6839      	ldr	r1, [r7, #0]
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 fc8e 	bl	800b8ac <USBD_CtlError>
      break;
 800af90:	e004      	b.n	800af9c <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800af92:	6839      	ldr	r1, [r7, #0]
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f000 fc89 	bl	800b8ac <USBD_CtlError>
      break;
 800af9a:	e000      	b.n	800af9e <USBD_StdItfReq+0x76>
      break;
 800af9c:	bf00      	nop
    }
    break;
 800af9e:	e004      	b.n	800afaa <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800afa0:	6839      	ldr	r1, [r7, #0]
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f000 fc82 	bl	800b8ac <USBD_CtlError>
    break;
 800afa8:	bf00      	nop
  }

  return ret;
 800afaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3710      	adds	r7, #16
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800afbe:	2300      	movs	r3, #0
 800afc0:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	889b      	ldrh	r3, [r3, #4]
 800afc6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800afd0:	2b20      	cmp	r3, #32
 800afd2:	d004      	beq.n	800afde <USBD_StdEPReq+0x2a>
 800afd4:	2b40      	cmp	r3, #64	; 0x40
 800afd6:	d002      	beq.n	800afde <USBD_StdEPReq+0x2a>
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d00a      	beq.n	800aff2 <USBD_StdEPReq+0x3e>
 800afdc:	e135      	b.n	800b24a <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	6839      	ldr	r1, [r7, #0]
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	4798      	blx	r3
 800afec:	4603      	mov	r3, r0
 800afee:	73fb      	strb	r3, [r7, #15]
    break;
 800aff0:	e130      	b.n	800b254 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	785b      	ldrb	r3, [r3, #1]
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d03e      	beq.n	800b078 <USBD_StdEPReq+0xc4>
 800affa:	2b03      	cmp	r3, #3
 800affc:	d002      	beq.n	800b004 <USBD_StdEPReq+0x50>
 800affe:	2b00      	cmp	r3, #0
 800b000:	d077      	beq.n	800b0f2 <USBD_StdEPReq+0x13e>
 800b002:	e11c      	b.n	800b23e <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b00a:	2b02      	cmp	r3, #2
 800b00c:	d002      	beq.n	800b014 <USBD_StdEPReq+0x60>
 800b00e:	2b03      	cmp	r3, #3
 800b010:	d015      	beq.n	800b03e <USBD_StdEPReq+0x8a>
 800b012:	e02b      	b.n	800b06c <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b014:	7bbb      	ldrb	r3, [r7, #14]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d00c      	beq.n	800b034 <USBD_StdEPReq+0x80>
 800b01a:	7bbb      	ldrb	r3, [r7, #14]
 800b01c:	2b80      	cmp	r3, #128	; 0x80
 800b01e:	d009      	beq.n	800b034 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800b020:	7bbb      	ldrb	r3, [r7, #14]
 800b022:	4619      	mov	r1, r3
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f002 f86e 	bl	800d106 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b02a:	2180      	movs	r1, #128	; 0x80
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f002 f86a 	bl	800d106 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800b032:	e020      	b.n	800b076 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800b034:	6839      	ldr	r1, [r7, #0]
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 fc38 	bl	800b8ac <USBD_CtlError>
        break;
 800b03c:	e01b      	b.n	800b076 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	885b      	ldrh	r3, [r3, #2]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10e      	bne.n	800b064 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b046:	7bbb      	ldrb	r3, [r7, #14]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00b      	beq.n	800b064 <USBD_StdEPReq+0xb0>
 800b04c:	7bbb      	ldrb	r3, [r7, #14]
 800b04e:	2b80      	cmp	r3, #128	; 0x80
 800b050:	d008      	beq.n	800b064 <USBD_StdEPReq+0xb0>
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	88db      	ldrh	r3, [r3, #6]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d104      	bne.n	800b064 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800b05a:	7bbb      	ldrb	r3, [r7, #14]
 800b05c:	4619      	mov	r1, r3
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f002 f851 	bl	800d106 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 fcec 	bl	800ba42 <USBD_CtlSendStatus>

        break;
 800b06a:	e004      	b.n	800b076 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 fc1c 	bl	800b8ac <USBD_CtlError>
        break;
 800b074:	bf00      	nop
      }
      break;
 800b076:	e0e7      	b.n	800b248 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b07e:	2b02      	cmp	r3, #2
 800b080:	d002      	beq.n	800b088 <USBD_StdEPReq+0xd4>
 800b082:	2b03      	cmp	r3, #3
 800b084:	d015      	beq.n	800b0b2 <USBD_StdEPReq+0xfe>
 800b086:	e02d      	b.n	800b0e4 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b088:	7bbb      	ldrb	r3, [r7, #14]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d00c      	beq.n	800b0a8 <USBD_StdEPReq+0xf4>
 800b08e:	7bbb      	ldrb	r3, [r7, #14]
 800b090:	2b80      	cmp	r3, #128	; 0x80
 800b092:	d009      	beq.n	800b0a8 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800b094:	7bbb      	ldrb	r3, [r7, #14]
 800b096:	4619      	mov	r1, r3
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f002 f834 	bl	800d106 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b09e:	2180      	movs	r1, #128	; 0x80
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f002 f830 	bl	800d106 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800b0a6:	e023      	b.n	800b0f0 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 fbfe 	bl	800b8ac <USBD_CtlError>
        break;
 800b0b0:	e01e      	b.n	800b0f0 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	885b      	ldrh	r3, [r3, #2]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d119      	bne.n	800b0ee <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800b0ba:	7bbb      	ldrb	r3, [r7, #14]
 800b0bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d004      	beq.n	800b0ce <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b0c4:	7bbb      	ldrb	r3, [r7, #14]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f002 f82f 	bl	800d12c <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 fcb7 	bl	800ba42 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0da:	689b      	ldr	r3, [r3, #8]
 800b0dc:	6839      	ldr	r1, [r7, #0]
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	4798      	blx	r3
        }
        break;
 800b0e2:	e004      	b.n	800b0ee <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800b0e4:	6839      	ldr	r1, [r7, #0]
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 fbe0 	bl	800b8ac <USBD_CtlError>
        break;
 800b0ec:	e000      	b.n	800b0f0 <USBD_StdEPReq+0x13c>
        break;
 800b0ee:	bf00      	nop
      }
      break;
 800b0f0:	e0aa      	b.n	800b248 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0f8:	2b02      	cmp	r3, #2
 800b0fa:	d002      	beq.n	800b102 <USBD_StdEPReq+0x14e>
 800b0fc:	2b03      	cmp	r3, #3
 800b0fe:	d032      	beq.n	800b166 <USBD_StdEPReq+0x1b2>
 800b100:	e097      	b.n	800b232 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b102:	7bbb      	ldrb	r3, [r7, #14]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d007      	beq.n	800b118 <USBD_StdEPReq+0x164>
 800b108:	7bbb      	ldrb	r3, [r7, #14]
 800b10a:	2b80      	cmp	r3, #128	; 0x80
 800b10c:	d004      	beq.n	800b118 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800b10e:	6839      	ldr	r1, [r7, #0]
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 fbcb 	bl	800b8ac <USBD_CtlError>
          break;
 800b116:	e091      	b.n	800b23c <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	da0b      	bge.n	800b138 <USBD_StdEPReq+0x184>
 800b120:	7bbb      	ldrb	r3, [r7, #14]
 800b122:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b126:	4613      	mov	r3, r2
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	4413      	add	r3, r2
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	3310      	adds	r3, #16
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	4413      	add	r3, r2
 800b134:	3304      	adds	r3, #4
 800b136:	e00b      	b.n	800b150 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b138:	7bbb      	ldrb	r3, [r7, #14]
 800b13a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b13e:	4613      	mov	r3, r2
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	4413      	add	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b14a:	687a      	ldr	r2, [r7, #4]
 800b14c:	4413      	add	r3, r2
 800b14e:	3304      	adds	r3, #4
 800b150:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	2200      	movs	r2, #0
 800b156:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2202      	movs	r2, #2
 800b15c:	4619      	mov	r1, r3
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f000 fc15 	bl	800b98e <USBD_CtlSendData>
        break;
 800b164:	e06a      	b.n	800b23c <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800b166:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	da11      	bge.n	800b192 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b16e:	7bbb      	ldrb	r3, [r7, #14]
 800b170:	f003 020f 	and.w	r2, r3, #15
 800b174:	6879      	ldr	r1, [r7, #4]
 800b176:	4613      	mov	r3, r2
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	4413      	add	r3, r2
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	440b      	add	r3, r1
 800b180:	3324      	adds	r3, #36	; 0x24
 800b182:	881b      	ldrh	r3, [r3, #0]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d117      	bne.n	800b1b8 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b188:	6839      	ldr	r1, [r7, #0]
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 fb8e 	bl	800b8ac <USBD_CtlError>
            break;
 800b190:	e054      	b.n	800b23c <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b192:	7bbb      	ldrb	r3, [r7, #14]
 800b194:	f003 020f 	and.w	r2, r3, #15
 800b198:	6879      	ldr	r1, [r7, #4]
 800b19a:	4613      	mov	r3, r2
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	4413      	add	r3, r2
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	440b      	add	r3, r1
 800b1a4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b1a8:	881b      	ldrh	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d104      	bne.n	800b1b8 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b1ae:	6839      	ldr	r1, [r7, #0]
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fb7b 	bl	800b8ac <USBD_CtlError>
            break;
 800b1b6:	e041      	b.n	800b23c <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	da0b      	bge.n	800b1d8 <USBD_StdEPReq+0x224>
 800b1c0:	7bbb      	ldrb	r3, [r7, #14]
 800b1c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b1c6:	4613      	mov	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	4413      	add	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	3310      	adds	r3, #16
 800b1d0:	687a      	ldr	r2, [r7, #4]
 800b1d2:	4413      	add	r3, r2
 800b1d4:	3304      	adds	r3, #4
 800b1d6:	e00b      	b.n	800b1f0 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b1d8:	7bbb      	ldrb	r3, [r7, #14]
 800b1da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1de:	4613      	mov	r3, r2
 800b1e0:	009b      	lsls	r3, r3, #2
 800b1e2:	4413      	add	r3, r2
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	4413      	add	r3, r2
 800b1ee:	3304      	adds	r3, #4
 800b1f0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b1f2:	7bbb      	ldrb	r3, [r7, #14]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d002      	beq.n	800b1fe <USBD_StdEPReq+0x24a>
 800b1f8:	7bbb      	ldrb	r3, [r7, #14]
 800b1fa:	2b80      	cmp	r3, #128	; 0x80
 800b1fc:	d103      	bne.n	800b206 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	2200      	movs	r2, #0
 800b202:	601a      	str	r2, [r3, #0]
 800b204:	e00e      	b.n	800b224 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b206:	7bbb      	ldrb	r3, [r7, #14]
 800b208:	4619      	mov	r1, r3
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f001 ffa1 	bl	800d152 <USBD_LL_IsStallEP>
 800b210:	4603      	mov	r3, r0
 800b212:	2b00      	cmp	r3, #0
 800b214:	d003      	beq.n	800b21e <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	2201      	movs	r2, #1
 800b21a:	601a      	str	r2, [r3, #0]
 800b21c:	e002      	b.n	800b224 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	2200      	movs	r2, #0
 800b222:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	2202      	movs	r2, #2
 800b228:	4619      	mov	r1, r3
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 fbaf 	bl	800b98e <USBD_CtlSendData>
          break;
 800b230:	e004      	b.n	800b23c <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800b232:	6839      	ldr	r1, [r7, #0]
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 fb39 	bl	800b8ac <USBD_CtlError>
        break;
 800b23a:	bf00      	nop
      }
      break;
 800b23c:	e004      	b.n	800b248 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 fb33 	bl	800b8ac <USBD_CtlError>
      break;
 800b246:	bf00      	nop
    }
    break;
 800b248:	e004      	b.n	800b254 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800b24a:	6839      	ldr	r1, [r7, #0]
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 fb2d 	bl	800b8ac <USBD_CtlError>
    break;
 800b252:	bf00      	nop
  }

  return ret;
 800b254:	7bfb      	ldrb	r3, [r7, #15]
}
 800b256:	4618      	mov	r0, r3
 800b258:	3710      	adds	r7, #16
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
	...

0800b260 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b26a:	2300      	movs	r3, #0
 800b26c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b26e:	2300      	movs	r3, #0
 800b270:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b272:	2300      	movs	r3, #0
 800b274:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	885b      	ldrh	r3, [r3, #2]
 800b27a:	0a1b      	lsrs	r3, r3, #8
 800b27c:	b29b      	uxth	r3, r3
 800b27e:	3b01      	subs	r3, #1
 800b280:	2b06      	cmp	r3, #6
 800b282:	f200 8128 	bhi.w	800b4d6 <USBD_GetDescriptor+0x276>
 800b286:	a201      	add	r2, pc, #4	; (adr r2, 800b28c <USBD_GetDescriptor+0x2c>)
 800b288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b28c:	0800b2a9 	.word	0x0800b2a9
 800b290:	0800b2c1 	.word	0x0800b2c1
 800b294:	0800b301 	.word	0x0800b301
 800b298:	0800b4d7 	.word	0x0800b4d7
 800b29c:	0800b4d7 	.word	0x0800b4d7
 800b2a0:	0800b477 	.word	0x0800b477
 800b2a4:	0800b4a3 	.word	0x0800b4a3
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	7c12      	ldrb	r2, [r2, #16]
 800b2b4:	f107 0108 	add.w	r1, r7, #8
 800b2b8:	4610      	mov	r0, r2
 800b2ba:	4798      	blx	r3
 800b2bc:	60f8      	str	r0, [r7, #12]
    break;
 800b2be:	e112      	b.n	800b4e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	7c1b      	ldrb	r3, [r3, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10d      	bne.n	800b2e4 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2d0:	f107 0208 	add.w	r2, r7, #8
 800b2d4:	4610      	mov	r0, r2
 800b2d6:	4798      	blx	r3
 800b2d8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	3301      	adds	r3, #1
 800b2de:	2202      	movs	r2, #2
 800b2e0:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800b2e2:	e100      	b.n	800b4e6 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ec:	f107 0208 	add.w	r2, r7, #8
 800b2f0:	4610      	mov	r0, r2
 800b2f2:	4798      	blx	r3
 800b2f4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	3301      	adds	r3, #1
 800b2fa:	2202      	movs	r2, #2
 800b2fc:	701a      	strb	r2, [r3, #0]
    break;
 800b2fe:	e0f2      	b.n	800b4e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	885b      	ldrh	r3, [r3, #2]
 800b304:	b2db      	uxtb	r3, r3
 800b306:	2b05      	cmp	r3, #5
 800b308:	f200 80ac 	bhi.w	800b464 <USBD_GetDescriptor+0x204>
 800b30c:	a201      	add	r2, pc, #4	; (adr r2, 800b314 <USBD_GetDescriptor+0xb4>)
 800b30e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b312:	bf00      	nop
 800b314:	0800b32d 	.word	0x0800b32d
 800b318:	0800b361 	.word	0x0800b361
 800b31c:	0800b395 	.word	0x0800b395
 800b320:	0800b3c9 	.word	0x0800b3c9
 800b324:	0800b3fd 	.word	0x0800b3fd
 800b328:	0800b431 	.word	0x0800b431
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b332:	685b      	ldr	r3, [r3, #4]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d00b      	beq.n	800b350 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	7c12      	ldrb	r2, [r2, #16]
 800b344:	f107 0108 	add.w	r1, r7, #8
 800b348:	4610      	mov	r0, r2
 800b34a:	4798      	blx	r3
 800b34c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b34e:	e091      	b.n	800b474 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b350:	6839      	ldr	r1, [r7, #0]
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 faaa 	bl	800b8ac <USBD_CtlError>
        err++;
 800b358:	7afb      	ldrb	r3, [r7, #11]
 800b35a:	3301      	adds	r3, #1
 800b35c:	72fb      	strb	r3, [r7, #11]
      break;
 800b35e:	e089      	b.n	800b474 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b366:	689b      	ldr	r3, [r3, #8]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d00b      	beq.n	800b384 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	7c12      	ldrb	r2, [r2, #16]
 800b378:	f107 0108 	add.w	r1, r7, #8
 800b37c:	4610      	mov	r0, r2
 800b37e:	4798      	blx	r3
 800b380:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b382:	e077      	b.n	800b474 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b384:	6839      	ldr	r1, [r7, #0]
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 fa90 	bl	800b8ac <USBD_CtlError>
        err++;
 800b38c:	7afb      	ldrb	r3, [r7, #11]
 800b38e:	3301      	adds	r3, #1
 800b390:	72fb      	strb	r3, [r7, #11]
      break;
 800b392:	e06f      	b.n	800b474 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b39a:	68db      	ldr	r3, [r3, #12]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d00b      	beq.n	800b3b8 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3a6:	68db      	ldr	r3, [r3, #12]
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	7c12      	ldrb	r2, [r2, #16]
 800b3ac:	f107 0108 	add.w	r1, r7, #8
 800b3b0:	4610      	mov	r0, r2
 800b3b2:	4798      	blx	r3
 800b3b4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3b6:	e05d      	b.n	800b474 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b3b8:	6839      	ldr	r1, [r7, #0]
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 fa76 	bl	800b8ac <USBD_CtlError>
        err++;
 800b3c0:	7afb      	ldrb	r3, [r7, #11]
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	72fb      	strb	r3, [r7, #11]
      break;
 800b3c6:	e055      	b.n	800b474 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3ce:	691b      	ldr	r3, [r3, #16]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d00b      	beq.n	800b3ec <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3da:	691b      	ldr	r3, [r3, #16]
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	7c12      	ldrb	r2, [r2, #16]
 800b3e0:	f107 0108 	add.w	r1, r7, #8
 800b3e4:	4610      	mov	r0, r2
 800b3e6:	4798      	blx	r3
 800b3e8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3ea:	e043      	b.n	800b474 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b3ec:	6839      	ldr	r1, [r7, #0]
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f000 fa5c 	bl	800b8ac <USBD_CtlError>
        err++;
 800b3f4:	7afb      	ldrb	r3, [r7, #11]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	72fb      	strb	r3, [r7, #11]
      break;
 800b3fa:	e03b      	b.n	800b474 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b402:	695b      	ldr	r3, [r3, #20]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d00b      	beq.n	800b420 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b40e:	695b      	ldr	r3, [r3, #20]
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	7c12      	ldrb	r2, [r2, #16]
 800b414:	f107 0108 	add.w	r1, r7, #8
 800b418:	4610      	mov	r0, r2
 800b41a:	4798      	blx	r3
 800b41c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b41e:	e029      	b.n	800b474 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b420:	6839      	ldr	r1, [r7, #0]
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 fa42 	bl	800b8ac <USBD_CtlError>
        err++;
 800b428:	7afb      	ldrb	r3, [r7, #11]
 800b42a:	3301      	adds	r3, #1
 800b42c:	72fb      	strb	r3, [r7, #11]
      break;
 800b42e:	e021      	b.n	800b474 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b436:	699b      	ldr	r3, [r3, #24]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d00b      	beq.n	800b454 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b442:	699b      	ldr	r3, [r3, #24]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	7c12      	ldrb	r2, [r2, #16]
 800b448:	f107 0108 	add.w	r1, r7, #8
 800b44c:	4610      	mov	r0, r2
 800b44e:	4798      	blx	r3
 800b450:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b452:	e00f      	b.n	800b474 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b454:	6839      	ldr	r1, [r7, #0]
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 fa28 	bl	800b8ac <USBD_CtlError>
        err++;
 800b45c:	7afb      	ldrb	r3, [r7, #11]
 800b45e:	3301      	adds	r3, #1
 800b460:	72fb      	strb	r3, [r7, #11]
      break;
 800b462:	e007      	b.n	800b474 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800b464:	6839      	ldr	r1, [r7, #0]
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f000 fa20 	bl	800b8ac <USBD_CtlError>
      err++;
 800b46c:	7afb      	ldrb	r3, [r7, #11]
 800b46e:	3301      	adds	r3, #1
 800b470:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800b472:	bf00      	nop
    }
    break;
 800b474:	e037      	b.n	800b4e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	7c1b      	ldrb	r3, [r3, #16]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d109      	bne.n	800b492 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b486:	f107 0208 	add.w	r2, r7, #8
 800b48a:	4610      	mov	r0, r2
 800b48c:	4798      	blx	r3
 800b48e:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b490:	e029      	b.n	800b4e6 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b492:	6839      	ldr	r1, [r7, #0]
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f000 fa09 	bl	800b8ac <USBD_CtlError>
      err++;
 800b49a:	7afb      	ldrb	r3, [r7, #11]
 800b49c:	3301      	adds	r3, #1
 800b49e:	72fb      	strb	r3, [r7, #11]
    break;
 800b4a0:	e021      	b.n	800b4e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	7c1b      	ldrb	r3, [r3, #16]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d10d      	bne.n	800b4c6 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4b2:	f107 0208 	add.w	r2, r7, #8
 800b4b6:	4610      	mov	r0, r2
 800b4b8:	4798      	blx	r3
 800b4ba:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	3301      	adds	r3, #1
 800b4c0:	2207      	movs	r2, #7
 800b4c2:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b4c4:	e00f      	b.n	800b4e6 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b4c6:	6839      	ldr	r1, [r7, #0]
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 f9ef 	bl	800b8ac <USBD_CtlError>
      err++;
 800b4ce:	7afb      	ldrb	r3, [r7, #11]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	72fb      	strb	r3, [r7, #11]
    break;
 800b4d4:	e007      	b.n	800b4e6 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800b4d6:	6839      	ldr	r1, [r7, #0]
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f000 f9e7 	bl	800b8ac <USBD_CtlError>
    err++;
 800b4de:	7afb      	ldrb	r3, [r7, #11]
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	72fb      	strb	r3, [r7, #11]
    break;
 800b4e4:	bf00      	nop
  }

  if (err != 0U)
 800b4e6:	7afb      	ldrb	r3, [r7, #11]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d11e      	bne.n	800b52a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	88db      	ldrh	r3, [r3, #6]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d016      	beq.n	800b522 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800b4f4:	893b      	ldrh	r3, [r7, #8]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d00e      	beq.n	800b518 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	88da      	ldrh	r2, [r3, #6]
 800b4fe:	893b      	ldrh	r3, [r7, #8]
 800b500:	4293      	cmp	r3, r2
 800b502:	bf28      	it	cs
 800b504:	4613      	movcs	r3, r2
 800b506:	b29b      	uxth	r3, r3
 800b508:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800b50a:	893b      	ldrh	r3, [r7, #8]
 800b50c:	461a      	mov	r2, r3
 800b50e:	68f9      	ldr	r1, [r7, #12]
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f000 fa3c 	bl	800b98e <USBD_CtlSendData>
 800b516:	e009      	b.n	800b52c <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800b518:	6839      	ldr	r1, [r7, #0]
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	f000 f9c6 	bl	800b8ac <USBD_CtlError>
 800b520:	e004      	b.n	800b52c <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f000 fa8d 	bl	800ba42 <USBD_CtlSendStatus>
 800b528:	e000      	b.n	800b52c <USBD_GetDescriptor+0x2cc>
    return;
 800b52a:	bf00      	nop
    }
  }
}
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
 800b532:	bf00      	nop

0800b534 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
 800b53c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	889b      	ldrh	r3, [r3, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d130      	bne.n	800b5a8 <USBD_SetAddress+0x74>
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	88db      	ldrh	r3, [r3, #6]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d12c      	bne.n	800b5a8 <USBD_SetAddress+0x74>
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	885b      	ldrh	r3, [r3, #2]
 800b552:	2b7f      	cmp	r3, #127	; 0x7f
 800b554:	d828      	bhi.n	800b5a8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	885b      	ldrh	r3, [r3, #2]
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b560:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b568:	2b03      	cmp	r3, #3
 800b56a:	d104      	bne.n	800b576 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b56c:	6839      	ldr	r1, [r7, #0]
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f000 f99c 	bl	800b8ac <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b574:	e01c      	b.n	800b5b0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	7bfa      	ldrb	r2, [r7, #15]
 800b57a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b57e:	7bfb      	ldrb	r3, [r7, #15]
 800b580:	4619      	mov	r1, r3
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f001 fe11 	bl	800d1aa <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 fa5a 	bl	800ba42 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b58e:	7bfb      	ldrb	r3, [r7, #15]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d004      	beq.n	800b59e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2202      	movs	r2, #2
 800b598:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b59c:	e008      	b.n	800b5b0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5a6:	e003      	b.n	800b5b0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b5a8:	6839      	ldr	r1, [r7, #0]
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 f97e 	bl	800b8ac <USBD_CtlError>
  }
}
 800b5b0:	bf00      	nop
 800b5b2:	3710      	adds	r7, #16
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}

0800b5b8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b084      	sub	sp, #16
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	885b      	ldrh	r3, [r3, #2]
 800b5ca:	b2da      	uxtb	r2, r3
 800b5cc:	4b4b      	ldr	r3, [pc, #300]	; (800b6fc <USBD_SetConfig+0x144>)
 800b5ce:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b5d0:	4b4a      	ldr	r3, [pc, #296]	; (800b6fc <USBD_SetConfig+0x144>)
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	2b01      	cmp	r3, #1
 800b5d6:	d905      	bls.n	800b5e4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b5d8:	6839      	ldr	r1, [r7, #0]
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f000 f966 	bl	800b8ac <USBD_CtlError>
    return USBD_FAIL;
 800b5e0:	2303      	movs	r3, #3
 800b5e2:	e087      	b.n	800b6f4 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d002      	beq.n	800b5f4 <USBD_SetConfig+0x3c>
 800b5ee:	2b03      	cmp	r3, #3
 800b5f0:	d025      	beq.n	800b63e <USBD_SetConfig+0x86>
 800b5f2:	e071      	b.n	800b6d8 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800b5f4:	4b41      	ldr	r3, [pc, #260]	; (800b6fc <USBD_SetConfig+0x144>)
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d01c      	beq.n	800b636 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800b5fc:	4b3f      	ldr	r3, [pc, #252]	; (800b6fc <USBD_SetConfig+0x144>)
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	461a      	mov	r2, r3
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b606:	4b3d      	ldr	r3, [pc, #244]	; (800b6fc <USBD_SetConfig+0x144>)
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	4619      	mov	r1, r3
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f7ff f9a7 	bl	800a960 <USBD_SetClassConfig>
 800b612:	4603      	mov	r3, r0
 800b614:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800b616:	7bfb      	ldrb	r3, [r7, #15]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d004      	beq.n	800b626 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800b61c:	6839      	ldr	r1, [r7, #0]
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f000 f944 	bl	800b8ac <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b624:	e065      	b.n	800b6f2 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 fa0b 	bl	800ba42 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2203      	movs	r2, #3
 800b630:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b634:	e05d      	b.n	800b6f2 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 fa03 	bl	800ba42 <USBD_CtlSendStatus>
    break;
 800b63c:	e059      	b.n	800b6f2 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800b63e:	4b2f      	ldr	r3, [pc, #188]	; (800b6fc <USBD_SetConfig+0x144>)
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d112      	bne.n	800b66c <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2202      	movs	r2, #2
 800b64a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800b64e:	4b2b      	ldr	r3, [pc, #172]	; (800b6fc <USBD_SetConfig+0x144>)
 800b650:	781b      	ldrb	r3, [r3, #0]
 800b652:	461a      	mov	r2, r3
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b658:	4b28      	ldr	r3, [pc, #160]	; (800b6fc <USBD_SetConfig+0x144>)
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	4619      	mov	r1, r3
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f7ff f99a 	bl	800a998 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f000 f9ec 	bl	800ba42 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b66a:	e042      	b.n	800b6f2 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800b66c:	4b23      	ldr	r3, [pc, #140]	; (800b6fc <USBD_SetConfig+0x144>)
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	461a      	mov	r2, r3
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	429a      	cmp	r2, r3
 800b678:	d02a      	beq.n	800b6d0 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	4619      	mov	r1, r3
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f7ff f988 	bl	800a998 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800b688:	4b1c      	ldr	r3, [pc, #112]	; (800b6fc <USBD_SetConfig+0x144>)
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	461a      	mov	r2, r3
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b692:	4b1a      	ldr	r3, [pc, #104]	; (800b6fc <USBD_SetConfig+0x144>)
 800b694:	781b      	ldrb	r3, [r3, #0]
 800b696:	4619      	mov	r1, r3
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f7ff f961 	bl	800a960 <USBD_SetClassConfig>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d00f      	beq.n	800b6c8 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800b6a8:	6839      	ldr	r1, [r7, #0]
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 f8fe 	bl	800b8ac <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	685b      	ldr	r3, [r3, #4]
 800b6b4:	b2db      	uxtb	r3, r3
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f7ff f96d 	bl	800a998 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2202      	movs	r2, #2
 800b6c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b6c6:	e014      	b.n	800b6f2 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f9ba 	bl	800ba42 <USBD_CtlSendStatus>
    break;
 800b6ce:	e010      	b.n	800b6f2 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 f9b6 	bl	800ba42 <USBD_CtlSendStatus>
    break;
 800b6d6:	e00c      	b.n	800b6f2 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800b6d8:	6839      	ldr	r1, [r7, #0]
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f000 f8e6 	bl	800b8ac <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b6e0:	4b06      	ldr	r3, [pc, #24]	; (800b6fc <USBD_SetConfig+0x144>)
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	4619      	mov	r1, r3
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f7ff f956 	bl	800a998 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800b6ec:	2303      	movs	r3, #3
 800b6ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b6f0:	bf00      	nop
  }

  return ret;
 800b6f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3710      	adds	r7, #16
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	20001cfe 	.word	0x20001cfe

0800b700 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	88db      	ldrh	r3, [r3, #6]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d004      	beq.n	800b71c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b712:	6839      	ldr	r1, [r7, #0]
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 f8c9 	bl	800b8ac <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800b71a:	e021      	b.n	800b760 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b722:	2b01      	cmp	r3, #1
 800b724:	db17      	blt.n	800b756 <USBD_GetConfig+0x56>
 800b726:	2b02      	cmp	r3, #2
 800b728:	dd02      	ble.n	800b730 <USBD_GetConfig+0x30>
 800b72a:	2b03      	cmp	r3, #3
 800b72c:	d00b      	beq.n	800b746 <USBD_GetConfig+0x46>
 800b72e:	e012      	b.n	800b756 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2200      	movs	r2, #0
 800b734:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	3308      	adds	r3, #8
 800b73a:	2201      	movs	r2, #1
 800b73c:	4619      	mov	r1, r3
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f000 f925 	bl	800b98e <USBD_CtlSendData>
      break;
 800b744:	e00c      	b.n	800b760 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	3304      	adds	r3, #4
 800b74a:	2201      	movs	r2, #1
 800b74c:	4619      	mov	r1, r3
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 f91d 	bl	800b98e <USBD_CtlSendData>
      break;
 800b754:	e004      	b.n	800b760 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800b756:	6839      	ldr	r1, [r7, #0]
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f8a7 	bl	800b8ac <USBD_CtlError>
      break;
 800b75e:	bf00      	nop
}
 800b760:	bf00      	nop
 800b762:	3708      	adds	r7, #8
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}

0800b768 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b778:	3b01      	subs	r3, #1
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	d81e      	bhi.n	800b7bc <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	88db      	ldrh	r3, [r3, #6]
 800b782:	2b02      	cmp	r3, #2
 800b784:	d004      	beq.n	800b790 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800b786:	6839      	ldr	r1, [r7, #0]
 800b788:	6878      	ldr	r0, [r7, #4]
 800b78a:	f000 f88f 	bl	800b8ac <USBD_CtlError>
      break;
 800b78e:	e01a      	b.n	800b7c6 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2201      	movs	r2, #1
 800b794:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d005      	beq.n	800b7ac <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	68db      	ldr	r3, [r3, #12]
 800b7a4:	f043 0202 	orr.w	r2, r3, #2
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	330c      	adds	r3, #12
 800b7b0:	2202      	movs	r2, #2
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f000 f8ea 	bl	800b98e <USBD_CtlSendData>
    break;
 800b7ba:	e004      	b.n	800b7c6 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800b7bc:	6839      	ldr	r1, [r7, #0]
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f000 f874 	bl	800b8ac <USBD_CtlError>
    break;
 800b7c4:	bf00      	nop
  }
}
 800b7c6:	bf00      	nop
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}

0800b7ce <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7ce:	b580      	push	{r7, lr}
 800b7d0:	b082      	sub	sp, #8
 800b7d2:	af00      	add	r7, sp, #0
 800b7d4:	6078      	str	r0, [r7, #4]
 800b7d6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	885b      	ldrh	r3, [r3, #2]
 800b7dc:	2b01      	cmp	r3, #1
 800b7de:	d106      	bne.n	800b7ee <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 f92a 	bl	800ba42 <USBD_CtlSendStatus>
  }
}
 800b7ee:	bf00      	nop
 800b7f0:	3708      	adds	r7, #8
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7f6:	b580      	push	{r7, lr}
 800b7f8:	b082      	sub	sp, #8
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
 800b7fe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b806:	3b01      	subs	r3, #1
 800b808:	2b02      	cmp	r3, #2
 800b80a:	d80b      	bhi.n	800b824 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	885b      	ldrh	r3, [r3, #2]
 800b810:	2b01      	cmp	r3, #1
 800b812:	d10c      	bne.n	800b82e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f000 f910 	bl	800ba42 <USBD_CtlSendStatus>
      }
      break;
 800b822:	e004      	b.n	800b82e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b824:	6839      	ldr	r1, [r7, #0]
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f000 f840 	bl	800b8ac <USBD_CtlError>
      break;
 800b82c:	e000      	b.n	800b830 <USBD_ClrFeature+0x3a>
      break;
 800b82e:	bf00      	nop
  }
}
 800b830:	bf00      	nop
 800b832:	3708      	adds	r7, #8
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b084      	sub	sp, #16
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
 800b840:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	781a      	ldrb	r2, [r3, #0]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3301      	adds	r3, #1
 800b852:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	781a      	ldrb	r2, [r3, #0]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	3301      	adds	r3, #1
 800b860:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b862:	68f8      	ldr	r0, [r7, #12]
 800b864:	f7ff fad3 	bl	800ae0e <SWAPBYTE>
 800b868:	4603      	mov	r3, r0
 800b86a:	461a      	mov	r2, r3
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	3301      	adds	r3, #1
 800b874:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	3301      	adds	r3, #1
 800b87a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f7ff fac6 	bl	800ae0e <SWAPBYTE>
 800b882:	4603      	mov	r3, r0
 800b884:	461a      	mov	r2, r3
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	3301      	adds	r3, #1
 800b88e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	3301      	adds	r3, #1
 800b894:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b896:	68f8      	ldr	r0, [r7, #12]
 800b898:	f7ff fab9 	bl	800ae0e <SWAPBYTE>
 800b89c:	4603      	mov	r3, r0
 800b89e:	461a      	mov	r2, r3
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	80da      	strh	r2, [r3, #6]
}
 800b8a4:	bf00      	nop
 800b8a6:	3710      	adds	r7, #16
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}

0800b8ac <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b082      	sub	sp, #8
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
 800b8b4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8b6:	2180      	movs	r1, #128	; 0x80
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f001 fc24 	bl	800d106 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b8be:	2100      	movs	r1, #0
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f001 fc20 	bl	800d106 <USBD_LL_StallEP>
}
 800b8c6:	bf00      	nop
 800b8c8:	3708      	adds	r7, #8
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}

0800b8ce <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b086      	sub	sp, #24
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	60f8      	str	r0, [r7, #12]
 800b8d6:	60b9      	str	r1, [r7, #8]
 800b8d8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d036      	beq.n	800b952 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b8e8:	6938      	ldr	r0, [r7, #16]
 800b8ea:	f000 f836 	bl	800b95a <USBD_GetLen>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	b29b      	uxth	r3, r3
 800b8f4:	005b      	lsls	r3, r3, #1
 800b8f6:	b29a      	uxth	r2, r3
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b8fc:	7dfb      	ldrb	r3, [r7, #23]
 800b8fe:	68ba      	ldr	r2, [r7, #8]
 800b900:	4413      	add	r3, r2
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	7812      	ldrb	r2, [r2, #0]
 800b906:	701a      	strb	r2, [r3, #0]
  idx++;
 800b908:	7dfb      	ldrb	r3, [r7, #23]
 800b90a:	3301      	adds	r3, #1
 800b90c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b90e:	7dfb      	ldrb	r3, [r7, #23]
 800b910:	68ba      	ldr	r2, [r7, #8]
 800b912:	4413      	add	r3, r2
 800b914:	2203      	movs	r2, #3
 800b916:	701a      	strb	r2, [r3, #0]
  idx++;
 800b918:	7dfb      	ldrb	r3, [r7, #23]
 800b91a:	3301      	adds	r3, #1
 800b91c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b91e:	e013      	b.n	800b948 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b920:	7dfb      	ldrb	r3, [r7, #23]
 800b922:	68ba      	ldr	r2, [r7, #8]
 800b924:	4413      	add	r3, r2
 800b926:	693a      	ldr	r2, [r7, #16]
 800b928:	7812      	ldrb	r2, [r2, #0]
 800b92a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	3301      	adds	r3, #1
 800b930:	613b      	str	r3, [r7, #16]
    idx++;
 800b932:	7dfb      	ldrb	r3, [r7, #23]
 800b934:	3301      	adds	r3, #1
 800b936:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b938:	7dfb      	ldrb	r3, [r7, #23]
 800b93a:	68ba      	ldr	r2, [r7, #8]
 800b93c:	4413      	add	r3, r2
 800b93e:	2200      	movs	r2, #0
 800b940:	701a      	strb	r2, [r3, #0]
    idx++;
 800b942:	7dfb      	ldrb	r3, [r7, #23]
 800b944:	3301      	adds	r3, #1
 800b946:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1e7      	bne.n	800b920 <USBD_GetString+0x52>
 800b950:	e000      	b.n	800b954 <USBD_GetString+0x86>
    return;
 800b952:	bf00      	nop
  }
}
 800b954:	3718      	adds	r7, #24
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}

0800b95a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b95a:	b480      	push	{r7}
 800b95c:	b085      	sub	sp, #20
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b962:	2300      	movs	r3, #0
 800b964:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b96a:	e005      	b.n	800b978 <USBD_GetLen+0x1e>
  {
    len++;
 800b96c:	7bfb      	ldrb	r3, [r7, #15]
 800b96e:	3301      	adds	r3, #1
 800b970:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	3301      	adds	r3, #1
 800b976:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d1f5      	bne.n	800b96c <USBD_GetLen+0x12>
  }

  return len;
 800b980:	7bfb      	ldrb	r3, [r7, #15]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3714      	adds	r7, #20
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b084      	sub	sp, #16
 800b992:	af00      	add	r7, sp, #0
 800b994:	60f8      	str	r0, [r7, #12]
 800b996:	60b9      	str	r1, [r7, #8]
 800b998:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2202      	movs	r2, #2
 800b99e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	687a      	ldr	r2, [r7, #4]
 800b9a6:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	687a      	ldr	r2, [r7, #4]
 800b9ac:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	68ba      	ldr	r2, [r7, #8]
 800b9b2:	2100      	movs	r1, #0
 800b9b4:	68f8      	ldr	r0, [r7, #12]
 800b9b6:	f001 fc0b 	bl	800d1d0 <USBD_LL_Transmit>

  return USBD_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3710      	adds	r7, #16
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	68ba      	ldr	r2, [r7, #8]
 800b9d4:	2100      	movs	r1, #0
 800b9d6:	68f8      	ldr	r0, [r7, #12]
 800b9d8:	f001 fbfa 	bl	800d1d0 <USBD_LL_Transmit>

  return USBD_OK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3710      	adds	r7, #16
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}

0800b9e6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b9e6:	b580      	push	{r7, lr}
 800b9e8:	b084      	sub	sp, #16
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	60f8      	str	r0, [r7, #12]
 800b9ee:	60b9      	str	r1, [r7, #8]
 800b9f0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	2203      	movs	r2, #3
 800b9f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	687a      	ldr	r2, [r7, #4]
 800ba06:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	68ba      	ldr	r2, [r7, #8]
 800ba0e:	2100      	movs	r1, #0
 800ba10:	68f8      	ldr	r0, [r7, #12]
 800ba12:	f001 fbf2 	bl	800d1fa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba16:	2300      	movs	r3, #0
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3710      	adds	r7, #16
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	60f8      	str	r0, [r7, #12]
 800ba28:	60b9      	str	r1, [r7, #8]
 800ba2a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	68ba      	ldr	r2, [r7, #8]
 800ba30:	2100      	movs	r1, #0
 800ba32:	68f8      	ldr	r0, [r7, #12]
 800ba34:	f001 fbe1 	bl	800d1fa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba38:	2300      	movs	r3, #0
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3710      	adds	r7, #16
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}

0800ba42 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ba42:	b580      	push	{r7, lr}
 800ba44:	b082      	sub	sp, #8
 800ba46:	af00      	add	r7, sp, #0
 800ba48:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2204      	movs	r2, #4
 800ba4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ba52:	2300      	movs	r3, #0
 800ba54:	2200      	movs	r2, #0
 800ba56:	2100      	movs	r1, #0
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f001 fbb9 	bl	800d1d0 <USBD_LL_Transmit>

  return USBD_OK;
 800ba5e:	2300      	movs	r3, #0
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	3708      	adds	r7, #8
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}

0800ba68 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2205      	movs	r2, #5
 800ba74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ba78:	2300      	movs	r3, #0
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f001 fbbb 	bl	800d1fa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ba84:	2300      	movs	r3, #0
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}

0800ba8e <arm_fir_decimate_init_q15>:
  uint16_t numTaps,
  uint8_t M,
  q15_t * pCoeffs,
  q15_t * pState,
  uint32_t blockSize)
{
 800ba8e:	b580      	push	{r7, lr}
 800ba90:	b086      	sub	sp, #24
 800ba92:	af00      	add	r7, sp, #0
 800ba94:	60f8      	str	r0, [r7, #12]
 800ba96:	607b      	str	r3, [r7, #4]
 800ba98:	460b      	mov	r3, r1
 800ba9a:	817b      	strh	r3, [r7, #10]
 800ba9c:	4613      	mov	r3, r2
 800ba9e:	727b      	strb	r3, [r7, #9]

  arm_status status;

  /* The size of the input block must be a multiple of the decimation factor */
  if ((blockSize % M) != 0U)
 800baa0:	7a7a      	ldrb	r2, [r7, #9]
 800baa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa4:	fbb3 f1f2 	udiv	r1, r3, r2
 800baa8:	fb02 f201 	mul.w	r2, r2, r1
 800baac:	1a9b      	subs	r3, r3, r2
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d002      	beq.n	800bab8 <arm_fir_decimate_init_q15+0x2a>
  {
    /* Set status as ARM_MATH_LENGTH_ERROR */
    status = ARM_MATH_LENGTH_ERROR;
 800bab2:	23fe      	movs	r3, #254	; 0xfe
 800bab4:	75fb      	strb	r3, [r7, #23]
 800bab6:	e019      	b.n	800baec <arm_fir_decimate_init_q15+0x5e>
  }
  else
  {
    /* Assign filter taps */
    S->numTaps = numTaps;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	897a      	ldrh	r2, [r7, #10]
 800babc:	805a      	strh	r2, [r3, #2]

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	687a      	ldr	r2, [r7, #4]
 800bac2:	605a      	str	r2, [r3, #4]

    /* Clear the state buffer.  The size of buffer is always (blockSize + numTaps - 1) */
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q15_t));
 800bac4:	897a      	ldrh	r2, [r7, #10]
 800bac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac8:	4413      	add	r3, r2
 800baca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bace:	3b01      	subs	r3, #1
 800bad0:	005b      	lsls	r3, r3, #1
 800bad2:	461a      	mov	r2, r3
 800bad4:	2100      	movs	r1, #0
 800bad6:	6a38      	ldr	r0, [r7, #32]
 800bad8:	f003 fbed 	bl	800f2b6 <memset>

    /* Assign state pointer */
    S->pState = pState;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	6a3a      	ldr	r2, [r7, #32]
 800bae0:	609a      	str	r2, [r3, #8]

    /* Assign Decimation factor */
    S->M = M;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	7a7a      	ldrb	r2, [r7, #9]
 800bae6:	701a      	strb	r2, [r3, #0]

    status = ARM_MATH_SUCCESS;
 800bae8:	2300      	movs	r3, #0
 800baea:	75fb      	strb	r3, [r7, #23]
  }

  return (status);
 800baec:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3718      	adds	r7, #24
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <arm_fir_decimate_q15>:
void arm_fir_decimate_q15(
  const arm_fir_decimate_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize)
{
 800baf8:	b490      	push	{r4, r7}
 800bafa:	b0d8      	sub	sp, #352	; 0x160
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	f107 040c 	add.w	r4, r7, #12
 800bb02:	6020      	str	r0, [r4, #0]
 800bb04:	f107 0008 	add.w	r0, r7, #8
 800bb08:	6001      	str	r1, [r0, #0]
 800bb0a:	1d39      	adds	r1, r7, #4
 800bb0c:	600a      	str	r2, [r1, #0]
 800bb0e:	463a      	mov	r2, r7
 800bb10:	6013      	str	r3, [r2, #0]
  q15_t *pState = S->pState;                     /* State pointer */
 800bb12:	f107 030c 	add.w	r3, r7, #12
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	689b      	ldr	r3, [r3, #8]
 800bb1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
 800bb1c:	f107 030c 	add.w	r3, r7, #12
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  q31_t x0, x1, c0, c1;                          /* Temporary variables to hold state and coefficient values */
  q63_t sum0;                                    /* Accumulators */
  q63_t acc0, acc1;
  q15_t *px0, *px1;
  uint32_t blkCntN3;
  uint32_t numTaps = S->numTaps;                 /* Number of taps */
 800bb28:	f107 030c 	add.w	r3, r7, #12
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	885b      	ldrh	r3, [r3, #2]
 800bb30:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  uint32_t i, blkCnt, tapCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 800bb34:	f107 030c 	add.w	r3, r7, #12
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	463b      	mov	r3, r7
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb46:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c


  /* S->pState buffer contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = S->pState + (numTaps - 1U);
 800bb4a:	f107 030c 	add.w	r3, r7, #12
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	689a      	ldr	r2, [r3, #8]
 800bb52:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bb56:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bb5a:	3b01      	subs	r3, #1
 800bb5c:	005b      	lsls	r3, r3, #1
 800bb5e:	4413      	add	r3, r2
 800bb60:	66bb      	str	r3, [r7, #104]	; 0x68


  /* Total number of output samples to be computed */
  blkCnt = outBlockSize / 2;
 800bb62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb66:	085b      	lsrs	r3, r3, #1
 800bb68:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  blkCntN3 = outBlockSize - (2 * blkCnt);
 800bb6c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800bb70:	005b      	lsls	r3, r3, #1
 800bb72:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800bb76:	1ad3      	subs	r3, r2, r3
 800bb78:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144


  while (blkCnt > 0U)
 800bb7c:	e20c      	b.n	800bf98 <arm_fir_decimate_q15+0x4a0>
  {
    /* Copy decimation factor number of new input samples into the state buffer */
    i = 2 * S->M;
 800bb7e:	f107 030c 	add.w	r3, r7, #12
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	781b      	ldrb	r3, [r3, #0]
 800bb86:	005b      	lsls	r3, r3, #1
 800bb88:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140

    do
    {
      *pStateCurnt++ = *pSrc++;
 800bb8c:	f107 0308 	add.w	r3, r7, #8
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	f107 0308 	add.w	r3, r7, #8
 800bb96:	1c91      	adds	r1, r2, #2
 800bb98:	6019      	str	r1, [r3, #0]
 800bb9a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bb9c:	1c99      	adds	r1, r3, #2
 800bb9e:	66b9      	str	r1, [r7, #104]	; 0x68
 800bba0:	f9b2 2000 	ldrsh.w	r2, [r2]
 800bba4:	801a      	strh	r2, [r3, #0]

    } while (--i);
 800bba6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800bbaa:	3b01      	subs	r3, #1
 800bbac:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800bbb0:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d1e9      	bne.n	800bb8c <arm_fir_decimate_q15+0x94>

    /* Set accumulator to zero */
    acc0 = 0;
 800bbb8:	f04f 0300 	mov.w	r3, #0
 800bbbc:	f04f 0400 	mov.w	r4, #0
 800bbc0:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800bbc4:	e9c2 3400 	strd	r3, r4, [r2]
    acc1 = 0;
 800bbc8:	f04f 0300 	mov.w	r3, #0
 800bbcc:	f04f 0400 	mov.w	r4, #0
 800bbd0:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 800bbd4:	e9c2 3400 	strd	r3, r4, [r2]

    /* Initialize state pointer */
    px0 = pState;
 800bbd8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bbda:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800bbde:	601a      	str	r2, [r3, #0]

    px1 = pState + S->M;
 800bbe0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bbe2:	f107 030c 	add.w	r3, r7, #12
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	005b      	lsls	r3, r3, #1
 800bbec:	441a      	add	r2, r3
 800bbee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800bbf2:	601a      	str	r2, [r3, #0]


    /* Initialize coeff pointer */
    pb = pCoeffs;
 800bbf4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800bbf8:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800bbfc:	601a      	str	r2, [r3, #0]

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;
 800bbfe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bc02:	089b      	lsrs	r3, r3, #2
 800bc04:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138

    /* Loop over the number of taps.  Unroll by a factor of 4.
     ** Repeat until we've computed numTaps-4 coefficients. */
    while (tapCnt > 0U)
 800bc08:	e0ec      	b.n	800bde4 <arm_fir_decimate_q15+0x2ec>
    {
      /* Read the Read b[numTaps-1] and b[numTaps-2]  coefficients */
      c0 = *__SIMD32(pb)++;
 800bc0a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800bc0e:	6813      	ldr	r3, [r2, #0]
 800bc10:	1d19      	adds	r1, r3, #4
 800bc12:	6011      	str	r1, [r2, #0]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

      /* Read x[n-numTaps-1] and x[n-numTaps-2]sample */
      x0 = *__SIMD32(px0)++;
 800bc1a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800bc1e:	6813      	ldr	r3, [r2, #0]
 800bc20:	1d19      	adds	r1, r3, #4
 800bc22:	6011      	str	r1, [r2, #0]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      x1 = *__SIMD32(px1)++;
 800bc2a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800bc2e:	6813      	ldr	r3, [r2, #0]
 800bc30:	1d19      	adds	r1, r3, #4
 800bc32:	6011      	str	r1, [r2, #0]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

      /* Perform the multiply-accumulate */
      acc0 = __SMLALD(x0, c0, acc0);
 800bc3a:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800bc3e:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800bc42:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800bc46:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bc4a:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 800bc4e:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 800bc52:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;
 800bc56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800bc5a:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 800bc5e:	e9c2 3400 	strd	r3, r4, [r2]

#ifndef __ARMEB__   /* Little endian */
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800bc62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800bc72:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800bc76:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800bc7a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800bc7e:	600a      	str	r2, [r1, #0]
 800bc80:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800bc84:	6053      	str	r3, [r2, #4]
#else               /* Big endian */
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
#endif

  return(llr.w64);
 800bc86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bc8a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bc8e:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800bc92:	e9c2 3400 	strd	r3, r4, [r2]

      acc1 = __SMLALD(x1, c0, acc1);
 800bc96:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800bc9a:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800bc9e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800bca2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bca6:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 800bcaa:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 800bcae:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
  llr.w64 = acc;
 800bcb2:	f107 0220 	add.w	r2, r7, #32
 800bcb6:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 800bcba:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800bcbe:	f107 0320 	add.w	r3, r7, #32
 800bcc2:	681a      	ldr	r2, [r3, #0]
 800bcc4:	f107 0320 	add.w	r3, r7, #32
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800bcce:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800bcd2:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800bcd6:	f107 0120 	add.w	r1, r7, #32
 800bcda:	600a      	str	r2, [r1, #0]
 800bcdc:	f107 0220 	add.w	r2, r7, #32
 800bce0:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800bce2:	f107 0320 	add.w	r3, r7, #32
 800bce6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bcea:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 800bcee:	e9c2 3400 	strd	r3, r4, [r2]

      /* Read the b[numTaps-3] and b[numTaps-4] coefficient */
      c0 = *__SIMD32(pb)++;
 800bcf2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800bcf6:	6813      	ldr	r3, [r2, #0]
 800bcf8:	1d19      	adds	r1, r3, #4
 800bcfa:	6011      	str	r1, [r2, #0]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

      /* Read x[n-numTaps-2] and x[n-numTaps-3] sample */
      x0 = *__SIMD32(px0)++;
 800bd02:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800bd06:	6813      	ldr	r3, [r2, #0]
 800bd08:	1d19      	adds	r1, r3, #4
 800bd0a:	6011      	str	r1, [r2, #0]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      x1 = *__SIMD32(px1)++;
 800bd12:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800bd16:	6813      	ldr	r3, [r2, #0]
 800bd18:	1d19      	adds	r1, r3, #4
 800bd1a:	6011      	str	r1, [r2, #0]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

      /* Perform the multiply-accumulate */
      acc0 = __SMLALD(x0, c0, acc0);
 800bd22:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800bd26:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800bd2a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800bd2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bd32:	f8c7 10ec 	str.w	r1, [r7, #236]	; 0xec
 800bd36:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800bd3a:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
  llr.w64 = acc;
 800bd3e:	f107 0218 	add.w	r2, r7, #24
 800bd42:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 800bd46:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800bd4a:	f107 0318 	add.w	r3, r7, #24
 800bd4e:	681a      	ldr	r2, [r3, #0]
 800bd50:	f107 0318 	add.w	r3, r7, #24
 800bd54:	685b      	ldr	r3, [r3, #4]
 800bd56:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800bd5a:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800bd5e:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800bd62:	f107 0118 	add.w	r1, r7, #24
 800bd66:	600a      	str	r2, [r1, #0]
 800bd68:	f107 0218 	add.w	r2, r7, #24
 800bd6c:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800bd6e:	f107 0318 	add.w	r3, r7, #24
 800bd72:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bd76:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800bd7a:	e9c2 3400 	strd	r3, r4, [r2]

      acc1 = __SMLALD(x1, c0, acc1);
 800bd7e:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800bd82:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800bd86:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800bd8a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bd8e:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800bd92:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800bd96:	e9c7 343c 	strd	r3, r4, [r7, #240]	; 0xf0
  llr.w64 = acc;
 800bd9a:	f107 0210 	add.w	r2, r7, #16
 800bd9e:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 800bda2:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800bda6:	f107 0310 	add.w	r3, r7, #16
 800bdaa:	681a      	ldr	r2, [r3, #0]
 800bdac:	f107 0310 	add.w	r3, r7, #16
 800bdb0:	685b      	ldr	r3, [r3, #4]
 800bdb2:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800bdb6:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 800bdba:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800bdbe:	f107 0110 	add.w	r1, r7, #16
 800bdc2:	600a      	str	r2, [r1, #0]
 800bdc4:	f107 0210 	add.w	r2, r7, #16
 800bdc8:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800bdca:	f107 0310 	add.w	r3, r7, #16
 800bdce:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bdd2:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 800bdd6:	e9c2 3400 	strd	r3, r4, [r2]

      /* Decrement the loop counter */
      tapCnt--;
 800bdda:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800bdde:	3b01      	subs	r3, #1
 800bde0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
    while (tapCnt > 0U)
 800bde4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	f47f af0e 	bne.w	800bc0a <arm_fir_decimate_q15+0x112>
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4U;
 800bdee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bdf2:	f003 0303 	and.w	r3, r3, #3
 800bdf6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138

    while (tapCnt > 0U)
 800bdfa:	e081      	b.n	800bf00 <arm_fir_decimate_q15+0x408>
    {
      /* Read coefficients */
      c0 = *pb++;
 800bdfc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	1c99      	adds	r1, r3, #2
 800be04:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800be08:	6011      	str	r1, [r2, #0]
 800be0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800be0e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

      /* Fetch 1 state variable */
      x0 = *px0++;
 800be12:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	1c99      	adds	r1, r3, #2
 800be1a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800be1e:	6011      	str	r1, [r2, #0]
 800be20:	f9b3 3000 	ldrsh.w	r3, [r3]
 800be24:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      x1 = *px1++;
 800be28:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	1c99      	adds	r1, r3, #2
 800be30:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800be34:	6011      	str	r1, [r2, #0]
 800be36:	f9b3 3000 	ldrsh.w	r3, [r3]
 800be3a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

      /* Perform the multiply-accumulate */
      acc0 = __SMLALD(x0, c0, acc0);
 800be3e:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800be42:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800be46:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800be4a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800be4e:	f8c7 10ac 	str.w	r1, [r7, #172]	; 0xac
 800be52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800be56:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
  llr.w64 = acc;
 800be5a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800be5e:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 800be62:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800be66:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800be76:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 800be7a:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800be7e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800be82:	600a      	str	r2, [r1, #0]
 800be84:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800be88:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800be8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800be8e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800be92:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800be96:	e9c2 3400 	strd	r3, r4, [r2]
      acc1 = __SMLALD(x1, c0, acc1);
 800be9a:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800be9e:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800bea2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800bea6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800beaa:	f8c7 10bc 	str.w	r1, [r7, #188]	; 0xbc
 800beae:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 800beb2:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
  llr.w64 = acc;
 800beb6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800beba:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 800bebe:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800bec2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bec6:	681a      	ldr	r2, [r3, #0]
 800bec8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800bed2:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800bed6:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800beda:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800bede:	600a      	str	r2, [r1, #0]
 800bee0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800bee4:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800bee6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800beea:	e9d3 3400 	ldrd	r3, r4, [r3]
 800beee:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 800bef2:	e9c2 3400 	strd	r3, r4, [r2]

      /* Decrement the loop counter */
      tapCnt--;
 800bef6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800befa:	3b01      	subs	r3, #1
 800befc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
    while (tapCnt > 0U)
 800bf00:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f47f af79 	bne.w	800bdfc <arm_fir_decimate_q15+0x304>
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M * 2;
 800bf0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf0c:	f107 020c 	add.w	r2, r7, #12
 800bf10:	6812      	ldr	r2, [r2, #0]
 800bf12:	7812      	ldrb	r2, [r2, #0]
 800bf14:	0092      	lsls	r2, r2, #2
 800bf16:	4413      	add	r3, r2
 800bf18:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Store filter output, smlad returns the values in 2.14 format */
    /* so downsacle by 15 to get output in 1.15 */
    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
 800bf1a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800bf1e:	e9d3 1200 	ldrd	r1, r2, [r3]
 800bf22:	f04f 0300 	mov.w	r3, #0
 800bf26:	f04f 0400 	mov.w	r4, #0
 800bf2a:	0bcb      	lsrs	r3, r1, #15
 800bf2c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800bf30:	13d4      	asrs	r4, r2, #15
 800bf32:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bf36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf3a:	f303 030f 	ssat	r3, #16, r3
 800bf3e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800bf42:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800bf46:	1d3b      	adds	r3, r7, #4
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	1d3a      	adds	r2, r7, #4
 800bf4c:	1c99      	adds	r1, r3, #2
 800bf4e:	6011      	str	r1, [r2, #0]
 800bf50:	b202      	sxth	r2, r0
 800bf52:	801a      	strh	r2, [r3, #0]
    *pDst++ = (q15_t) (__SSAT((acc1 >> 15), 16));
 800bf54:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800bf58:	e9d3 1200 	ldrd	r1, r2, [r3]
 800bf5c:	f04f 0300 	mov.w	r3, #0
 800bf60:	f04f 0400 	mov.w	r4, #0
 800bf64:	0bcb      	lsrs	r3, r1, #15
 800bf66:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800bf6a:	13d4      	asrs	r4, r2, #15
 800bf6c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800bf70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bf74:	f303 030f 	ssat	r3, #16, r3
 800bf78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800bf7c:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 800bf80:	1d3b      	adds	r3, r7, #4
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	1d3a      	adds	r2, r7, #4
 800bf86:	1c99      	adds	r1, r3, #2
 800bf88:	6011      	str	r1, [r2, #0]
 800bf8a:	b202      	sxth	r2, r0
 800bf8c:	801a      	strh	r2, [r3, #0]

    /* Decrement the loop counter */
    blkCnt--;
 800bf8e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800bf92:	3b01      	subs	r3, #1
 800bf94:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  while (blkCnt > 0U)
 800bf98:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f47f adee 	bne.w	800bb7e <arm_fir_decimate_q15+0x86>
  }



  while (blkCntN3 > 0U)
 800bfa2:	e12c      	b.n	800c1fe <arm_fir_decimate_q15+0x706>
  {
    /* Copy decimation factor number of new input samples into the state buffer */
    i = S->M;
 800bfa4:	f107 030c 	add.w	r3, r7, #12
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140

    do
    {
      *pStateCurnt++ = *pSrc++;
 800bfb0:	f107 0308 	add.w	r3, r7, #8
 800bfb4:	681a      	ldr	r2, [r3, #0]
 800bfb6:	f107 0308 	add.w	r3, r7, #8
 800bfba:	1c91      	adds	r1, r2, #2
 800bfbc:	6019      	str	r1, [r3, #0]
 800bfbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bfc0:	1c99      	adds	r1, r3, #2
 800bfc2:	66b9      	str	r1, [r7, #104]	; 0x68
 800bfc4:	f9b2 2000 	ldrsh.w	r2, [r2]
 800bfc8:	801a      	strh	r2, [r3, #0]

    } while (--i);
 800bfca:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800bfd4:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d1e9      	bne.n	800bfb0 <arm_fir_decimate_q15+0x4b8>

    /*Set sum to zero */
    sum0 = 0;
 800bfdc:	f04f 0300 	mov.w	r3, #0
 800bfe0:	f04f 0400 	mov.w	r4, #0
 800bfe4:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800bfe8:	e9c2 3400 	strd	r3, r4, [r2]

    /* Initialize state pointer */
    px = pState;
 800bfec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bfee:	667b      	str	r3, [r7, #100]	; 0x64

    /* Initialize coeff pointer */
    pb = pCoeffs;
 800bff0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800bff4:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800bff8:	601a      	str	r2, [r3, #0]

    /* Loop unrolling.  Process 4 taps at a time. */
    tapCnt = numTaps >> 2;
 800bffa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bffe:	089b      	lsrs	r3, r3, #2
 800c000:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138

    /* Loop over the number of taps.  Unroll by a factor of 4.
     ** Repeat until we've computed numTaps-4 coefficients. */
    while (tapCnt > 0U)
 800c004:	e080      	b.n	800c108 <arm_fir_decimate_q15+0x610>
    {
      /* Read the Read b[numTaps-1] and b[numTaps-2]  coefficients */
      c0 = *__SIMD32(pb)++;
 800c006:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800c00a:	6813      	ldr	r3, [r2, #0]
 800c00c:	1d19      	adds	r1, r3, #4
 800c00e:	6011      	str	r1, [r2, #0]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

      /* Read x[n-numTaps-1] and x[n-numTaps-2]sample */
      x0 = *__SIMD32(px)++;
 800c016:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c01a:	6813      	ldr	r3, [r2, #0]
 800c01c:	1d19      	adds	r1, r3, #4
 800c01e:	6011      	str	r1, [r2, #0]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      /* Read the b[numTaps-3] and b[numTaps-4] coefficient */
      c1 = *__SIMD32(pb)++;
 800c026:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800c02a:	6813      	ldr	r3, [r2, #0]
 800c02c:	1d19      	adds	r1, r3, #4
 800c02e:	6011      	str	r1, [r2, #0]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

      /* Perform the multiply-accumulate */
      sum0 = __SMLALD(x0, c0, sum0);
 800c036:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800c03a:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800c03e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800c042:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c046:	f8c7 108c 	str.w	r1, [r7, #140]	; 0x8c
 800c04a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800c04e:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
  llr.w64 = acc;
 800c052:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c056:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800c05a:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800c05e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800c062:	681a      	ldr	r2, [r3, #0]
 800c064:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800c068:	685b      	ldr	r3, [r3, #4]
 800c06a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800c06e:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800c072:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800c076:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800c07a:	600a      	str	r2, [r1, #0]
 800c07c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c080:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800c082:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800c086:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c08a:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800c08e:	e9c2 3400 	strd	r3, r4, [r2]

      /* Read x[n-numTaps-2] and x[n-numTaps-3] sample */
      x0 = *__SIMD32(px)++;
 800c092:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c096:	6813      	ldr	r3, [r2, #0]
 800c098:	1d19      	adds	r1, r3, #4
 800c09a:	6011      	str	r1, [r2, #0]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      /* Perform the multiply-accumulate */
      sum0 = __SMLALD(x0, c1, sum0);
 800c0a2:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800c0a6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800c0aa:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800c0ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c0b2:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800c0b6:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 800c0ba:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
  llr.w64 = acc;
 800c0be:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800c0c2:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 800c0c6:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800c0ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c0ce:	681a      	ldr	r2, [r3, #0]
 800c0d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800c0da:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c0de:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800c0e2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800c0e6:	600a      	str	r2, [r1, #0]
 800c0e8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800c0ec:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800c0ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c0f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c0f6:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800c0fa:	e9c2 3400 	strd	r3, r4, [r2]

      /* Decrement the loop counter */
      tapCnt--;
 800c0fe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c102:	3b01      	subs	r3, #1
 800c104:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
    while (tapCnt > 0U)
 800c108:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	f47f af7a 	bne.w	800c006 <arm_fir_decimate_q15+0x50e>
    }

    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
    tapCnt = numTaps % 0x4U;
 800c112:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c116:	f003 0303 	and.w	r3, r3, #3
 800c11a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138

    while (tapCnt > 0U)
 800c11e:	e040      	b.n	800c1a2 <arm_fir_decimate_q15+0x6aa>
    {
      /* Read coefficients */
      c0 = *pb++;
 800c120:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	1c99      	adds	r1, r3, #2
 800c128:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800c12c:	6011      	str	r1, [r2, #0]
 800c12e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c132:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

      /* Fetch 1 state variable */
      x0 = *px++;
 800c136:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c138:	1c9a      	adds	r2, r3, #2
 800c13a:	667a      	str	r2, [r7, #100]	; 0x64
 800c13c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c140:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

      /* Perform the multiply-accumulate */
      sum0 = __SMLALD(x0, c0, sum0);
 800c144:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800c148:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800c14c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800c150:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c154:	67f9      	str	r1, [r7, #124]	; 0x7c
 800c156:	67ba      	str	r2, [r7, #120]	; 0x78
 800c158:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
  llr.w64 = acc;
 800c15c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c160:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800c164:	e9c2 3400 	strd	r3, r4, [r2]
  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
 800c168:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c176:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c178:	fbc1 23c0 	smlald	r2, r3, r1, r0
 800c17c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800c180:	600a      	str	r2, [r1, #0]
 800c182:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800c186:	6053      	str	r3, [r2, #4]
  return(llr.w64);
 800c188:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c18c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c190:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800c194:	e9c2 3400 	strd	r3, r4, [r2]

      /* Decrement the loop counter */
      tapCnt--;
 800c198:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c19c:	3b01      	subs	r3, #1
 800c19e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
    while (tapCnt > 0U)
 800c1a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d1ba      	bne.n	800c120 <arm_fir_decimate_q15+0x628>
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M;
 800c1aa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c1ac:	f107 030c 	add.w	r3, r7, #12
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	781b      	ldrb	r3, [r3, #0]
 800c1b4:	005b      	lsls	r3, r3, #1
 800c1b6:	4413      	add	r3, r2
 800c1b8:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Store filter output, smlad returns the values in 2.14 format */
    /* so downsacle by 15 to get output in 1.15 */
    *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
 800c1ba:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800c1be:	e9d3 1200 	ldrd	r1, r2, [r3]
 800c1c2:	f04f 0300 	mov.w	r3, #0
 800c1c6:	f04f 0400 	mov.w	r4, #0
 800c1ca:	0bcb      	lsrs	r3, r1, #15
 800c1cc:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800c1d0:	13d4      	asrs	r4, r2, #15
 800c1d2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800c1d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c1da:	f303 030f 	ssat	r3, #16, r3
 800c1de:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800c1e2:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800c1e6:	1d3b      	adds	r3, r7, #4
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	1d3a      	adds	r2, r7, #4
 800c1ec:	1c99      	adds	r1, r3, #2
 800c1ee:	6011      	str	r1, [r2, #0]
 800c1f0:	b202      	sxth	r2, r0
 800c1f2:	801a      	strh	r2, [r3, #0]

    /* Decrement the loop counter */
    blkCntN3--;
 800c1f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
  while (blkCntN3 > 0U)
 800c1fe:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c202:	2b00      	cmp	r3, #0
 800c204:	f47f aece 	bne.w	800bfa4 <arm_fir_decimate_q15+0x4ac>
  /* Processing is complete.
   ** Now copy the last numTaps - 1 samples to the satrt of the state buffer.
   ** This prepares the state buffer for the next function call. */

  /* Points to the start of the state buffer */
  pStateCurnt = S->pState;
 800c208:	f107 030c 	add.w	r3, r7, #12
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	689b      	ldr	r3, [r3, #8]
 800c210:	66bb      	str	r3, [r7, #104]	; 0x68

  i = (numTaps - 1U) >> 2U;
 800c212:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c216:	3b01      	subs	r3, #1
 800c218:	089b      	lsrs	r3, r3, #2
 800c21a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140

  /* copy data */
  while (i > 0U)
 800c21e:	e01c      	b.n	800c25a <arm_fir_decimate_q15+0x762>
  {
    *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 800c220:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	1d11      	adds	r1, r2, #4
 800c228:	6019      	str	r1, [r3, #0]
 800c22a:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800c22e:	680b      	ldr	r3, [r1, #0]
 800c230:	1d18      	adds	r0, r3, #4
 800c232:	6008      	str	r0, [r1, #0]
 800c234:	6812      	ldr	r2, [r2, #0]
 800c236:	601a      	str	r2, [r3, #0]
    *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 800c238:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800c23c:	681a      	ldr	r2, [r3, #0]
 800c23e:	1d11      	adds	r1, r2, #4
 800c240:	6019      	str	r1, [r3, #0]
 800c242:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800c246:	680b      	ldr	r3, [r1, #0]
 800c248:	1d18      	adds	r0, r3, #4
 800c24a:	6008      	str	r0, [r1, #0]
 800c24c:	6812      	ldr	r2, [r2, #0]
 800c24e:	601a      	str	r2, [r3, #0]

    /* Decrement the loop counter */
    i--;
 800c250:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800c254:	3b01      	subs	r3, #1
 800c256:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  while (i > 0U)
 800c25a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d1de      	bne.n	800c220 <arm_fir_decimate_q15+0x728>
  }

  i = (numTaps - 1U) % 0x04U;
 800c262:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c266:	3b01      	subs	r3, #1
 800c268:	f003 0303 	and.w	r3, r3, #3
 800c26c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140

  /* copy data */
  while (i > 0U)
 800c270:	e00d      	b.n	800c28e <arm_fir_decimate_q15+0x796>
  {
    *pStateCurnt++ = *pState++;
 800c272:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c274:	1c93      	adds	r3, r2, #2
 800c276:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c278:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c27a:	1c99      	adds	r1, r3, #2
 800c27c:	66b9      	str	r1, [r7, #104]	; 0x68
 800c27e:	f9b2 2000 	ldrsh.w	r2, [r2]
 800c282:	801a      	strh	r2, [r3, #0]

    /* Decrement the loop counter */
    i--;
 800c284:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800c288:	3b01      	subs	r3, #1
 800c28a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  while (i > 0U)
 800c28e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800c292:	2b00      	cmp	r3, #0
 800c294:	d1ed      	bne.n	800c272 <arm_fir_decimate_q15+0x77a>
  }
}
 800c296:	bf00      	nop
 800c298:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bc90      	pop	{r4, r7}
 800c2a0:	4770      	bx	lr

0800c2a2 <CCA02M1_AUDIO_IN_HalfTransfer_CallBack>:
* @brief  Half Transfer user callback, called by BSP functions.
* @param  None
* @retval None
*/
void CCA02M1_AUDIO_IN_HalfTransfer_CallBack(uint32_t Instance)
{  
 800c2a2:	b580      	push	{r7, lr}
 800c2a4:	b082      	sub	sp, #8
 800c2a6:	af00      	add	r7, sp, #0
 800c2a8:	6078      	str	r0, [r7, #4]
  AudioProcess();
 800c2aa:	f000 f80f 	bl	800c2cc <AudioProcess>
}
 800c2ae:	bf00      	nop
 800c2b0:	3708      	adds	r7, #8
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}

0800c2b6 <CCA02M1_AUDIO_IN_TransferComplete_CallBack>:
* @brief  Transfer Complete user callback, called by BSP functions.
* @param  None
* @retval None
*/
void CCA02M1_AUDIO_IN_TransferComplete_CallBack(uint32_t Instance)
{  
 800c2b6:	b580      	push	{r7, lr}
 800c2b8:	b082      	sub	sp, #8
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	6078      	str	r0, [r7, #4]
  AudioProcess();		
 800c2be:	f000 f805 	bl	800c2cc <AudioProcess>
//  if (HAL_SAI_Transmit_DMA(&hsai_BlockA1,(uint8_t *)&PCM_Buffer[0],64) != HAL_OK)
//		{
//			aaa =33;
//		}
}
 800c2c2:	bf00      	nop
 800c2c4:	3708      	adds	r7, #8
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
	...

0800c2cc <AudioProcess>:
int i;
int j = 0;
int jj = 0;

void AudioProcess(void)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	af00      	add	r7, sp, #0
//	if (jj<1000)
//	{
		CCA02M1_AUDIO_IN_PDMToPCM(CCA02M1_AUDIO_INSTANCE,(uint16_t * )PDM_Buffer34,PCM_Buffer);
 800c2d0:	4a12      	ldr	r2, [pc, #72]	; (800c31c <AudioProcess+0x50>)
 800c2d2:	4913      	ldr	r1, [pc, #76]	; (800c320 <AudioProcess+0x54>)
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	f7f5 fadf 	bl	8001898 <CCA02M1_AUDIO_IN_PDMToPCM>
		 for(i = 0; i < 96; i++)
 800c2da:	4b12      	ldr	r3, [pc, #72]	; (800c324 <AudioProcess+0x58>)
 800c2dc:	2200      	movs	r2, #0
 800c2de:	601a      	str	r2, [r3, #0]
 800c2e0:	e011      	b.n	800c306 <AudioProcess+0x3a>
         {
//         PCM_Buffer2[i]     =  SaturaLH((((int8_t) PCM_Buffer[i])>>1), -32768, 32767);
         PCM_Buffer2[i]     =  (int16_t)PCM_Buffer[i] >>1;
 800c2e2:	4b10      	ldr	r3, [pc, #64]	; (800c324 <AudioProcess+0x58>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	4a0d      	ldr	r2, [pc, #52]	; (800c31c <AudioProcess+0x50>)
 800c2e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2ec:	b21a      	sxth	r2, r3
 800c2ee:	4b0d      	ldr	r3, [pc, #52]	; (800c324 <AudioProcess+0x58>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	1052      	asrs	r2, r2, #1
 800c2f4:	b211      	sxth	r1, r2
 800c2f6:	4a0c      	ldr	r2, [pc, #48]	; (800c328 <AudioProcess+0x5c>)
 800c2f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 for(i = 0; i < 96; i++)
 800c2fc:	4b09      	ldr	r3, [pc, #36]	; (800c324 <AudioProcess+0x58>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	3301      	adds	r3, #1
 800c302:	4a08      	ldr	r2, [pc, #32]	; (800c324 <AudioProcess+0x58>)
 800c304:	6013      	str	r3, [r2, #0]
 800c306:	4b07      	ldr	r3, [pc, #28]	; (800c324 <AudioProcess+0x58>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	2b5f      	cmp	r3, #95	; 0x5f
 800c30c:	dde9      	ble.n	800c2e2 <AudioProcess+0x16>
         }

		Send_Audio_to_USB((int16_t *)PCM_Buffer2, (AUDIO_IN_SAMPLING_FREQUENCY/1000)*AUDIO_IN_CHANNELS * N_MS );
 800c30e:	2160      	movs	r1, #96	; 0x60
 800c310:	4805      	ldr	r0, [pc, #20]	; (800c328 <AudioProcess+0x5c>)
 800c312:	f000 fcff 	bl	800cd14 <Send_Audio_to_USB>
////			PCM_Buffer_int[i]=(int16_t * ) PCM_Buffer[i];
////		}
////		Send_Audio_to_USB((int16_t *)PCM_Buffer, (AUDIO_IN_SAMPLING_FREQUENCY/1000)*AUDIO_IN_CHANNELS * N_MS );
//		abc+=32;
//	}
}
 800c316:	bf00      	nop
 800c318:	bd80      	pop	{r7, pc}
 800c31a:	bf00      	nop
 800c31c:	200024f8 	.word	0x200024f8
 800c320:	200025bc 	.word	0x200025bc
 800c324:	200025b8 	.word	0x200025b8
 800c328:	20002438 	.word	0x20002438

0800c32c <Init_Acquisition_Peripherals>:
* 		  User can add his own code here to perform some DSP or audio analysis.
* @param  none
* @retval None
*/
void Init_Acquisition_Peripherals(uint32_t AudioFreq, uint32_t ChnlNbrIn, uint32_t ChnlNbrOut)
{  
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b084      	sub	sp, #16
 800c330:	af00      	add	r7, sp, #0
 800c332:	60f8      	str	r0, [r7, #12]
 800c334:	60b9      	str	r1, [r7, #8]
 800c336:	607a      	str	r2, [r7, #4]
  MicParams.BitsPerSample = 16;
 800c338:	4b0b      	ldr	r3, [pc, #44]	; (800c368 <Init_Acquisition_Peripherals+0x3c>)
 800c33a:	2210      	movs	r2, #16
 800c33c:	609a      	str	r2, [r3, #8]
  MicParams.ChannelsNbr = ChnlNbrIn;
 800c33e:	4a0a      	ldr	r2, [pc, #40]	; (800c368 <Init_Acquisition_Peripherals+0x3c>)
 800c340:	68bb      	ldr	r3, [r7, #8]
 800c342:	60d3      	str	r3, [r2, #12]
  MicParams.Device = AUDIO_IN_DIGITAL_MIC;
 800c344:	4b08      	ldr	r3, [pc, #32]	; (800c368 <Init_Acquisition_Peripherals+0x3c>)
 800c346:	22f0      	movs	r2, #240	; 0xf0
 800c348:	601a      	str	r2, [r3, #0]
  MicParams.SampleRate = AudioFreq;
 800c34a:	4a07      	ldr	r2, [pc, #28]	; (800c368 <Init_Acquisition_Peripherals+0x3c>)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	6053      	str	r3, [r2, #4]
  MicParams.Volume = AUDIO_VOLUME_INPUT;
 800c350:	4b05      	ldr	r3, [pc, #20]	; (800c368 <Init_Acquisition_Peripherals+0x3c>)
 800c352:	223c      	movs	r2, #60	; 0x3c
 800c354:	611a      	str	r2, [r3, #16]
  
  CCA02M1_AUDIO_IN_Init(CCA02M1_AUDIO_INSTANCE, &MicParams);  
 800c356:	4904      	ldr	r1, [pc, #16]	; (800c368 <Init_Acquisition_Peripherals+0x3c>)
 800c358:	2000      	movs	r0, #0
 800c35a:	f7f4 fe35 	bl	8000fc8 <CCA02M1_AUDIO_IN_Init>
}
 800c35e:	bf00      	nop
 800c360:	3710      	adds	r7, #16
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
 800c366:	bf00      	nop
 800c368:	20001e24 	.word	0x20001e24

0800c36c <Start_Acquisition>:
* 		  User can add his own code here to perform some DSP or audio analysis.
* @param  none
* @retval None
*/
void Start_Acquisition(void)
{  
 800c36c:	b580      	push	{r7, lr}
 800c36e:	af00      	add	r7, sp, #0
  CCA02M1_AUDIO_IN_Record(CCA02M1_AUDIO_INSTANCE, (uint8_t *) PDM_Buffer12, (uint8_t *) PDM_Buffer34, AUDIO_IN_BUFFER_SIZE);
 800c370:	2360      	movs	r3, #96	; 0x60
 800c372:	4a03      	ldr	r2, [pc, #12]	; (800c380 <Start_Acquisition+0x14>)
 800c374:	4903      	ldr	r1, [pc, #12]	; (800c384 <Start_Acquisition+0x18>)
 800c376:	2000      	movs	r0, #0
 800c378:	f7f5 fb12 	bl	80019a0 <CCA02M1_AUDIO_IN_Record>
}
 800c37c:	bf00      	nop
 800c37e:	bd80      	pop	{r7, pc}
 800c380:	200025bc 	.word	0x200025bc
 800c384:	20001e38 	.word	0x20001e38

0800c388 <SystemClock_Config>:
* @brief  System Clock Configuration
* @param  None
* @retval None
*/
void SystemClock_Config(void)
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b0ac      	sub	sp, #176	; 0xb0
 800c38c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c38e:	f107 030c 	add.w	r3, r7, #12
 800c392:	225c      	movs	r2, #92	; 0x5c
 800c394:	2100      	movs	r1, #0
 800c396:	4618      	mov	r0, r3
 800c398:	f002 ff8d 	bl	800f2b6 <memset>
  
  /* Enable Power Control clock */
  __PWR_CLK_ENABLE();
 800c39c:	2300      	movs	r3, #0
 800c39e:	60bb      	str	r3, [r7, #8]
 800c3a0:	4b36      	ldr	r3, [pc, #216]	; (800c47c <SystemClock_Config+0xf4>)
 800c3a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a4:	4a35      	ldr	r2, [pc, #212]	; (800c47c <SystemClock_Config+0xf4>)
 800c3a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c3aa:	6413      	str	r3, [r2, #64]	; 0x40
 800c3ac:	4b33      	ldr	r3, [pc, #204]	; (800c47c <SystemClock_Config+0xf4>)
 800c3ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3b4:	60bb      	str	r3, [r7, #8]
 800c3b6:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
  clocked below the maximum system frequency, to update the voltage scaling value 
  regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);  
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	607b      	str	r3, [r7, #4]
 800c3bc:	4b30      	ldr	r3, [pc, #192]	; (800c480 <SystemClock_Config+0xf8>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800c3c4:	4a2e      	ldr	r2, [pc, #184]	; (800c480 <SystemClock_Config+0xf8>)
 800c3c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c3ca:	6013      	str	r3, [r2, #0]
 800c3cc:	4b2c      	ldr	r3, [pc, #176]	; (800c480 <SystemClock_Config+0xf8>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c3d4:	607b      	str	r3, [r7, #4]
 800c3d6:	687b      	ldr	r3, [r7, #4]
  
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c3dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c3e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c3e2:	2302      	movs	r3, #2
 800c3e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c3e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c3ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLM = 8;
 800c3f0:	2308      	movs	r3, #8
 800c3f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLN = 336;
 800c3f6:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800c3fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800c3fe:	2304      	movs	r3, #4
 800c400:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800c404:	2307      	movs	r3, #7
 800c406:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800c40a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c40e:	4618      	mov	r0, r3
 800c410:	f7f9 fc54 	bl	8005cbc <HAL_RCC_OscConfig>
  
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800c414:	230d      	movs	r3, #13
 800c416:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c41a:	2302      	movs	r3, #2
 800c41c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c420:	2300      	movs	r3, #0
 800c422:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800c426:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c42a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800c42e:	2300      	movs	r3, #0
 800c430:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800c434:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800c438:	2102      	movs	r1, #2
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7f8 fb76 	bl	8004b2c <HAL_RCC_ClockConfig>

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800c440:	2304      	movs	r3, #4
 800c442:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 800c444:	2308      	movs	r3, #8
 800c446:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 344;
 800c448:	f44f 73ac 	mov.w	r3, #344	; 0x158
 800c44c:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 7;
 800c44e:	2307      	movs	r3, #7
 800c450:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800c452:	2302      	movs	r3, #2
 800c454:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800c456:	2301      	movs	r3, #1
 800c458:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 800c45a:	2300      	movs	r3, #0
 800c45c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c45e:	f107 030c 	add.w	r3, r7, #12
 800c462:	4618      	mov	r0, r3
 800c464:	f7f8 fc7c 	bl	8004d60 <HAL_RCCEx_PeriphCLKConfig>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d001      	beq.n	800c472 <SystemClock_Config+0xea>
  {
    Error_Handler();
 800c46e:	f000 f927 	bl	800c6c0 <Error_Handler>
  }
}
 800c472:	bf00      	nop
 800c474:	37b0      	adds	r7, #176	; 0xb0
 800c476:	46bd      	mov	sp, r7
 800c478:	bd80      	pop	{r7, pc}
 800c47a:	bf00      	nop
 800c47c:	40023800 	.word	0x40023800
 800c480:	40007000 	.word	0x40007000

0800c484 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b082      	sub	sp, #8
 800c488:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c48a:	2300      	movs	r3, #0
 800c48c:	607b      	str	r3, [r7, #4]
 800c48e:	4b0c      	ldr	r3, [pc, #48]	; (800c4c0 <MX_DMA_Init+0x3c>)
 800c490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c492:	4a0b      	ldr	r2, [pc, #44]	; (800c4c0 <MX_DMA_Init+0x3c>)
 800c494:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c498:	6313      	str	r3, [r2, #48]	; 0x30
 800c49a:	4b09      	ldr	r3, [pc, #36]	; (800c4c0 <MX_DMA_Init+0x3c>)
 800c49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c49e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c4a2:	607b      	str	r3, [r7, #4]
 800c4a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	2100      	movs	r1, #0
 800c4aa:	2039      	movs	r0, #57	; 0x39
 800c4ac:	f7f6 f8ab 	bl	8002606 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800c4b0:	2039      	movs	r0, #57	; 0x39
 800c4b2:	f7f6 f8c4 	bl	800263e <HAL_NVIC_EnableIRQ>

}
 800c4b6:	bf00      	nop
 800c4b8:	3708      	adds	r7, #8
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}
 800c4be:	bf00      	nop
 800c4c0:	40023800 	.word	0x40023800

0800c4c4 <MX_GPIO_Init>:
     PB13   ------> I2S2_CK
     PB15   ------> I2S2_SD
     PB4   ------> I2S2_WS
*/
void MX_GPIO_Init(void)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b08a      	sub	sp, #40	; 0x28
 800c4c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c4ca:	f107 0314 	add.w	r3, r7, #20
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	601a      	str	r2, [r3, #0]
 800c4d2:	605a      	str	r2, [r3, #4]
 800c4d4:	609a      	str	r2, [r3, #8]
 800c4d6:	60da      	str	r2, [r3, #12]
 800c4d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c4da:	2300      	movs	r3, #0
 800c4dc:	613b      	str	r3, [r7, #16]
 800c4de:	4b2d      	ldr	r3, [pc, #180]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4e2:	4a2c      	ldr	r2, [pc, #176]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c4e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4e8:	6313      	str	r3, [r2, #48]	; 0x30
 800c4ea:	4b2a      	ldr	r3, [pc, #168]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c4ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4f2:	613b      	str	r3, [r7, #16]
 800c4f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	60fb      	str	r3, [r7, #12]
 800c4fa:	4b26      	ldr	r3, [pc, #152]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4fe:	4a25      	ldr	r2, [pc, #148]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c500:	f043 0304 	orr.w	r3, r3, #4
 800c504:	6313      	str	r3, [r2, #48]	; 0x30
 800c506:	4b23      	ldr	r3, [pc, #140]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c50a:	f003 0304 	and.w	r3, r3, #4
 800c50e:	60fb      	str	r3, [r7, #12]
 800c510:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c512:	2300      	movs	r3, #0
 800c514:	60bb      	str	r3, [r7, #8]
 800c516:	4b1f      	ldr	r3, [pc, #124]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c51a:	4a1e      	ldr	r2, [pc, #120]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c51c:	f043 0301 	orr.w	r3, r3, #1
 800c520:	6313      	str	r3, [r2, #48]	; 0x30
 800c522:	4b1c      	ldr	r3, [pc, #112]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c526:	f003 0301 	and.w	r3, r3, #1
 800c52a:	60bb      	str	r3, [r7, #8]
 800c52c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c52e:	2300      	movs	r3, #0
 800c530:	607b      	str	r3, [r7, #4]
 800c532:	4b18      	ldr	r3, [pc, #96]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c536:	4a17      	ldr	r2, [pc, #92]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c538:	f043 0302 	orr.w	r3, r3, #2
 800c53c:	6313      	str	r3, [r2, #48]	; 0x30
 800c53e:	4b15      	ldr	r3, [pc, #84]	; (800c594 <MX_GPIO_Init+0xd0>)
 800c540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c542:	f003 0302 	and.w	r3, r3, #2
 800c546:	607b      	str	r3, [r7, #4]
 800c548:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800c54a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800c54e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c550:	2302      	movs	r3, #2
 800c552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c554:	2300      	movs	r3, #0
 800c556:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c558:	2300      	movs	r3, #0
 800c55a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800c55c:	2305      	movs	r3, #5
 800c55e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c560:	f107 0314 	add.w	r3, r7, #20
 800c564:	4619      	mov	r1, r3
 800c566:	480c      	ldr	r0, [pc, #48]	; (800c598 <MX_GPIO_Init+0xd4>)
 800c568:	f7f6 fc50 	bl	8002e0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c56c:	2310      	movs	r3, #16
 800c56e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c570:	2302      	movs	r3, #2
 800c572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c574:	2300      	movs	r3, #0
 800c576:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c578:	2300      	movs	r3, #0
 800c57a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800c57c:	2307      	movs	r3, #7
 800c57e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c580:	f107 0314 	add.w	r3, r7, #20
 800c584:	4619      	mov	r1, r3
 800c586:	4804      	ldr	r0, [pc, #16]	; (800c598 <MX_GPIO_Init+0xd4>)
 800c588:	f7f6 fc40 	bl	8002e0c <HAL_GPIO_Init>

}
 800c58c:	bf00      	nop
 800c58e:	3728      	adds	r7, #40	; 0x28
 800c590:	46bd      	mov	sp, r7
 800c592:	bd80      	pop	{r7, pc}
 800c594:	40023800 	.word	0x40023800
 800c598:	40020400 	.word	0x40020400

0800c59c <__io_putchar>:
/**
* @}
*/
# include <stdio.h>
int __io_putchar(int ch)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
	uint8_t c=ch;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, &c, 1, 100);
 800c5aa:	f107 010f 	add.w	r1, r7, #15
 800c5ae:	2364      	movs	r3, #100	; 0x64
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	4804      	ldr	r0, [pc, #16]	; (800c5c4 <__io_putchar+0x28>)
 800c5b4:	f7fb fb13 	bl	8007bde <HAL_UART_Transmit>
	return ch;
 800c5b8:	687b      	ldr	r3, [r7, #4]
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3710      	adds	r7, #16
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
 800c5c2:	bf00      	nop
 800c5c4:	200048d4 	.word	0x200048d4

0800c5c8 <main>:
* @brief  Main program
* @param  None
* @retval None
*/
int main(void)
{
 800c5c8:	b598      	push	{r3, r4, r7, lr}
 800c5ca:	af00      	add	r7, sp, #0
  /* STM32F4xx HAL library initialization:
  - Configure the Flash prefetch, instruction and Data caches
  - Configure the Systick to generate an interrupt each 1 msec
  - Global MSP (MCU Support Package) initialization
  */
  HAL_Init();
 800c5cc:	f7f5 fea4 	bl	8002318 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800c5d0:	f7ff feda 	bl	800c388 <SystemClock_Config>
  /* Initialize USB descriptor basing on channels number and sampling frequency */

  USBD_AUDIO_Init_Microphone_Descriptor(&hUSBDDevice, AUDIO_IN_SAMPLING_FREQUENCY, AUDIO_IN_CHANNELS);
 800c5d4:	2202      	movs	r2, #2
 800c5d6:	f64b 3180 	movw	r1, #48000	; 0xbb80
 800c5da:	482f      	ldr	r0, [pc, #188]	; (800c698 <main+0xd0>)
 800c5dc:	f7fd fe2c 	bl	800a238 <USBD_AUDIO_Init_Microphone_Descriptor>
  // USBD_AUDIO_Init_Microphone_Descriptor(&hUSBDDevice, AUDIO_IN_SAMPLING_FREQUENCY, 2);
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &AUDIO_Desc, 0);
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	492e      	ldr	r1, [pc, #184]	; (800c69c <main+0xd4>)
 800c5e4:	482c      	ldr	r0, [pc, #176]	; (800c698 <main+0xd0>)
 800c5e6:	f7fe f94d 	bl	800a884 <USBD_Init>
  /* Add Supported Class */
  USBD_RegisterClass(&hUSBDDevice, &USBD_AUDIO);
 800c5ea:	492d      	ldr	r1, [pc, #180]	; (800c6a0 <main+0xd8>)
 800c5ec:	482a      	ldr	r0, [pc, #168]	; (800c698 <main+0xd0>)
 800c5ee:	f7fe f97f 	bl	800a8f0 <USBD_RegisterClass>
  /* Add Interface callbacks for AUDIO Class */
  USBD_AUDIO_RegisterInterface(&hUSBDDevice, &USBD_AUDIO_fops);
 800c5f2:	492c      	ldr	r1, [pc, #176]	; (800c6a4 <main+0xdc>)
 800c5f4:	4828      	ldr	r0, [pc, #160]	; (800c698 <main+0xd0>)
 800c5f6:	f7fd fe0b 	bl	800a210 <USBD_AUDIO_RegisterInterface>
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 800c5fa:	4827      	ldr	r0, [pc, #156]	; (800c698 <main+0xd0>)
 800c5fc:	f7fe f999 	bl	800a932 <USBD_Start>

  MX_USART1_UART_Init();
 800c600:	f000 fa4e 	bl	800caa0 <MX_USART1_UART_Init>
  MX_GPIO_Init();
 800c604:	f7ff ff5e 	bl	800c4c4 <MX_GPIO_Init>
  MX_DMA_Init();
 800c608:	f7ff ff3c 	bl	800c484 <MX_DMA_Init>
  MX_SAI1_Init();
 800c60c:	f000 f860 	bl	800c6d0 <MX_SAI1_Init>


  /* Start audio acquisition and streaming */
#ifdef DISABLE_USB_DRIVEN_ACQUISITION

  Init_Acquisition_Peripherals(AUDIO_IN_SAMPLING_FREQUENCY, AUDIO_IN_CHANNELS, 0);
 800c610:	2200      	movs	r2, #0
 800c612:	2102      	movs	r1, #2
 800c614:	f64b 3080 	movw	r0, #48000	; 0xbb80
 800c618:	f7ff fe88 	bl	800c32c <Init_Acquisition_Peripherals>
  // Init_Acquisition_Peripherals(AUDIO_IN_SAMPLING_FREQUENCY, 2, 0);
  Start_Acquisition();
 800c61c:	f7ff fea6 	bl	800c36c <Start_Acquisition>
#endif
  while (1)
  {
	  if (abc == 3200)
 800c620:	4b21      	ldr	r3, [pc, #132]	; (800c6a8 <main+0xe0>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 800c628:	d1fa      	bne.n	800c620 <main+0x58>
	  {
		  for(i=0;i<3200;i+=2)
 800c62a:	4b20      	ldr	r3, [pc, #128]	; (800c6ac <main+0xe4>)
 800c62c:	2200      	movs	r2, #0
 800c62e:	601a      	str	r2, [r3, #0]
 800c630:	e026      	b.n	800c680 <main+0xb8>
		  {
//			  st.sixteen = *data[i];
//			  printf("%d %x%x\r\n",i,st.eight[1],st.eight[0]);
			  out = (float)data[i];
 800c632:	4b1e      	ldr	r3, [pc, #120]	; (800c6ac <main+0xe4>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	4a1e      	ldr	r2, [pc, #120]	; (800c6b0 <main+0xe8>)
 800c638:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800c63c:	ee07 3a90 	vmov	s15, r3
 800c640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c644:	4b1b      	ldr	r3, [pc, #108]	; (800c6b4 <main+0xec>)
 800c646:	edc3 7a00 	vstr	s15, [r3]
			  printf("%d %f\r\n",i,out/fiftheen);
 800c64a:	4b18      	ldr	r3, [pc, #96]	; (800c6ac <main+0xe4>)
 800c64c:	681c      	ldr	r4, [r3, #0]
 800c64e:	4b19      	ldr	r3, [pc, #100]	; (800c6b4 <main+0xec>)
 800c650:	edd3 7a00 	vldr	s15, [r3]
 800c654:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800c6b8 <main+0xf0>
 800c658:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c65c:	ee16 0a90 	vmov	r0, s13
 800c660:	f7f3 ff92 	bl	8000588 <__aeabi_f2d>
 800c664:	4602      	mov	r2, r0
 800c666:	460b      	mov	r3, r1
 800c668:	4621      	mov	r1, r4
 800c66a:	4814      	ldr	r0, [pc, #80]	; (800c6bc <main+0xf4>)
 800c66c:	f003 fd12 	bl	8010094 <iprintf>
			  HAL_Delay(10);
 800c670:	200a      	movs	r0, #10
 800c672:	f7f5 fecb 	bl	800240c <HAL_Delay>
		  for(i=0;i<3200;i+=2)
 800c676:	4b0d      	ldr	r3, [pc, #52]	; (800c6ac <main+0xe4>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	3302      	adds	r3, #2
 800c67c:	4a0b      	ldr	r2, [pc, #44]	; (800c6ac <main+0xe4>)
 800c67e:	6013      	str	r3, [r2, #0]
 800c680:	4b0a      	ldr	r3, [pc, #40]	; (800c6ac <main+0xe4>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 800c688:	dbd3      	blt.n	800c632 <main+0x6a>
		  }
		  abc++;
 800c68a:	4b07      	ldr	r3, [pc, #28]	; (800c6a8 <main+0xe0>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	3301      	adds	r3, #1
 800c690:	4a05      	ldr	r2, [pc, #20]	; (800c6a8 <main+0xe0>)
 800c692:	6013      	str	r3, [r2, #0]
	  if (abc == 3200)
 800c694:	e7c4      	b.n	800c620 <main+0x58>
 800c696:	bf00      	nop
 800c698:	20002bbc 	.word	0x20002bbc
 800c69c:	20000618 	.word	0x20000618
 800c6a0:	200005ac 	.word	0x200005ac
 800c6a4:	200005f4 	.word	0x200005f4
 800c6a8:	20001d00 	.word	0x20001d00
 800c6ac:	200025b8 	.word	0x200025b8
 800c6b0:	20002e8c 	.word	0x20002e8c
 800c6b4:	20001d04 	.word	0x20001d04
 800c6b8:	47000000 	.word	0x47000000
 800c6bc:	080140c0 	.word	0x080140c0

0800c6c0 <Error_Handler>:
#endif
/**
* @}
*/
void Error_Handler(void)
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800c6c4:	bf00      	nop
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr
	...

0800c6d0 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 800c6d4:	4b2c      	ldr	r3, [pc, #176]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6d6:	4a2d      	ldr	r2, [pc, #180]	; (800c78c <MX_SAI1_Init+0xbc>)
 800c6d8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800c6da:	4b2b      	ldr	r3, [pc, #172]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6dc:	2200      	movs	r2, #0
 800c6de:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800c6e0:	4b29      	ldr	r3, [pc, #164]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 800c6e6:	4b28      	ldr	r3, [pc, #160]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6e8:	2280      	movs	r2, #128	; 0x80
 800c6ea:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800c6ec:	4b26      	ldr	r3, [pc, #152]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800c6f2:	4b25      	ldr	r3, [pc, #148]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800c6f8:	4b23      	ldr	r3, [pc, #140]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800c6fe:	4b22      	ldr	r3, [pc, #136]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c700:	2200      	movs	r2, #0
 800c702:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800c704:	4b20      	ldr	r3, [pc, #128]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c706:	2200      	movs	r2, #0
 800c708:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800c70a:	4b1f      	ldr	r3, [pc, #124]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c70c:	2200      	movs	r2, #0
 800c70e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.ClockSource = SAI_CLKSOURCE_NA;
 800c710:	4b1d      	ldr	r3, [pc, #116]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c712:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800c716:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 800c718:	4b1b      	ldr	r3, [pc, #108]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c71a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800c71e:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800c720:	4b19      	ldr	r3, [pc, #100]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c722:	2200      	movs	r2, #0
 800c724:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800c726:	4b18      	ldr	r3, [pc, #96]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c728:	2200      	movs	r2, #0
 800c72a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800c72c:	4b16      	ldr	r3, [pc, #88]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c72e:	2200      	movs	r2, #0
 800c730:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800c732:	4b15      	ldr	r3, [pc, #84]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c734:	2200      	movs	r2, #0
 800c736:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.FrameInit.FrameLength = 64;
 800c738:	4b13      	ldr	r3, [pc, #76]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c73a:	2240      	movs	r2, #64	; 0x40
 800c73c:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
 800c73e:	4b12      	ldr	r3, [pc, #72]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c740:	2210      	movs	r2, #16
 800c742:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800c744:	4b10      	ldr	r3, [pc, #64]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c746:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c74a:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800c74c:	4b0e      	ldr	r3, [pc, #56]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c74e:	2200      	movs	r2, #0
 800c750:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 800c752:	4b0d      	ldr	r3, [pc, #52]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c754:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800c758:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800c75a:	4b0b      	ldr	r3, [pc, #44]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c75c:	2200      	movs	r2, #0
 800c75e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800c760:	4b09      	ldr	r3, [pc, #36]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c762:	2240      	movs	r2, #64	; 0x40
 800c764:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotNumber = 4;
 800c766:	4b08      	ldr	r3, [pc, #32]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c768:	2204      	movs	r2, #4
 800c76a:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.SlotInit.SlotActive = 0x0000000F;
 800c76c:	4b06      	ldr	r3, [pc, #24]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c76e:	220f      	movs	r2, #15
 800c770:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800c772:	4805      	ldr	r0, [pc, #20]	; (800c788 <MX_SAI1_Init+0xb8>)
 800c774:	f7f9 fd00 	bl	8006178 <HAL_SAI_Init>
 800c778:	4603      	mov	r3, r0
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d001      	beq.n	800c782 <MX_SAI1_Init+0xb2>
  {
    Error_Handler();
 800c77e:	f7ff ff9f 	bl	800c6c0 <Error_Handler>
  }

}
 800c782:	bf00      	nop
 800c784:	bd80      	pop	{r7, pc}
 800c786:	bf00      	nop
 800c788:	200047ec 	.word	0x200047ec
 800c78c:	40015804 	.word	0x40015804

0800c790 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b088      	sub	sp, #32
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	4a42      	ldr	r2, [pc, #264]	; (800c8a8 <HAL_SAI_MspInit+0x118>)
 800c79e:	4293      	cmp	r3, r2
 800c7a0:	d17e      	bne.n	800c8a0 <HAL_SAI_MspInit+0x110>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800c7a2:	4b42      	ldr	r3, [pc, #264]	; (800c8ac <HAL_SAI_MspInit+0x11c>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d10d      	bne.n	800c7c6 <HAL_SAI_MspInit+0x36>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	60bb      	str	r3, [r7, #8]
 800c7ae:	4b40      	ldr	r3, [pc, #256]	; (800c8b0 <HAL_SAI_MspInit+0x120>)
 800c7b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7b2:	4a3f      	ldr	r2, [pc, #252]	; (800c8b0 <HAL_SAI_MspInit+0x120>)
 800c7b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c7b8:	6453      	str	r3, [r2, #68]	; 0x44
 800c7ba:	4b3d      	ldr	r3, [pc, #244]	; (800c8b0 <HAL_SAI_MspInit+0x120>)
 800c7bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c7c2:	60bb      	str	r3, [r7, #8]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 800c7c6:	4b39      	ldr	r3, [pc, #228]	; (800c8ac <HAL_SAI_MspInit+0x11c>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	3301      	adds	r3, #1
 800c7cc:	4a37      	ldr	r2, [pc, #220]	; (800c8ac <HAL_SAI_MspInit+0x11c>)
 800c7ce:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration    
    PC1     ------> SAI1_SD_A
    PA3     ------> SAI1_FS_A
    PB10     ------> SAI1_SCK_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c7d0:	2302      	movs	r3, #2
 800c7d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c7d4:	2302      	movs	r3, #2
 800c7d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800c7dc:	2303      	movs	r3, #3
 800c7de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800c7e0:	2306      	movs	r3, #6
 800c7e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c7e4:	f107 030c 	add.w	r3, r7, #12
 800c7e8:	4619      	mov	r1, r3
 800c7ea:	4832      	ldr	r0, [pc, #200]	; (800c8b4 <HAL_SAI_MspInit+0x124>)
 800c7ec:	f7f6 fb0e 	bl	8002e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800c7f0:	2308      	movs	r3, #8
 800c7f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c7f4:	2302      	movs	r3, #2
 800c7f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800c7fc:	2303      	movs	r3, #3
 800c7fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800c800:	2306      	movs	r3, #6
 800c802:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c804:	f107 030c 	add.w	r3, r7, #12
 800c808:	4619      	mov	r1, r3
 800c80a:	482b      	ldr	r0, [pc, #172]	; (800c8b8 <HAL_SAI_MspInit+0x128>)
 800c80c:	f7f6 fafe 	bl	8002e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800c810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c814:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c816:	2302      	movs	r3, #2
 800c818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c81a:	2300      	movs	r3, #0
 800c81c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800c81e:	2303      	movs	r3, #3
 800c820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800c822:	2306      	movs	r3, #6
 800c824:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c826:	f107 030c 	add.w	r3, r7, #12
 800c82a:	4619      	mov	r1, r3
 800c82c:	4823      	ldr	r0, [pc, #140]	; (800c8bc <HAL_SAI_MspInit+0x12c>)
 800c82e:	f7f6 faed 	bl	8002e0c <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_a.Instance = DMA2_Stream1;
 800c832:	4b23      	ldr	r3, [pc, #140]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c834:	4a23      	ldr	r2, [pc, #140]	; (800c8c4 <HAL_SAI_MspInit+0x134>)
 800c836:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 800c838:	4b21      	ldr	r3, [pc, #132]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c83a:	2200      	movs	r2, #0
 800c83c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c83e:	4b20      	ldr	r3, [pc, #128]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c840:	2240      	movs	r2, #64	; 0x40
 800c842:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800c844:	4b1e      	ldr	r3, [pc, #120]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c846:	2200      	movs	r2, #0
 800c848:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800c84a:	4b1d      	ldr	r3, [pc, #116]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c84c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c850:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c852:	4b1b      	ldr	r3, [pc, #108]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c854:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c858:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c85a:	4b19      	ldr	r3, [pc, #100]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c85c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c860:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800c862:	4b17      	ldr	r3, [pc, #92]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c864:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c868:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 800c86a:	4b15      	ldr	r3, [pc, #84]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c86c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c870:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c872:	4b13      	ldr	r3, [pc, #76]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c874:	2200      	movs	r2, #0
 800c876:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800c878:	4811      	ldr	r0, [pc, #68]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c87a:	f7f5 fefb 	bl	8002674 <HAL_DMA_Init>
 800c87e:	4603      	mov	r3, r0
 800c880:	2b00      	cmp	r3, #0
 800c882:	d001      	beq.n	800c888 <HAL_SAI_MspInit+0xf8>
    {
      Error_Handler();
 800c884:	f7ff ff1c 	bl	800c6c0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	4a0d      	ldr	r2, [pc, #52]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c88c:	675a      	str	r2, [r3, #116]	; 0x74
 800c88e:	4a0c      	ldr	r2, [pc, #48]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	4a0a      	ldr	r2, [pc, #40]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c898:	671a      	str	r2, [r3, #112]	; 0x70
 800c89a:	4a09      	ldr	r2, [pc, #36]	; (800c8c0 <HAL_SAI_MspInit+0x130>)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 800c8a0:	bf00      	nop
 800c8a2:	3720      	adds	r7, #32
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	40015804 	.word	0x40015804
 800c8ac:	20001d08 	.word	0x20001d08
 800c8b0:	40023800 	.word	0x40023800
 800c8b4:	40020800 	.word	0x40020800
 800c8b8:	40020000 	.word	0x40020000
 800c8bc:	40020400 	.word	0x40020400
 800c8c0:	2000478c 	.word	0x2000478c
 800c8c4:	40026428 	.word	0x40026428

0800c8c8 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	af00      	add	r7, sp, #0
}
 800c8cc:	bf00      	nop
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr

0800c8d6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800c8d6:	b480      	push	{r7}
 800c8d8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800c8da:	e7fe      	b.n	800c8da <HardFault_Handler+0x4>

0800c8dc <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	af00      	add	r7, sp, #0
}
 800c8e0:	bf00      	nop
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e8:	4770      	bx	lr

0800c8ea <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800c8ea:	b480      	push	{r7}
 800c8ec:	af00      	add	r7, sp, #0
}
 800c8ee:	bf00      	nop
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f6:	4770      	bx	lr

0800c8f8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	af00      	add	r7, sp, #0
}
 800c8fc:	bf00      	nop
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr

0800c906 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800c906:	b580      	push	{r7, lr}
 800c908:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800c90a:	f7f5 fd5f 	bl	80023cc <HAL_IncTick>
}
 800c90e:	bf00      	nop
 800c910:	bd80      	pop	{r7, pc}
	...

0800c914 <OTG_FS_IRQHandler>:
  * @brief  This function handles USB Handler.
  * @param  None
  * @retval None
  */
void USB_IRQHandler(void)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd);
 800c918:	4802      	ldr	r0, [pc, #8]	; (800c924 <OTG_FS_IRQHandler+0x10>)
 800c91a:	f7f7 f86e 	bl	80039fa <HAL_PCD_IRQHandler>
}
 800c91e:	bf00      	nop
 800c920:	bd80      	pop	{r7, pc}
 800c922:	bf00      	nop
 800c924:	20004914 	.word	0x20004914

0800c928 <DMA1_Stream3_IRQHandler>:
  * @brief  This function handles DMA Stream interrupt request.
  * @param  None
  * @retval None
  */
void AUDIO_IN_I2S_IRQHandler(void)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(hAudioInI2s.hdmarx);
 800c92c:	4b03      	ldr	r3, [pc, #12]	; (800c93c <DMA1_Stream3_IRQHandler+0x14>)
 800c92e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c930:	4618      	mov	r0, r3
 800c932:	f7f6 f803 	bl	800293c <HAL_DMA_IRQHandler>
}
 800c936:	bf00      	nop
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	20001d18 	.word	0x20001d18

0800c940 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b086      	sub	sp, #24
 800c944:	af00      	add	r7, sp, #0
 800c946:	60f8      	str	r0, [r7, #12]
 800c948:	60b9      	str	r1, [r7, #8]
 800c94a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c94c:	2300      	movs	r3, #0
 800c94e:	617b      	str	r3, [r7, #20]
 800c950:	e00a      	b.n	800c968 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800c952:	f3af 8000 	nop.w
 800c956:	4601      	mov	r1, r0
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	1c5a      	adds	r2, r3, #1
 800c95c:	60ba      	str	r2, [r7, #8]
 800c95e:	b2ca      	uxtb	r2, r1
 800c960:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	3301      	adds	r3, #1
 800c966:	617b      	str	r3, [r7, #20]
 800c968:	697a      	ldr	r2, [r7, #20]
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	429a      	cmp	r2, r3
 800c96e:	dbf0      	blt.n	800c952 <_read+0x12>
	}

return len;
 800c970:	687b      	ldr	r3, [r7, #4]
}
 800c972:	4618      	mov	r0, r3
 800c974:	3718      	adds	r7, #24
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}

0800c97a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800c97a:	b580      	push	{r7, lr}
 800c97c:	b086      	sub	sp, #24
 800c97e:	af00      	add	r7, sp, #0
 800c980:	60f8      	str	r0, [r7, #12]
 800c982:	60b9      	str	r1, [r7, #8]
 800c984:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c986:	2300      	movs	r3, #0
 800c988:	617b      	str	r3, [r7, #20]
 800c98a:	e009      	b.n	800c9a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	1c5a      	adds	r2, r3, #1
 800c990:	60ba      	str	r2, [r7, #8]
 800c992:	781b      	ldrb	r3, [r3, #0]
 800c994:	4618      	mov	r0, r3
 800c996:	f7ff fe01 	bl	800c59c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	3301      	adds	r3, #1
 800c99e:	617b      	str	r3, [r7, #20]
 800c9a0:	697a      	ldr	r2, [r7, #20]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	429a      	cmp	r2, r3
 800c9a6:	dbf1      	blt.n	800c98c <_write+0x12>
	}
	return len;
 800c9a8:	687b      	ldr	r3, [r7, #4]
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3718      	adds	r7, #24
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}

0800c9b2 <_close>:

int _close(int file)
{
 800c9b2:	b480      	push	{r7}
 800c9b4:	b083      	sub	sp, #12
 800c9b6:	af00      	add	r7, sp, #0
 800c9b8:	6078      	str	r0, [r7, #4]
	return -1;
 800c9ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	370c      	adds	r7, #12
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c8:	4770      	bx	lr

0800c9ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 800c9ca:	b480      	push	{r7}
 800c9cc:	b083      	sub	sp, #12
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
 800c9d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c9da:	605a      	str	r2, [r3, #4]
	return 0;
 800c9dc:	2300      	movs	r3, #0
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	370c      	adds	r7, #12
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e8:	4770      	bx	lr

0800c9ea <_isatty>:

int _isatty(int file)
{
 800c9ea:	b480      	push	{r7}
 800c9ec:	b083      	sub	sp, #12
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	6078      	str	r0, [r7, #4]
	return 1;
 800c9f2:	2301      	movs	r3, #1
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	370c      	adds	r7, #12
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fe:	4770      	bx	lr

0800ca00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b085      	sub	sp, #20
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	607a      	str	r2, [r7, #4]
	return 0;
 800ca0c:	2300      	movs	r3, #0
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3714      	adds	r7, #20
 800ca12:	46bd      	mov	sp, r7
 800ca14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca18:	4770      	bx	lr
	...

0800ca1c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b084      	sub	sp, #16
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800ca24:	4b11      	ldr	r3, [pc, #68]	; (800ca6c <_sbrk+0x50>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d102      	bne.n	800ca32 <_sbrk+0x16>
		heap_end = &end;
 800ca2c:	4b0f      	ldr	r3, [pc, #60]	; (800ca6c <_sbrk+0x50>)
 800ca2e:	4a10      	ldr	r2, [pc, #64]	; (800ca70 <_sbrk+0x54>)
 800ca30:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800ca32:	4b0e      	ldr	r3, [pc, #56]	; (800ca6c <_sbrk+0x50>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800ca38:	4b0c      	ldr	r3, [pc, #48]	; (800ca6c <_sbrk+0x50>)
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	4413      	add	r3, r2
 800ca40:	466a      	mov	r2, sp
 800ca42:	4293      	cmp	r3, r2
 800ca44:	d907      	bls.n	800ca56 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800ca46:	f002 fbf1 	bl	800f22c <__errno>
 800ca4a:	4602      	mov	r2, r0
 800ca4c:	230c      	movs	r3, #12
 800ca4e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800ca50:	f04f 33ff 	mov.w	r3, #4294967295
 800ca54:	e006      	b.n	800ca64 <_sbrk+0x48>
	}

	heap_end += incr;
 800ca56:	4b05      	ldr	r3, [pc, #20]	; (800ca6c <_sbrk+0x50>)
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	4413      	add	r3, r2
 800ca5e:	4a03      	ldr	r2, [pc, #12]	; (800ca6c <_sbrk+0x50>)
 800ca60:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800ca62:	68fb      	ldr	r3, [r7, #12]
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	3710      	adds	r7, #16
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}
 800ca6c:	20001d0c 	.word	0x20001d0c
 800ca70:	20004de8 	.word	0x20004de8

0800ca74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ca74:	b480      	push	{r7}
 800ca76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ca78:	4b08      	ldr	r3, [pc, #32]	; (800ca9c <SystemInit+0x28>)
 800ca7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca7e:	4a07      	ldr	r2, [pc, #28]	; (800ca9c <SystemInit+0x28>)
 800ca80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ca84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ca88:	4b04      	ldr	r3, [pc, #16]	; (800ca9c <SystemInit+0x28>)
 800ca8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ca8e:	609a      	str	r2, [r3, #8]
#endif
}
 800ca90:	bf00      	nop
 800ca92:	46bd      	mov	sp, r7
 800ca94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	e000ed00 	.word	0xe000ed00

0800caa0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800caa4:	4b15      	ldr	r3, [pc, #84]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800caa6:	4a16      	ldr	r2, [pc, #88]	; (800cb00 <MX_USART1_UART_Init+0x60>)
 800caa8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800caaa:	4b14      	ldr	r3, [pc, #80]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800caac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800cab0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800cab2:	4b12      	ldr	r3, [pc, #72]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cab4:	2200      	movs	r2, #0
 800cab6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800cab8:	4b10      	ldr	r3, [pc, #64]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800caba:	2200      	movs	r2, #0
 800cabc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800cabe:	4b0f      	ldr	r3, [pc, #60]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cac0:	2200      	movs	r2, #0
 800cac2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800cac4:	4b0d      	ldr	r3, [pc, #52]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cac6:	220c      	movs	r2, #12
 800cac8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800caca:	4b0c      	ldr	r3, [pc, #48]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cacc:	2200      	movs	r2, #0
 800cace:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800cad0:	4b0a      	ldr	r3, [pc, #40]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800cad6:	4809      	ldr	r0, [pc, #36]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cad8:	f7fb f834 	bl	8007b44 <HAL_UART_Init>
 800cadc:	4603      	mov	r3, r0
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d001      	beq.n	800cae6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800cae2:	f7ff fded 	bl	800c6c0 <Error_Handler>
  }

  __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);
 800cae6:	4b05      	ldr	r3, [pc, #20]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	68da      	ldr	r2, [r3, #12]
 800caec:	4b03      	ldr	r3, [pc, #12]	; (800cafc <MX_USART1_UART_Init+0x5c>)
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	f042 0220 	orr.w	r2, r2, #32
 800caf4:	60da      	str	r2, [r3, #12]

}
 800caf6:	bf00      	nop
 800caf8:	bd80      	pop	{r7, pc}
 800cafa:	bf00      	nop
 800cafc:	200048d4 	.word	0x200048d4
 800cb00:	40011000 	.word	0x40011000

0800cb04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b08a      	sub	sp, #40	; 0x28
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb0c:	f107 0314 	add.w	r3, r7, #20
 800cb10:	2200      	movs	r2, #0
 800cb12:	601a      	str	r2, [r3, #0]
 800cb14:	605a      	str	r2, [r3, #4]
 800cb16:	609a      	str	r2, [r3, #8]
 800cb18:	60da      	str	r2, [r3, #12]
 800cb1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	4a35      	ldr	r2, [pc, #212]	; (800cbf8 <HAL_UART_MspInit+0xf4>)
 800cb22:	4293      	cmp	r3, r2
 800cb24:	d164      	bne.n	800cbf0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800cb26:	2300      	movs	r3, #0
 800cb28:	613b      	str	r3, [r7, #16]
 800cb2a:	4b34      	ldr	r3, [pc, #208]	; (800cbfc <HAL_UART_MspInit+0xf8>)
 800cb2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb2e:	4a33      	ldr	r2, [pc, #204]	; (800cbfc <HAL_UART_MspInit+0xf8>)
 800cb30:	f043 0310 	orr.w	r3, r3, #16
 800cb34:	6453      	str	r3, [r2, #68]	; 0x44
 800cb36:	4b31      	ldr	r3, [pc, #196]	; (800cbfc <HAL_UART_MspInit+0xf8>)
 800cb38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb3a:	f003 0310 	and.w	r3, r3, #16
 800cb3e:	613b      	str	r3, [r7, #16]
 800cb40:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb42:	2300      	movs	r3, #0
 800cb44:	60fb      	str	r3, [r7, #12]
 800cb46:	4b2d      	ldr	r3, [pc, #180]	; (800cbfc <HAL_UART_MspInit+0xf8>)
 800cb48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb4a:	4a2c      	ldr	r2, [pc, #176]	; (800cbfc <HAL_UART_MspInit+0xf8>)
 800cb4c:	f043 0301 	orr.w	r3, r3, #1
 800cb50:	6313      	str	r3, [r2, #48]	; 0x30
 800cb52:	4b2a      	ldr	r3, [pc, #168]	; (800cbfc <HAL_UART_MspInit+0xf8>)
 800cb54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb56:	f003 0301 	and.w	r3, r3, #1
 800cb5a:	60fb      	str	r3, [r7, #12]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800cb5e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800cb62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb64:	2302      	movs	r3, #2
 800cb66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb6c:	2303      	movs	r3, #3
 800cb6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cb70:	2307      	movs	r3, #7
 800cb72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb74:	f107 0314 	add.w	r3, r7, #20
 800cb78:	4619      	mov	r1, r3
 800cb7a:	4821      	ldr	r0, [pc, #132]	; (800cc00 <HAL_UART_MspInit+0xfc>)
 800cb7c:	f7f6 f946 	bl	8002e0c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800cb80:	4b20      	ldr	r3, [pc, #128]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cb82:	4a21      	ldr	r2, [pc, #132]	; (800cc08 <HAL_UART_MspInit+0x104>)
 800cb84:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800cb86:	4b1f      	ldr	r3, [pc, #124]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cb88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800cb8c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800cb8e:	4b1d      	ldr	r3, [pc, #116]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cb90:	2240      	movs	r2, #64	; 0x40
 800cb92:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cb94:	4b1b      	ldr	r3, [pc, #108]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cb96:	2200      	movs	r2, #0
 800cb98:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cb9a:	4b1a      	ldr	r3, [pc, #104]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cb9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cba0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cba2:	4b18      	ldr	r3, [pc, #96]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cba4:	2200      	movs	r2, #0
 800cba6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800cba8:	4b16      	ldr	r3, [pc, #88]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbaa:	2200      	movs	r2, #0
 800cbac:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800cbae:	4b15      	ldr	r3, [pc, #84]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cbb4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800cbb6:	4b13      	ldr	r3, [pc, #76]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbb8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800cbbc:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cbbe:	4b11      	ldr	r3, [pc, #68]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	625a      	str	r2, [r3, #36]	; 0x24
    /*存储器突发传输 16个节拍*/
//    hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
//    /*外设突发传输 1个节拍*/
//    hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800cbc4:	480f      	ldr	r0, [pc, #60]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbc6:	f7f5 fd55 	bl	8002674 <HAL_DMA_Init>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d001      	beq.n	800cbd4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 800cbd0:	f7ff fd76 	bl	800c6c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	4a0b      	ldr	r2, [pc, #44]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbd8:	631a      	str	r2, [r3, #48]	; 0x30
 800cbda:	4a0a      	ldr	r2, [pc, #40]	; (800cc04 <HAL_UART_MspInit+0x100>)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	2100      	movs	r1, #0
 800cbe4:	2025      	movs	r0, #37	; 0x25
 800cbe6:	f7f5 fd0e 	bl	8002606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800cbea:	2025      	movs	r0, #37	; 0x25
 800cbec:	f7f5 fd27 	bl	800263e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800cbf0:	bf00      	nop
 800cbf2:	3728      	adds	r7, #40	; 0x28
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	40011000 	.word	0x40011000
 800cbfc:	40023800 	.word	0x40023800
 800cc00:	40020000 	.word	0x40020000
 800cc04:	20004874 	.word	0x20004874
 800cc08:	400264b8 	.word	0x400264b8

0800cc0c <Audio_Init>:
* @param  BitRes: desired bit resolution
* @param  ChnlNbr: number of channel to be configured
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_Init(uint32_t  AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b085      	sub	sp, #20
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	60f8      	str	r0, [r7, #12]
 800cc14:	60b9      	str	r1, [r7, #8]
 800cc16:	607a      	str	r2, [r7, #4]
#ifndef DISABLE_USB_DRIVEN_ACQUISITION 
  return CCA02M1_AUDIO_IN_Init(CCA02M1_AUDIO_INSTANCE, &MicParams);
#else
  return BSP_ERROR_NONE;
 800cc18:	2300      	movs	r3, #0
#endif
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	3714      	adds	r7, #20
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc24:	4770      	bx	lr

0800cc26 <Audio_DeInit>:
* @brief  De-Initializes the AUDIO media low layer.      
* @param  options: Reserved for future use
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_DeInit(uint32_t options)
{
 800cc26:	b480      	push	{r7}
 800cc28:	b083      	sub	sp, #12
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]
  return BSP_ERROR_NONE;
 800cc2e:	2300      	movs	r3, #0
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	370c      	adds	r7, #12
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr

0800cc3c <Audio_Record>:
/**
* @brief  Start audio recording engine
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_Record(void)
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	af00      	add	r7, sp, #0
#ifndef DISABLE_USB_DRIVEN_ACQUISITION  
  return CCA02M1_AUDIO_IN_Record(CCA02M1_AUDIO_INSTANCE, (uint8_t *) PDM_Buffer, 0);
#else
  return BSP_ERROR_NONE;
 800cc40:	2300      	movs	r3, #0
#endif
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <Audio_VolumeCtl>:
* @brief  Controls AUDIO Volume.             
* @param  vol: Volume level
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_VolumeCtl(int16_t Volume)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	4603      	mov	r3, r0
 800cc54:	80fb      	strh	r3, [r7, #6]
  /* Call low layer volume setting function */
  uint32_t j, mic_instance;
  
  j = 0;
 800cc56:	2300      	movs	r3, #0
 800cc58:	60fb      	str	r3, [r7, #12]
  /* Find the setting nearest to the desired setting */
  while(j<64 &&
 800cc5a:	e002      	b.n	800cc62 <Audio_VolumeCtl+0x16>
        abs(Volume-vol_table[j]) > abs(Volume-vol_table[j+1])) {
          j++;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	3301      	adds	r3, #1
 800cc60:	60fb      	str	r3, [r7, #12]
  while(j<64 &&
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2b3f      	cmp	r3, #63	; 0x3f
 800cc66:	d817      	bhi.n	800cc98 <Audio_VolumeCtl+0x4c>
        abs(Volume-vol_table[j]) > abs(Volume-vol_table[j+1])) {
 800cc68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cc6c:	4910      	ldr	r1, [pc, #64]	; (800ccb0 <Audio_VolumeCtl+0x64>)
 800cc6e:	68fa      	ldr	r2, [r7, #12]
 800cc70:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800cc74:	1a9b      	subs	r3, r3, r2
 800cc76:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800cc7a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800cc7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cc82:	68f9      	ldr	r1, [r7, #12]
 800cc84:	3101      	adds	r1, #1
 800cc86:	480a      	ldr	r0, [pc, #40]	; (800ccb0 <Audio_VolumeCtl+0x64>)
 800cc88:	f930 1011 	ldrsh.w	r1, [r0, r1, lsl #1]
 800cc8c:	1a5b      	subs	r3, r3, r1
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	bfb8      	it	lt
 800cc92:	425b      	neglt	r3, r3
  while(j<64 &&
 800cc94:	429a      	cmp	r2, r3
 800cc96:	dce1      	bgt.n	800cc5c <Audio_VolumeCtl+0x10>
        }
  mic_instance = 0;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	60bb      	str	r3, [r7, #8]
  /* Now do the volume adjustment */
  return CCA02M1_AUDIO_IN_SetVolume(mic_instance, j);  
 800cc9c:	68f9      	ldr	r1, [r7, #12]
 800cc9e:	68b8      	ldr	r0, [r7, #8]
 800cca0:	f7f4 ff06 	bl	8001ab0 <CCA02M1_AUDIO_IN_SetVolume>
 800cca4:	4603      	mov	r3, r0
 800cca6:	b25b      	sxtb	r3, r3
}
 800cca8:	4618      	mov	r0, r3
 800ccaa:	3710      	adds	r7, #16
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}
 800ccb0:	080141bc 	.word	0x080141bc

0800ccb4 <Audio_MuteCtl>:
* @brief  Controls AUDIO Mute.              
* @param  cmd: Command opcode
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_MuteCtl(uint8_t cmd)
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b083      	sub	sp, #12
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	4603      	mov	r3, r0
 800ccbc:	71fb      	strb	r3, [r7, #7]
  return BSP_ERROR_NONE;
 800ccbe:	2300      	movs	r3, #0
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	370c      	adds	r7, #12
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccca:	4770      	bx	lr

0800cccc <Audio_Stop>:
* @brief  Stops audio acquisition
* @param  none
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_Stop(void)
{  
 800cccc:	b480      	push	{r7}
 800ccce:	af00      	add	r7, sp, #0
#ifndef DISABLE_USB_DRIVEN_ACQUISITION  
  return CCA02M1_AUDIO_IN_Stop(CCA02M1_AUDIO_INSTANCE);  
#else
  return BSP_ERROR_NONE;
 800ccd0:	2300      	movs	r3, #0
#endif
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr

0800ccdc <Audio_Pause>:
* @param  none
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/

static int8_t Audio_Pause(void)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	af00      	add	r7, sp, #0
  return 0;
 800cce0:	2300      	movs	r3, #0
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr

0800ccec <Audio_Resume>:
* @brief  Resumes audio acquisition
* @param  none
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/
static int8_t Audio_Resume(void)
{  
 800ccec:	b480      	push	{r7}
 800ccee:	af00      	add	r7, sp, #0
  return BSP_ERROR_NONE;
 800ccf0:	2300      	movs	r3, #0
}
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <Audio_CommandMgr>:
* @param  None
* @retval BSP_ERROR_NONE in case of success, AUDIO_ERROR otherwise
*/

static int8_t Audio_CommandMgr(uint8_t cmd)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	4603      	mov	r3, r0
 800cd04:	71fb      	strb	r3, [r7, #7]
  return BSP_ERROR_NONE;
 800cd06:	2300      	movs	r3, #0
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <Send_Audio_to_USB>:
* @note Depending on the calling frequency, a coherent amount of samples must be passed to
*       the function. E.g.: assuming a Sampling frequency of 16 KHz and 1 channel,
*       you can pass 16 PCM samples if the function is called each millisecond,
*       32 samples if called every 2 milliseconds and so on.
*/
void Send_Audio_to_USB(int16_t * audioData, uint16_t PCMSamples){
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b082      	sub	sp, #8
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	807b      	strh	r3, [r7, #2]
  
  USBD_AUDIO_Data_Transfer(&hUSBDDevice, (int16_t *)audioData, PCMSamples);
 800cd20:	887b      	ldrh	r3, [r7, #2]
 800cd22:	461a      	mov	r2, r3
 800cd24:	6879      	ldr	r1, [r7, #4]
 800cd26:	4803      	ldr	r0, [pc, #12]	; (800cd34 <Send_Audio_to_USB+0x20>)
 800cd28:	f7fd f9a4 	bl	800a074 <USBD_AUDIO_Data_Transfer>
}
 800cd2c:	bf00      	nop
 800cd2e:	3708      	adds	r7, #8
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}
 800cd34:	20002bbc 	.word	0x20002bbc

0800cd38 <__NVIC_SetPriority>:
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b083      	sub	sp, #12
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	4603      	mov	r3, r0
 800cd40:	6039      	str	r1, [r7, #0]
 800cd42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cd44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	db0a      	blt.n	800cd62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	b2da      	uxtb	r2, r3
 800cd50:	490c      	ldr	r1, [pc, #48]	; (800cd84 <__NVIC_SetPriority+0x4c>)
 800cd52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cd56:	0112      	lsls	r2, r2, #4
 800cd58:	b2d2      	uxtb	r2, r2
 800cd5a:	440b      	add	r3, r1
 800cd5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800cd60:	e00a      	b.n	800cd78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	b2da      	uxtb	r2, r3
 800cd66:	4908      	ldr	r1, [pc, #32]	; (800cd88 <__NVIC_SetPriority+0x50>)
 800cd68:	79fb      	ldrb	r3, [r7, #7]
 800cd6a:	f003 030f 	and.w	r3, r3, #15
 800cd6e:	3b04      	subs	r3, #4
 800cd70:	0112      	lsls	r2, r2, #4
 800cd72:	b2d2      	uxtb	r2, r2
 800cd74:	440b      	add	r3, r1
 800cd76:	761a      	strb	r2, [r3, #24]
}
 800cd78:	bf00      	nop
 800cd7a:	370c      	adds	r7, #12
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr
 800cd84:	e000e100 	.word	0xe000e100
 800cd88:	e000ed00 	.word	0xe000ed00

0800cd8c <HAL_PCD_MspInit>:
* @brief  Initializes the PCD MSP.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b08a      	sub	sp, #40	; 0x28
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  /* Note: On STM32F401-Discovery board only USB OTG FS core is supported. */
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  if(hpcd->Instance == USB_OTG_FS)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cd9c:	d13a      	bne.n	800ce14 <HAL_PCD_MspInit+0x88>
  {
    /* Configure USB FS GPIOs */
    __GPIOA_CLK_ENABLE();
 800cd9e:	2300      	movs	r3, #0
 800cda0:	613b      	str	r3, [r7, #16]
 800cda2:	4b1e      	ldr	r3, [pc, #120]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cda4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cda6:	4a1d      	ldr	r2, [pc, #116]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cda8:	f043 0301 	orr.w	r3, r3, #1
 800cdac:	6313      	str	r3, [r2, #48]	; 0x30
 800cdae:	4b1b      	ldr	r3, [pc, #108]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cdb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdb2:	f003 0301 	and.w	r3, r3, #1
 800cdb6:	613b      	str	r3, [r7, #16]
 800cdb8:	693b      	ldr	r3, [r7, #16]
    
    /* Configure DM DP Pins */
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 800cdba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800cdbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800cdc0:	2303      	movs	r3, #3
 800cdc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdc4:	2302      	movs	r3, #2
 800cdc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdc8:	2300      	movs	r3, #0
 800cdca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cdcc:	230a      	movs	r3, #10
 800cdce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800cdd0:	f107 0314 	add.w	r3, r7, #20
 800cdd4:	4619      	mov	r1, r3
 800cdd6:	4812      	ldr	r0, [pc, #72]	; (800ce20 <HAL_PCD_MspInit+0x94>)
 800cdd8:	f7f6 f818 	bl	8002e0c <HAL_GPIO_Init>
    
    /* Enable USB FS Clocks */ 
    __USB_OTG_FS_CLK_ENABLE();
 800cddc:	4b0f      	ldr	r3, [pc, #60]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cdde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cde0:	4a0e      	ldr	r2, [pc, #56]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cde2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cde6:	6353      	str	r3, [r2, #52]	; 0x34
 800cde8:	2300      	movs	r3, #0
 800cdea:	60fb      	str	r3, [r7, #12]
 800cdec:	4b0b      	ldr	r3, [pc, #44]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cdee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdf0:	4a0a      	ldr	r2, [pc, #40]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cdf2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cdf6:	6453      	str	r3, [r2, #68]	; 0x44
 800cdf8:	4b08      	ldr	r3, [pc, #32]	; (800ce1c <HAL_PCD_MspInit+0x90>)
 800cdfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ce00:	60fb      	str	r3, [r7, #12]
 800ce02:	68fb      	ldr	r3, [r7, #12]
    
    /* Set USBFS Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800ce04:	2200      	movs	r2, #0
 800ce06:	2105      	movs	r1, #5
 800ce08:	2043      	movs	r0, #67	; 0x43
 800ce0a:	f7f5 fbfc 	bl	8002606 <HAL_NVIC_SetPriority>
    
    /* Enable USBFS Interrupt */
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ce0e:	2043      	movs	r0, #67	; 0x43
 800ce10:	f7f5 fc15 	bl	800263e <HAL_NVIC_EnableIRQ>
  } 
}
 800ce14:	bf00      	nop
 800ce16:	3728      	adds	r7, #40	; 0x28
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}
 800ce1c:	40023800 	.word	0x40023800
 800ce20:	40020000 	.word	0x40020000

0800ce24 <HAL_PCD_SetupStageCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b082      	sub	sp, #8
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ce38:	4619      	mov	r1, r3
 800ce3a:	4610      	mov	r0, r2
 800ce3c:	f7fd fdc4 	bl	800a9c8 <USBD_LL_SetupStage>
}
 800ce40:	bf00      	nop
 800ce42:	3708      	adds	r7, #8
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <HAL_PCD_DataOutStageCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b082      	sub	sp, #8
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	460b      	mov	r3, r1
 800ce52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ce5a:	78fa      	ldrb	r2, [r7, #3]
 800ce5c:	6879      	ldr	r1, [r7, #4]
 800ce5e:	4613      	mov	r3, r2
 800ce60:	00db      	lsls	r3, r3, #3
 800ce62:	1a9b      	subs	r3, r3, r2
 800ce64:	009b      	lsls	r3, r3, #2
 800ce66:	440b      	add	r3, r1
 800ce68:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ce6c:	681a      	ldr	r2, [r3, #0]
 800ce6e:	78fb      	ldrb	r3, [r7, #3]
 800ce70:	4619      	mov	r1, r3
 800ce72:	f7fd fdfc 	bl	800aa6e <USBD_LL_DataOutStage>
}
 800ce76:	bf00      	nop
 800ce78:	3708      	adds	r7, #8
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}

0800ce7e <HAL_PCD_DataInStageCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800ce7e:	b580      	push	{r7, lr}
 800ce80:	b082      	sub	sp, #8
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
 800ce86:	460b      	mov	r3, r1
 800ce88:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ce90:	78fa      	ldrb	r2, [r7, #3]
 800ce92:	6879      	ldr	r1, [r7, #4]
 800ce94:	4613      	mov	r3, r2
 800ce96:	00db      	lsls	r3, r3, #3
 800ce98:	1a9b      	subs	r3, r3, r2
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	440b      	add	r3, r1
 800ce9e:	3348      	adds	r3, #72	; 0x48
 800cea0:	681a      	ldr	r2, [r3, #0]
 800cea2:	78fb      	ldrb	r3, [r7, #3]
 800cea4:	4619      	mov	r1, r3
 800cea6:	f7fd fe45 	bl	800ab34 <USBD_LL_DataInStage>
} 
 800ceaa:	bf00      	nop
 800ceac:	3708      	adds	r7, #8
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}

0800ceb2 <HAL_PCD_SOFCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800ceb2:	b580      	push	{r7, lr}
 800ceb4:	b082      	sub	sp, #8
 800ceb6:	af00      	add	r7, sp, #0
 800ceb8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cec0:	4618      	mov	r0, r3
 800cec2:	f7fd ff49 	bl	800ad58 <USBD_LL_SOF>
}
 800cec6:	bf00      	nop
 800cec8:	3708      	adds	r7, #8
 800ceca:	46bd      	mov	sp, r7
 800cecc:	bd80      	pop	{r7, pc}

0800cece <HAL_PCD_ResetCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800cece:	b580      	push	{r7, lr}
 800ced0:	b084      	sub	sp, #16
 800ced2:	af00      	add	r7, sp, #0
 800ced4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ced6:	2301      	movs	r3, #1
 800ced8:	73fb      	strb	r3, [r7, #15]
  
  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	68db      	ldr	r3, [r3, #12]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d002      	beq.n	800cee8 <HAL_PCD_ResetCallback+0x1a>
 800cee2:	2b02      	cmp	r3, #2
 800cee4:	d003      	beq.n	800ceee <HAL_PCD_ResetCallback+0x20>
 800cee6:	e005      	b.n	800cef4 <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 800cee8:	2300      	movs	r3, #0
 800ceea:	73fb      	strb	r3, [r7, #15]
    break;
 800ceec:	e005      	b.n	800cefa <HAL_PCD_ResetCallback+0x2c>
    
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 800ceee:	2301      	movs	r3, #1
 800cef0:	73fb      	strb	r3, [r7, #15]
    break;
 800cef2:	e002      	b.n	800cefa <HAL_PCD_ResetCallback+0x2c>
    
  default:
    speed = USBD_SPEED_FULL;
 800cef4:	2301      	movs	r3, #1
 800cef6:	73fb      	strb	r3, [r7, #15]
    break;
 800cef8:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cf00:	7bfa      	ldrb	r2, [r7, #15]
 800cf02:	4611      	mov	r1, r2
 800cf04:	4618      	mov	r0, r3
 800cf06:	f7fd feec 	bl	800ace2 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cf10:	4618      	mov	r0, r3
 800cf12:	f7fd fea5 	bl	800ac60 <USBD_LL_Reset>
}
 800cf16:	bf00      	nop
 800cf18:	3710      	adds	r7, #16
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}

0800cf1e <HAL_PCD_SuspendCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800cf1e:	b580      	push	{r7, lr}
 800cf20:	b082      	sub	sp, #8
 800cf22:	af00      	add	r7, sp, #0
 800cf24:	6078      	str	r0, [r7, #4]
  USBD_LL_Suspend(hpcd->pData);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f7fd fee8 	bl	800ad02 <USBD_LL_Suspend>
}
 800cf32:	bf00      	nop
 800cf34:	3708      	adds	r7, #8
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}

0800cf3a <HAL_PCD_ResumeCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800cf3a:	b580      	push	{r7, lr}
 800cf3c:	b082      	sub	sp, #8
 800cf3e:	af00      	add	r7, sp, #0
 800cf40:	6078      	str	r0, [r7, #4]
  USBD_LL_Resume(hpcd->pData);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cf48:	4618      	mov	r0, r3
 800cf4a:	f7fd feef 	bl	800ad2c <USBD_LL_Resume>
}
 800cf4e:	bf00      	nop
 800cf50:	3708      	adds	r7, #8
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}

0800cf56 <HAL_PCD_ISOOUTIncompleteCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800cf56:	b580      	push	{r7, lr}
 800cf58:	b082      	sub	sp, #8
 800cf5a:	af00      	add	r7, sp, #0
 800cf5c:	6078      	str	r0, [r7, #4]
 800cf5e:	460b      	mov	r3, r1
 800cf60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cf68:	78fa      	ldrb	r2, [r7, #3]
 800cf6a:	4611      	mov	r1, r2
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	f7fd ff1a 	bl	800ada6 <USBD_LL_IsoOUTIncomplete>
}
 800cf72:	bf00      	nop
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <HAL_PCD_ISOINIncompleteCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b082      	sub	sp, #8
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	460b      	mov	r3, r1
 800cf84:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cf8c:	78fa      	ldrb	r2, [r7, #3]
 800cf8e:	4611      	mov	r1, r2
 800cf90:	4618      	mov	r0, r3
 800cf92:	f7fd fefb 	bl	800ad8c <USBD_LL_IsoINIncomplete>
}
 800cf96:	bf00      	nop
 800cf98:	3708      	adds	r7, #8
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}

0800cf9e <HAL_PCD_ConnectCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 800cf9e:	b580      	push	{r7, lr}
 800cfa0:	b082      	sub	sp, #8
 800cfa2:	af00      	add	r7, sp, #0
 800cfa4:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cfac:	4618      	mov	r0, r3
 800cfae:	f7fd ff07 	bl	800adc0 <USBD_LL_DevConnected>
}
 800cfb2:	bf00      	nop
 800cfb4:	3708      	adds	r7, #8
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	bd80      	pop	{r7, pc}

0800cfba <HAL_PCD_DisconnectCallback>:
* @brief  SOF callback.
* @param  hpcd: PCD handle
* @retval None
*/
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 800cfba:	b580      	push	{r7, lr}
 800cfbc:	b082      	sub	sp, #8
 800cfbe:	af00      	add	r7, sp, #0
 800cfc0:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f7fd ff04 	bl	800add6 <USBD_LL_DevDisconnected>
}
 800cfce:	bf00      	nop
 800cfd0:	3708      	adds	r7, #8
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}
	...

0800cfd8 <USBD_LL_Init>:
*         Initialize the Low Level portion of the Device driver.
* @param  pdev: Device handle
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b082      	sub	sp, #8
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
  /* Change Systick prioity */
  NVIC_SetPriority (SysTick_IRQn, 0);  
 800cfe0:	2100      	movs	r1, #0
 800cfe2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfe6:	f7ff fea7 	bl	800cd38 <__NVIC_SetPriority>
  
  /*Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 800cfea:	4b1e      	ldr	r3, [pc, #120]	; (800d064 <USBD_LL_Init+0x8c>)
 800cfec:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800cff0:	601a      	str	r2, [r3, #0]
  hpcd.Init.dev_endpoints = 3; 
 800cff2:	4b1c      	ldr	r3, [pc, #112]	; (800d064 <USBD_LL_Init+0x8c>)
 800cff4:	2203      	movs	r2, #3
 800cff6:	605a      	str	r2, [r3, #4]
  hpcd.Init.use_dedicated_ep1 = 0;
 800cff8:	4b1a      	ldr	r3, [pc, #104]	; (800d064 <USBD_LL_Init+0x8c>)
 800cffa:	2200      	movs	r2, #0
 800cffc:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd.Init.ep0_mps = 0x40;  
 800cffe:	4b19      	ldr	r3, [pc, #100]	; (800d064 <USBD_LL_Init+0x8c>)
 800d000:	2240      	movs	r2, #64	; 0x40
 800d002:	615a      	str	r2, [r3, #20]
  hpcd.Init.dma_enable = 0;
 800d004:	4b17      	ldr	r3, [pc, #92]	; (800d064 <USBD_LL_Init+0x8c>)
 800d006:	2200      	movs	r2, #0
 800d008:	611a      	str	r2, [r3, #16]
  hpcd.Init.low_power_enable = 0;
 800d00a:	4b16      	ldr	r3, [pc, #88]	; (800d064 <USBD_LL_Init+0x8c>)
 800d00c:	2200      	movs	r2, #0
 800d00e:	621a      	str	r2, [r3, #32]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED; 
 800d010:	4b14      	ldr	r3, [pc, #80]	; (800d064 <USBD_LL_Init+0x8c>)
 800d012:	2202      	movs	r2, #2
 800d014:	619a      	str	r2, [r3, #24]
  hpcd.Init.Sof_enable = 0;
 800d016:	4b13      	ldr	r3, [pc, #76]	; (800d064 <USBD_LL_Init+0x8c>)
 800d018:	2200      	movs	r2, #0
 800d01a:	61da      	str	r2, [r3, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 800d01c:	4b11      	ldr	r3, [pc, #68]	; (800d064 <USBD_LL_Init+0x8c>)
 800d01e:	2202      	movs	r2, #2
 800d020:	60da      	str	r2, [r3, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 800d022:	4b10      	ldr	r3, [pc, #64]	; (800d064 <USBD_LL_Init+0x8c>)
 800d024:	2200      	movs	r2, #0
 800d026:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 800d028:	4a0e      	ldr	r2, [pc, #56]	; (800d064 <USBD_LL_Init+0x8c>)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	4a0c      	ldr	r2, [pc, #48]	; (800d064 <USBD_LL_Init+0x8c>)
 800d034:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  /*Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 800d038:	480a      	ldr	r0, [pc, #40]	; (800d064 <USBD_LL_Init+0x8c>)
 800d03a:	f7f6 fb87 	bl	800374c <HAL_PCD_Init>
  
  HAL_PCD_SetRxFiFo(&hpcd, 0x80);
 800d03e:	2180      	movs	r1, #128	; 0x80
 800d040:	4808      	ldr	r0, [pc, #32]	; (800d064 <USBD_LL_Init+0x8c>)
 800d042:	f7f7 fd32 	bl	8004aaa <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x40);
 800d046:	2240      	movs	r2, #64	; 0x40
 800d048:	2100      	movs	r1, #0
 800d04a:	4806      	ldr	r0, [pc, #24]	; (800d064 <USBD_LL_Init+0x8c>)
 800d04c:	f7f7 fce6 	bl	8004a1c <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0x64);
 800d050:	2264      	movs	r2, #100	; 0x64
 800d052:	2101      	movs	r1, #1
 800d054:	4803      	ldr	r0, [pc, #12]	; (800d064 <USBD_LL_Init+0x8c>)
 800d056:	f7f7 fce1 	bl	8004a1c <HAL_PCDEx_SetTxFiFo>

  
  return USBD_OK;
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3708      	adds	r7, #8
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}
 800d064:	20004914 	.word	0x20004914

0800d068 <USBD_LL_Start>:
*         Start the Low Level portion of the Device driver.
* @param  pdev: Device handle
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b082      	sub	sp, #8
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  HAL_PCD_Start(pdev->pData);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d076:	4618      	mov	r0, r3
 800d078:	f7f6 fc8c 	bl	8003994 <HAL_PCD_Start>
  return USBD_OK; 
 800d07c:	2300      	movs	r3, #0
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3708      	adds	r7, #8
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}

0800d086 <USBD_LL_OpenEP>:
*/
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                     uint8_t  ep_addr,                                      
                                     uint8_t  ep_type,
                                     uint16_t ep_mps)
{
 800d086:	b580      	push	{r7, lr}
 800d088:	b082      	sub	sp, #8
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
 800d08e:	4608      	mov	r0, r1
 800d090:	4611      	mov	r1, r2
 800d092:	461a      	mov	r2, r3
 800d094:	4603      	mov	r3, r0
 800d096:	70fb      	strb	r3, [r7, #3]
 800d098:	460b      	mov	r3, r1
 800d09a:	70bb      	strb	r3, [r7, #2]
 800d09c:	4613      	mov	r3, r2
 800d09e:	803b      	strh	r3, [r7, #0]
  HAL_PCD_EP_Open(pdev->pData, 
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d0a6:	78bb      	ldrb	r3, [r7, #2]
 800d0a8:	883a      	ldrh	r2, [r7, #0]
 800d0aa:	78f9      	ldrb	r1, [r7, #3]
 800d0ac:	f7f7 f8a9 	bl	8004202 <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 800d0b0:	2300      	movs	r3, #0
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3708      	adds	r7, #8
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}

0800d0ba <USBD_LL_CloseEP>:
* @param  pdev: device handle
* @param  ep_addr: Endpoint Number      
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800d0ba:	b580      	push	{r7, lr}
 800d0bc:	b082      	sub	sp, #8
 800d0be:	af00      	add	r7, sp, #0
 800d0c0:	6078      	str	r0, [r7, #4]
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d0cc:	78fa      	ldrb	r2, [r7, #3]
 800d0ce:	4611      	mov	r1, r2
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f7f7 f8fe 	bl	80042d2 <HAL_PCD_EP_Close>
  return USBD_OK; 
 800d0d6:	2300      	movs	r3, #0
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3708      	adds	r7, #8
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}

0800d0e0 <USBD_LL_FlushEP>:
* @param  pdev: device handle
* @param  ep_addr: Endpoint Number      
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_FlushEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d0f2:	78fa      	ldrb	r2, [r7, #3]
 800d0f4:	4611      	mov	r1, r2
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7f7 fa84 	bl	8004604 <HAL_PCD_EP_Flush>
  return USBD_OK; 
 800d0fc:	2300      	movs	r3, #0
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3708      	adds	r7, #8
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}

0800d106 <USBD_LL_StallEP>:
* @param  pdev: device handle
* @param  ep_addr: Endpoint Number      
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800d106:	b580      	push	{r7, lr}
 800d108:	b082      	sub	sp, #8
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	6078      	str	r0, [r7, #4]
 800d10e:	460b      	mov	r3, r1
 800d110:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d118:	78fa      	ldrb	r2, [r7, #3]
 800d11a:	4611      	mov	r1, r2
 800d11c:	4618      	mov	r0, r3
 800d11e:	f7f7 f9b7 	bl	8004490 <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 800d122:	2300      	movs	r3, #0
}
 800d124:	4618      	mov	r0, r3
 800d126:	3708      	adds	r7, #8
 800d128:	46bd      	mov	sp, r7
 800d12a:	bd80      	pop	{r7, pc}

0800d12c <USBD_LL_ClearStallEP>:
* @param  pdev: device handle
* @param  ep_addr: Endpoint Number      
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b082      	sub	sp, #8
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
 800d134:	460b      	mov	r3, r1
 800d136:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d13e:	78fa      	ldrb	r2, [r7, #3]
 800d140:	4611      	mov	r1, r2
 800d142:	4618      	mov	r0, r3
 800d144:	f7f7 fa08 	bl	8004558 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 800d148:	2300      	movs	r3, #0
}
 800d14a:	4618      	mov	r0, r3
 800d14c:	3708      	adds	r7, #8
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}

0800d152 <USBD_LL_IsStallEP>:
* @param  pdev: device handle
* @param  ep_addr: Endpoint Number      
* @retval Stall (1: yes, 0: No)
*/
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800d152:	b480      	push	{r7}
 800d154:	b085      	sub	sp, #20
 800d156:	af00      	add	r7, sp, #0
 800d158:	6078      	str	r0, [r7, #4]
 800d15a:	460b      	mov	r3, r1
 800d15c:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d164:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800d166:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	da0b      	bge.n	800d186 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800d16e:	78fb      	ldrb	r3, [r7, #3]
 800d170:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d174:	68f9      	ldr	r1, [r7, #12]
 800d176:	4613      	mov	r3, r2
 800d178:	00db      	lsls	r3, r3, #3
 800d17a:	1a9b      	subs	r3, r3, r2
 800d17c:	009b      	lsls	r3, r3, #2
 800d17e:	440b      	add	r3, r1
 800d180:	333e      	adds	r3, #62	; 0x3e
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	e00b      	b.n	800d19e <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800d186:	78fb      	ldrb	r3, [r7, #3]
 800d188:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d18c:	68f9      	ldr	r1, [r7, #12]
 800d18e:	4613      	mov	r3, r2
 800d190:	00db      	lsls	r3, r3, #3
 800d192:	1a9b      	subs	r3, r3, r2
 800d194:	009b      	lsls	r3, r3, #2
 800d196:	440b      	add	r3, r1
 800d198:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d19c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	3714      	adds	r7, #20
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a8:	4770      	bx	lr

0800d1aa <USBD_LL_SetUSBAddress>:
* @param  pdev: device handle
* @param  ep_addr: Endpoint Number      
* @retval USBD Status
*/
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 800d1aa:	b580      	push	{r7, lr}
 800d1ac:	b082      	sub	sp, #8
 800d1ae:	af00      	add	r7, sp, #0
 800d1b0:	6078      	str	r0, [r7, #4]
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d1bc:	78fa      	ldrb	r2, [r7, #3]
 800d1be:	4611      	mov	r1, r2
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f7f6 fff9 	bl	80041b8 <HAL_PCD_SetAddress>
  return USBD_OK; 
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3708      	adds	r7, #8
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}

0800d1d0 <USBD_LL_Transmit>:
*/
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint32_t  size)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b084      	sub	sp, #16
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	607a      	str	r2, [r7, #4]
 800d1da:	603b      	str	r3, [r7, #0]
 800d1dc:	460b      	mov	r3, r1
 800d1de:	72fb      	strb	r3, [r7, #11]
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d1e6:	7af9      	ldrb	r1, [r7, #11]
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	687a      	ldr	r2, [r7, #4]
 800d1ec:	f7f7 f906 	bl	80043fc <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 800d1f0:	2300      	movs	r3, #0
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	3710      	adds	r7, #16
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	bd80      	pop	{r7, pc}

0800d1fa <USBD_LL_PrepareReceive>:
*/
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint32_t  size)
{
 800d1fa:	b580      	push	{r7, lr}
 800d1fc:	b084      	sub	sp, #16
 800d1fe:	af00      	add	r7, sp, #0
 800d200:	60f8      	str	r0, [r7, #12]
 800d202:	607a      	str	r2, [r7, #4]
 800d204:	603b      	str	r3, [r7, #0]
 800d206:	460b      	mov	r3, r1
 800d208:	72fb      	strb	r3, [r7, #11]
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d210:	7af9      	ldrb	r1, [r7, #11]
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	f7f7 f8a6 	bl	8004366 <HAL_PCD_EP_Receive>
  return USBD_OK;   
 800d21a:	2300      	movs	r3, #0
}
 800d21c:	4618      	mov	r0, r3
 800d21e:	3710      	adds	r7, #16
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}

0800d224 <USBD_AUDIO_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d224:	b480      	push	{r7}
 800d226:	b083      	sub	sp, #12
 800d228:	af00      	add	r7, sp, #0
 800d22a:	4603      	mov	r3, r0
 800d22c:	6039      	str	r1, [r7, #0]
 800d22e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(hUSBDDeviceDesc);
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	2212      	movs	r2, #18
 800d234:	801a      	strh	r2, [r3, #0]
  return hUSBDDeviceDesc;
 800d236:	4b03      	ldr	r3, [pc, #12]	; (800d244 <USBD_AUDIO_DeviceDescriptor+0x20>)
}
 800d238:	4618      	mov	r0, r3
 800d23a:	370c      	adds	r7, #12
 800d23c:	46bd      	mov	sp, r7
 800d23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d242:	4770      	bx	lr
 800d244:	20000634 	.word	0x20000634

0800d248 <USBD_AUDIO_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d248:	b480      	push	{r7}
 800d24a:	b083      	sub	sp, #12
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	4603      	mov	r3, r0
 800d250:	6039      	str	r1, [r7, #0]
 800d252:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);  
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	2204      	movs	r2, #4
 800d258:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d25a:	4b03      	ldr	r3, [pc, #12]	; (800d268 <USBD_AUDIO_LangIDStrDescriptor+0x20>)
}
 800d25c:	4618      	mov	r0, r3
 800d25e:	370c      	adds	r7, #12
 800d260:	46bd      	mov	sp, r7
 800d262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d266:	4770      	bx	lr
 800d268:	20000648 	.word	0x20000648

0800d26c <USBD_AUDIO_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b082      	sub	sp, #8
 800d270:	af00      	add	r7, sp, #0
 800d272:	4603      	mov	r3, r0
 800d274:	6039      	str	r1, [r7, #0]
 800d276:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d278:	79fb      	ldrb	r3, [r7, #7]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d105      	bne.n	800d28a <USBD_AUDIO_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString((uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	4907      	ldr	r1, [pc, #28]	; (800d2a0 <USBD_AUDIO_ProductStrDescriptor+0x34>)
 800d282:	4808      	ldr	r0, [pc, #32]	; (800d2a4 <USBD_AUDIO_ProductStrDescriptor+0x38>)
 800d284:	f7fe fb23 	bl	800b8ce <USBD_GetString>
 800d288:	e004      	b.n	800d294 <USBD_AUDIO_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 800d28a:	683a      	ldr	r2, [r7, #0]
 800d28c:	4904      	ldr	r1, [pc, #16]	; (800d2a0 <USBD_AUDIO_ProductStrDescriptor+0x34>)
 800d28e:	4806      	ldr	r0, [pc, #24]	; (800d2a8 <USBD_AUDIO_ProductStrDescriptor+0x3c>)
 800d290:	f7fe fb1d 	bl	800b8ce <USBD_GetString>
  }
  return USBD_StrDesc;
 800d294:	4b02      	ldr	r3, [pc, #8]	; (800d2a0 <USBD_AUDIO_ProductStrDescriptor+0x34>)
}
 800d296:	4618      	mov	r0, r3
 800d298:	3708      	adds	r7, #8
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}
 800d29e:	bf00      	nop
 800d2a0:	20004d1c 	.word	0x20004d1c
 800d2a4:	080140c8 	.word	0x080140c8
 800d2a8:	080140ec 	.word	0x080140ec

0800d2ac <USBD_AUDIO_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b082      	sub	sp, #8
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	6039      	str	r1, [r7, #0]
 800d2b6:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d2b8:	683a      	ldr	r2, [r7, #0]
 800d2ba:	4904      	ldr	r1, [pc, #16]	; (800d2cc <USBD_AUDIO_ManufacturerStrDescriptor+0x20>)
 800d2bc:	4804      	ldr	r0, [pc, #16]	; (800d2d0 <USBD_AUDIO_ManufacturerStrDescriptor+0x24>)
 800d2be:	f7fe fb06 	bl	800b8ce <USBD_GetString>
  return USBD_StrDesc;
 800d2c2:	4b02      	ldr	r3, [pc, #8]	; (800d2cc <USBD_AUDIO_ManufacturerStrDescriptor+0x20>)
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3708      	adds	r7, #8
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}
 800d2cc:	20004d1c 	.word	0x20004d1c
 800d2d0:	08014110 	.word	0x08014110

0800d2d4 <USBD_AUDIO_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b082      	sub	sp, #8
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	4603      	mov	r3, r0
 800d2dc:	6039      	str	r1, [r7, #0]
 800d2de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d2e0:	79fb      	ldrb	r3, [r7, #7]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d105      	bne.n	800d2f2 <USBD_AUDIO_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_HS_STRING, USBD_StrDesc, length);
 800d2e6:	683a      	ldr	r2, [r7, #0]
 800d2e8:	4907      	ldr	r1, [pc, #28]	; (800d308 <USBD_AUDIO_SerialStrDescriptor+0x34>)
 800d2ea:	4808      	ldr	r0, [pc, #32]	; (800d30c <USBD_AUDIO_SerialStrDescriptor+0x38>)
 800d2ec:	f7fe faef 	bl	800b8ce <USBD_GetString>
 800d2f0:	e004      	b.n	800d2fc <USBD_AUDIO_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);
 800d2f2:	683a      	ldr	r2, [r7, #0]
 800d2f4:	4904      	ldr	r1, [pc, #16]	; (800d308 <USBD_AUDIO_SerialStrDescriptor+0x34>)
 800d2f6:	4806      	ldr	r0, [pc, #24]	; (800d310 <USBD_AUDIO_SerialStrDescriptor+0x3c>)
 800d2f8:	f7fe fae9 	bl	800b8ce <USBD_GetString>
  }
  return USBD_StrDesc;
 800d2fc:	4b02      	ldr	r3, [pc, #8]	; (800d308 <USBD_AUDIO_SerialStrDescriptor+0x34>)
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3708      	adds	r7, #8
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	20004d1c 	.word	0x20004d1c
 800d30c:	08014124 	.word	0x08014124
 800d310:	08014134 	.word	0x08014134

0800d314 <USBD_AUDIO_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b082      	sub	sp, #8
 800d318:	af00      	add	r7, sp, #0
 800d31a:	4603      	mov	r3, r0
 800d31c:	6039      	str	r1, [r7, #0]
 800d31e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d320:	79fb      	ldrb	r3, [r7, #7]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d105      	bne.n	800d332 <USBD_AUDIO_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 800d326:	683a      	ldr	r2, [r7, #0]
 800d328:	4907      	ldr	r1, [pc, #28]	; (800d348 <USBD_AUDIO_ConfigStrDescriptor+0x34>)
 800d32a:	4808      	ldr	r0, [pc, #32]	; (800d34c <USBD_AUDIO_ConfigStrDescriptor+0x38>)
 800d32c:	f7fe facf 	bl	800b8ce <USBD_GetString>
 800d330:	e004      	b.n	800d33c <USBD_AUDIO_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 800d332:	683a      	ldr	r2, [r7, #0]
 800d334:	4904      	ldr	r1, [pc, #16]	; (800d348 <USBD_AUDIO_ConfigStrDescriptor+0x34>)
 800d336:	4805      	ldr	r0, [pc, #20]	; (800d34c <USBD_AUDIO_ConfigStrDescriptor+0x38>)
 800d338:	f7fe fac9 	bl	800b8ce <USBD_GetString>
  }
  return USBD_StrDesc;  
 800d33c:	4b02      	ldr	r3, [pc, #8]	; (800d348 <USBD_AUDIO_ConfigStrDescriptor+0x34>)
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3708      	adds	r7, #8
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}
 800d346:	bf00      	nop
 800d348:	20004d1c 	.word	0x20004d1c
 800d34c:	08014144 	.word	0x08014144

0800d350 <USBD_AUDIO_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_AUDIO_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b082      	sub	sp, #8
 800d354:	af00      	add	r7, sp, #0
 800d356:	4603      	mov	r3, r0
 800d358:	6039      	str	r1, [r7, #0]
 800d35a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d35c:	79fb      	ldrb	r3, [r7, #7]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d105      	bne.n	800d36e <USBD_AUDIO_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 800d362:	683a      	ldr	r2, [r7, #0]
 800d364:	4907      	ldr	r1, [pc, #28]	; (800d384 <USBD_AUDIO_InterfaceStrDescriptor+0x34>)
 800d366:	4808      	ldr	r0, [pc, #32]	; (800d388 <USBD_AUDIO_InterfaceStrDescriptor+0x38>)
 800d368:	f7fe fab1 	bl	800b8ce <USBD_GetString>
 800d36c:	e004      	b.n	800d378 <USBD_AUDIO_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 800d36e:	683a      	ldr	r2, [r7, #0]
 800d370:	4904      	ldr	r1, [pc, #16]	; (800d384 <USBD_AUDIO_InterfaceStrDescriptor+0x34>)
 800d372:	4805      	ldr	r0, [pc, #20]	; (800d388 <USBD_AUDIO_InterfaceStrDescriptor+0x38>)
 800d374:	f7fe faab 	bl	800b8ce <USBD_GetString>
  }
  return USBD_StrDesc;  
 800d378:	4b02      	ldr	r3, [pc, #8]	; (800d384 <USBD_AUDIO_InterfaceStrDescriptor+0x34>)
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	3708      	adds	r7, #8
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}
 800d382:	bf00      	nop
 800d384:	20004d1c 	.word	0x20004d1c
 800d388:	08014154 	.word	0x08014154

0800d38c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d38c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d3c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d390:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d392:	e003      	b.n	800d39c <LoopCopyDataInit>

0800d394 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d394:	4b0c      	ldr	r3, [pc, #48]	; (800d3c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d396:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d398:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d39a:	3104      	adds	r1, #4

0800d39c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d39c:	480b      	ldr	r0, [pc, #44]	; (800d3cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d39e:	4b0c      	ldr	r3, [pc, #48]	; (800d3d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d3a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d3a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d3a4:	d3f6      	bcc.n	800d394 <CopyDataInit>
  ldr  r2, =_sbss
 800d3a6:	4a0b      	ldr	r2, [pc, #44]	; (800d3d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d3a8:	e002      	b.n	800d3b0 <LoopFillZerobss>

0800d3aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800d3aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d3ac:	f842 3b04 	str.w	r3, [r2], #4

0800d3b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d3b0:	4b09      	ldr	r3, [pc, #36]	; (800d3d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d3b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d3b4:	d3f9      	bcc.n	800d3aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d3b6:	f7ff fb5d 	bl	800ca74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d3ba:	f001 ff3d 	bl	800f238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d3be:	f7ff f903 	bl	800c5c8 <main>
  bx  lr    
 800d3c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d3c4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800d3c8:	08014594 	.word	0x08014594
  ldr  r0, =_sdata
 800d3cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d3d0:	20000820 	.word	0x20000820
  ldr  r2, =_sbss
 800d3d4:	20000820 	.word	0x20000820
  ldr  r3, = _ebss
 800d3d8:	20004de8 	.word	0x20004de8

0800d3dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d3dc:	e7fe      	b.n	800d3dc <ADC_IRQHandler>
	...

0800d3e0 <D16_GENERIC>:
 800d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e4:	b089      	sub	sp, #36	; 0x24
 800d3e6:	68d4      	ldr	r4, [r2, #12]
 800d3e8:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800d3ea:	6993      	ldr	r3, [r2, #24]
 800d3ec:	9407      	str	r4, [sp, #28]
 800d3ee:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800d3f0:	9306      	str	r3, [sp, #24]
 800d3f2:	9402      	str	r4, [sp, #8]
 800d3f4:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800d3f8:	f8d2 b014 	ldr.w	fp, [r2, #20]
 800d3fc:	69d3      	ldr	r3, [r2, #28]
 800d3fe:	6896      	ldr	r6, [r2, #8]
 800d400:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800d402:	9103      	str	r1, [sp, #12]
 800d404:	2d00      	cmp	r5, #0
 800d406:	d066      	beq.n	800d4d6 <D16_GENERIC+0xf6>
 800d408:	f004 0510 	and.w	r5, r4, #16
 800d40c:	f004 0420 	and.w	r4, r4, #32
 800d410:	9504      	str	r5, [sp, #16]
 800d412:	4938      	ldr	r1, [pc, #224]	; (800d4f4 <D16_GENERIC+0x114>)
 800d414:	9405      	str	r4, [sp, #20]
 800d416:	f04f 0e00 	mov.w	lr, #0
 800d41a:	4635      	mov	r5, r6
 800d41c:	e04f      	b.n	800d4be <D16_GENERIC+0xde>
 800d41e:	5d87      	ldrb	r7, [r0, r6]
 800d420:	7804      	ldrb	r4, [r0, #0]
 800d422:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800d426:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800d42a:	b2e6      	uxtb	r6, r4
 800d42c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800d430:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800d434:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800d438:	4433      	add	r3, r6
 800d43a:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800d43e:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800d442:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d446:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800d44a:	0aa3      	lsrs	r3, r4, #10
 800d44c:	4c2a      	ldr	r4, [pc, #168]	; (800d4f8 <D16_GENERIC+0x118>)
 800d44e:	fb26 5404 	smlad	r4, r6, r4, r5
 800d452:	4d2a      	ldr	r5, [pc, #168]	; (800d4fc <D16_GENERIC+0x11c>)
 800d454:	fb26 f505 	smuad	r5, r6, r5
 800d458:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800d45c:	eb04 080a 	add.w	r8, r4, sl
 800d460:	eba8 080b 	sub.w	r8, r8, fp
 800d464:	4646      	mov	r6, r8
 800d466:	17f7      	asrs	r7, r6, #31
 800d468:	e9cd 6700 	strd	r6, r7, [sp]
 800d46c:	9e04      	ldr	r6, [sp, #16]
 800d46e:	f10e 0c01 	add.w	ip, lr, #1
 800d472:	b16e      	cbz	r6, 800d490 <D16_GENERIC+0xb0>
 800d474:	6a16      	ldr	r6, [r2, #32]
 800d476:	9f01      	ldr	r7, [sp, #4]
 800d478:	fba8 8906 	umull	r8, r9, r8, r6
 800d47c:	fb06 9907 	mla	r9, r6, r7, r9
 800d480:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800d484:	f149 0900 	adc.w	r9, r9, #0
 800d488:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800d48c:	46a3      	mov	fp, r4
 800d48e:	4654      	mov	r4, sl
 800d490:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800d492:	9f02      	ldr	r7, [sp, #8]
 800d494:	0424      	lsls	r4, r4, #16
 800d496:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800d49a:	f04f 0900 	mov.w	r9, #0
 800d49e:	fb0e fe06 	mul.w	lr, lr, r6
 800d4a2:	fbc7 8904 	smlal	r8, r9, r7, r4
 800d4a6:	9e03      	ldr	r6, [sp, #12]
 800d4a8:	464f      	mov	r7, r9
 800d4aa:	10bc      	asrs	r4, r7, #2
 800d4ac:	f304 040f 	ssat	r4, #16, r4
 800d4b0:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 800d4b4:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800d4b6:	fa1f fe8c 	uxth.w	lr, ip
 800d4ba:	4574      	cmp	r4, lr
 800d4bc:	d90a      	bls.n	800d4d4 <D16_GENERIC+0xf4>
 800d4be:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800d4c0:	2c01      	cmp	r4, #1
 800d4c2:	b2e6      	uxtb	r6, r4
 800d4c4:	d1ab      	bne.n	800d41e <D16_GENERIC+0x3e>
 800d4c6:	9e05      	ldr	r6, [sp, #20]
 800d4c8:	f850 4b02 	ldr.w	r4, [r0], #2
 800d4cc:	2e00      	cmp	r6, #0
 800d4ce:	d0ac      	beq.n	800d42a <D16_GENERIC+0x4a>
 800d4d0:	ba64      	rev16	r4, r4
 800d4d2:	e7aa      	b.n	800d42a <D16_GENERIC+0x4a>
 800d4d4:	462e      	mov	r6, r5
 800d4d6:	9907      	ldr	r1, [sp, #28]
 800d4d8:	61d3      	str	r3, [r2, #28]
 800d4da:	9b06      	ldr	r3, [sp, #24]
 800d4dc:	6096      	str	r6, [r2, #8]
 800d4de:	2000      	movs	r0, #0
 800d4e0:	60d1      	str	r1, [r2, #12]
 800d4e2:	f8c2 a010 	str.w	sl, [r2, #16]
 800d4e6:	f8c2 b014 	str.w	fp, [r2, #20]
 800d4ea:	6193      	str	r3, [r2, #24]
 800d4ec:	b009      	add	sp, #36	; 0x24
 800d4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4f2:	bf00      	nop
 800d4f4:	20000000 	.word	0x20000000
 800d4f8:	00030001 	.word	0x00030001
 800d4fc:	00010003 	.word	0x00010003

0800d500 <D24_GENERIC>:
 800d500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d504:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800d506:	6993      	ldr	r3, [r2, #24]
 800d508:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800d50a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800d50e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800d512:	6894      	ldr	r4, [r2, #8]
 800d514:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800d518:	b089      	sub	sp, #36	; 0x24
 800d51a:	9307      	str	r3, [sp, #28]
 800d51c:	9503      	str	r5, [sp, #12]
 800d51e:	69d3      	ldr	r3, [r2, #28]
 800d520:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800d522:	9104      	str	r1, [sp, #16]
 800d524:	2e00      	cmp	r6, #0
 800d526:	f000 8096 	beq.w	800d656 <D24_GENERIC+0x156>
 800d52a:	f005 0610 	and.w	r6, r5, #16
 800d52e:	f005 0520 	and.w	r5, r5, #32
 800d532:	4954      	ldr	r1, [pc, #336]	; (800d684 <D24_GENERIC+0x184>)
 800d534:	9605      	str	r6, [sp, #20]
 800d536:	9506      	str	r5, [sp, #24]
 800d538:	f04f 0e00 	mov.w	lr, #0
 800d53c:	f8cd 9008 	str.w	r9, [sp, #8]
 800d540:	e06a      	b.n	800d618 <D24_GENERIC+0x118>
 800d542:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800d546:	f810 8007 	ldrb.w	r8, [r0, r7]
 800d54a:	f890 c000 	ldrb.w	ip, [r0]
 800d54e:	042d      	lsls	r5, r5, #16
 800d550:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800d554:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 800d558:	44ac      	add	ip, r5
 800d55a:	4438      	add	r0, r7
 800d55c:	fa5f f68c 	uxtb.w	r6, ip
 800d560:	f3cc 2507 	ubfx	r5, ip, #8, #8
 800d564:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800d568:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800d56c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d570:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800d574:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800d578:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 800d57c:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800d580:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800d584:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800d588:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800d58c:	4d3e      	ldr	r5, [pc, #248]	; (800d688 <D24_GENERIC+0x188>)
 800d58e:	fb26 b705 	smlad	r7, r6, r5, fp
 800d592:	4d3e      	ldr	r5, [pc, #248]	; (800d68c <D24_GENERIC+0x18c>)
 800d594:	fb26 4b05 	smlad	fp, r6, r5, r4
 800d598:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800d59c:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800d5a0:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800d5a4:	2401      	movs	r4, #1
 800d5a6:	fb26 f604 	smuad	r6, r6, r4
 800d5aa:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800d5ae:	9f02      	ldr	r7, [sp, #8]
 800d5b0:	eb0e 0c04 	add.w	ip, lr, r4
 800d5b4:	eb08 0406 	add.w	r4, r8, r6
 800d5b8:	eb05 060a 	add.w	r6, r5, sl
 800d5bc:	1bf6      	subs	r6, r6, r7
 800d5be:	4637      	mov	r7, r6
 800d5c0:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800d5c4:	e9cd 7800 	strd	r7, r8, [sp]
 800d5c8:	9f05      	ldr	r7, [sp, #20]
 800d5ca:	b177      	cbz	r7, 800d5ea <D24_GENERIC+0xea>
 800d5cc:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800d5d0:	9502      	str	r5, [sp, #8]
 800d5d2:	fba6 9a08 	umull	r9, sl, r6, r8
 800d5d6:	9e01      	ldr	r6, [sp, #4]
 800d5d8:	fb08 aa06 	mla	sl, r8, r6, sl
 800d5dc:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800d5e0:	f14a 0700 	adc.w	r7, sl, #0
 800d5e4:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800d5e8:	4655      	mov	r5, sl
 800d5ea:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800d5ec:	9f03      	ldr	r7, [sp, #12]
 800d5ee:	03ad      	lsls	r5, r5, #14
 800d5f0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800d5f4:	f04f 0900 	mov.w	r9, #0
 800d5f8:	fb0e fe06 	mul.w	lr, lr, r6
 800d5fc:	fbc7 8905 	smlal	r8, r9, r7, r5
 800d600:	9e04      	ldr	r6, [sp, #16]
 800d602:	464f      	mov	r7, r9
 800d604:	10bd      	asrs	r5, r7, #2
 800d606:	f305 050f 	ssat	r5, #16, r5
 800d60a:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800d60e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800d610:	fa1f fe8c 	uxth.w	lr, ip
 800d614:	4575      	cmp	r5, lr
 800d616:	d91c      	bls.n	800d652 <D24_GENERIC+0x152>
 800d618:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800d61a:	b2ef      	uxtb	r7, r5
 800d61c:	2d01      	cmp	r5, #1
 800d61e:	b23e      	sxth	r6, r7
 800d620:	d18f      	bne.n	800d542 <D24_GENERIC+0x42>
 800d622:	9d06      	ldr	r5, [sp, #24]
 800d624:	b15d      	cbz	r5, 800d63e <D24_GENERIC+0x13e>
 800d626:	f01e 0f01 	tst.w	lr, #1
 800d62a:	d122      	bne.n	800d672 <D24_GENERIC+0x172>
 800d62c:	7805      	ldrb	r5, [r0, #0]
 800d62e:	78c7      	ldrb	r7, [r0, #3]
 800d630:	7846      	ldrb	r6, [r0, #1]
 800d632:	022d      	lsls	r5, r5, #8
 800d634:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800d638:	44b4      	add	ip, r6
 800d63a:	3002      	adds	r0, #2
 800d63c:	e78e      	b.n	800d55c <D24_GENERIC+0x5c>
 800d63e:	7846      	ldrb	r6, [r0, #1]
 800d640:	f890 c002 	ldrb.w	ip, [r0, #2]
 800d644:	f810 5b03 	ldrb.w	r5, [r0], #3
 800d648:	0236      	lsls	r6, r6, #8
 800d64a:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800d64e:	44ac      	add	ip, r5
 800d650:	e784      	b.n	800d55c <D24_GENERIC+0x5c>
 800d652:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800d656:	61d3      	str	r3, [r2, #28]
 800d658:	9b07      	ldr	r3, [sp, #28]
 800d65a:	6094      	str	r4, [r2, #8]
 800d65c:	2000      	movs	r0, #0
 800d65e:	f8c2 b00c 	str.w	fp, [r2, #12]
 800d662:	f8c2 a010 	str.w	sl, [r2, #16]
 800d666:	f8c2 9014 	str.w	r9, [r2, #20]
 800d66a:	6193      	str	r3, [r2, #24]
 800d66c:	b009      	add	sp, #36	; 0x24
 800d66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d672:	78c5      	ldrb	r5, [r0, #3]
 800d674:	7887      	ldrb	r7, [r0, #2]
 800d676:	f810 6b04 	ldrb.w	r6, [r0], #4
 800d67a:	022d      	lsls	r5, r5, #8
 800d67c:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800d680:	44b4      	add	ip, r6
 800d682:	e76b      	b.n	800d55c <D24_GENERIC+0x5c>
 800d684:	20000000 	.word	0x20000000
 800d688:	00030001 	.word	0x00030001
 800d68c:	00060007 	.word	0x00060007

0800d690 <D32_GENERIC>:
 800d690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d694:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800d696:	6993      	ldr	r3, [r2, #24]
 800d698:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800d69a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800d69e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800d6a2:	69d6      	ldr	r6, [r2, #28]
 800d6a4:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800d6a8:	b089      	sub	sp, #36	; 0x24
 800d6aa:	9307      	str	r3, [sp, #28]
 800d6ac:	9403      	str	r4, [sp, #12]
 800d6ae:	6893      	ldr	r3, [r2, #8]
 800d6b0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800d6b2:	9104      	str	r1, [sp, #16]
 800d6b4:	2d00      	cmp	r5, #0
 800d6b6:	f000 809f 	beq.w	800d7f8 <D32_GENERIC+0x168>
 800d6ba:	f004 0510 	and.w	r5, r4, #16
 800d6be:	f004 0420 	and.w	r4, r4, #32
 800d6c2:	9505      	str	r5, [sp, #20]
 800d6c4:	4953      	ldr	r1, [pc, #332]	; (800d814 <D32_GENERIC+0x184>)
 800d6c6:	9406      	str	r4, [sp, #24]
 800d6c8:	f04f 0c00 	mov.w	ip, #0
 800d6cc:	f8cd 9008 	str.w	r9, [sp, #8]
 800d6d0:	461d      	mov	r5, r3
 800d6d2:	4617      	mov	r7, r2
 800d6d4:	e077      	b.n	800d7c6 <D32_GENERIC+0x136>
 800d6d6:	f818 3003 	ldrb.w	r3, [r8, r3]
 800d6da:	f810 800e 	ldrb.w	r8, [r0, lr]
 800d6de:	f810 e002 	ldrb.w	lr, [r0, r2]
 800d6e2:	7800      	ldrb	r0, [r0, #0]
 800d6e4:	041b      	lsls	r3, r3, #16
 800d6e6:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800d6ea:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800d6ee:	4403      	add	r3, r0
 800d6f0:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800d6f4:	b2dc      	uxtb	r4, r3
 800d6f6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800d6fa:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800d6fe:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800d702:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800d706:	0e1b      	lsrs	r3, r3, #24
 800d708:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800d70c:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800d710:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d714:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800d718:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 800d71c:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800d720:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800d724:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800d728:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800d72c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800d730:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 800d734:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d738:	4b37      	ldr	r3, [pc, #220]	; (800d818 <D32_GENERIC+0x188>)
 800d73a:	fb22 b403 	smlad	r4, r2, r3, fp
 800d73e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d742:	fb2e 4803 	smlad	r8, lr, r3, r4
 800d746:	4b35      	ldr	r3, [pc, #212]	; (800d81c <D32_GENERIC+0x18c>)
 800d748:	fb22 5503 	smlad	r5, r2, r3, r5
 800d74c:	4b34      	ldr	r3, [pc, #208]	; (800d820 <D32_GENERIC+0x190>)
 800d74e:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800d752:	2301      	movs	r3, #1
 800d754:	fb22 f203 	smuad	r2, r2, r3
 800d758:	4b32      	ldr	r3, [pc, #200]	; (800d824 <D32_GENERIC+0x194>)
 800d75a:	fb2e 2503 	smlad	r5, lr, r3, r2
 800d75e:	9b02      	ldr	r3, [sp, #8]
 800d760:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 800d764:	eb04 080a 	add.w	r8, r4, sl
 800d768:	eba8 0803 	sub.w	r8, r8, r3
 800d76c:	4642      	mov	r2, r8
 800d76e:	17d3      	asrs	r3, r2, #31
 800d770:	e9cd 2300 	strd	r2, r3, [sp]
 800d774:	9b05      	ldr	r3, [sp, #20]
 800d776:	f10c 0e01 	add.w	lr, ip, #1
 800d77a:	b16b      	cbz	r3, 800d798 <D32_GENERIC+0x108>
 800d77c:	6a3a      	ldr	r2, [r7, #32]
 800d77e:	9b01      	ldr	r3, [sp, #4]
 800d780:	9402      	str	r4, [sp, #8]
 800d782:	fba8 8902 	umull	r8, r9, r8, r2
 800d786:	fb02 9903 	mla	r9, r2, r3, r9
 800d78a:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800d78e:	f149 0900 	adc.w	r9, r9, #0
 800d792:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800d796:	4654      	mov	r4, sl
 800d798:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d79a:	9a04      	ldr	r2, [sp, #16]
 800d79c:	fb0c fc03 	mul.w	ip, ip, r3
 800d7a0:	9b03      	ldr	r3, [sp, #12]
 800d7a2:	0364      	lsls	r4, r4, #13
 800d7a4:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800d7a8:	f04f 0900 	mov.w	r9, #0
 800d7ac:	fbc3 8904 	smlal	r8, r9, r3, r4
 800d7b0:	464b      	mov	r3, r9
 800d7b2:	109b      	asrs	r3, r3, #2
 800d7b4:	f303 030f 	ssat	r3, #16, r3
 800d7b8:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800d7bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d7be:	fa1f fc8e 	uxth.w	ip, lr
 800d7c2:	4563      	cmp	r3, ip
 800d7c4:	d914      	bls.n	800d7f0 <D32_GENERIC+0x160>
 800d7c6:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800d7c8:	b2e2      	uxtb	r2, r4
 800d7ca:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800d7ce:	eb00 080e 	add.w	r8, r0, lr
 800d7d2:	4253      	negs	r3, r2
 800d7d4:	2c01      	cmp	r4, #1
 800d7d6:	eb08 0403 	add.w	r4, r8, r3
 800d7da:	f47f af7c 	bne.w	800d6d6 <D32_GENERIC+0x46>
 800d7de:	1d02      	adds	r2, r0, #4
 800d7e0:	6803      	ldr	r3, [r0, #0]
 800d7e2:	9806      	ldr	r0, [sp, #24]
 800d7e4:	b110      	cbz	r0, 800d7ec <D32_GENERIC+0x15c>
 800d7e6:	ba5b      	rev16	r3, r3
 800d7e8:	4610      	mov	r0, r2
 800d7ea:	e783      	b.n	800d6f4 <D32_GENERIC+0x64>
 800d7ec:	4610      	mov	r0, r2
 800d7ee:	e781      	b.n	800d6f4 <D32_GENERIC+0x64>
 800d7f0:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800d7f4:	462b      	mov	r3, r5
 800d7f6:	463a      	mov	r2, r7
 800d7f8:	6093      	str	r3, [r2, #8]
 800d7fa:	9b07      	ldr	r3, [sp, #28]
 800d7fc:	f8c2 b00c 	str.w	fp, [r2, #12]
 800d800:	2000      	movs	r0, #0
 800d802:	61d6      	str	r6, [r2, #28]
 800d804:	f8c2 a010 	str.w	sl, [r2, #16]
 800d808:	f8c2 9014 	str.w	r9, [r2, #20]
 800d80c:	6193      	str	r3, [r2, #24]
 800d80e:	b009      	add	sp, #36	; 0x24
 800d810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d814:	20000000 	.word	0x20000000
 800d818:	00060003 	.word	0x00060003
 800d81c:	000a000c 	.word	0x000a000c
 800d820:	000c000a 	.word	0x000c000a
 800d824:	00030006 	.word	0x00030006

0800d828 <D48_GENERIC>:
 800d828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d82c:	b089      	sub	sp, #36	; 0x24
 800d82e:	6953      	ldr	r3, [r2, #20]
 800d830:	68d4      	ldr	r4, [r2, #12]
 800d832:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800d834:	9302      	str	r3, [sp, #8]
 800d836:	9400      	str	r4, [sp, #0]
 800d838:	6993      	ldr	r3, [r2, #24]
 800d83a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800d83c:	9307      	str	r3, [sp, #28]
 800d83e:	9403      	str	r4, [sp, #12]
 800d840:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800d844:	69d6      	ldr	r6, [r2, #28]
 800d846:	6893      	ldr	r3, [r2, #8]
 800d848:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800d84a:	9104      	str	r1, [sp, #16]
 800d84c:	2d00      	cmp	r5, #0
 800d84e:	f000 80c5 	beq.w	800d9dc <D48_GENERIC+0x1b4>
 800d852:	f004 0510 	and.w	r5, r4, #16
 800d856:	f004 0420 	and.w	r4, r4, #32
 800d85a:	4967      	ldr	r1, [pc, #412]	; (800d9f8 <D48_GENERIC+0x1d0>)
 800d85c:	9505      	str	r5, [sp, #20]
 800d85e:	9406      	str	r4, [sp, #24]
 800d860:	f04f 0c00 	mov.w	ip, #0
 800d864:	4657      	mov	r7, sl
 800d866:	9301      	str	r3, [sp, #4]
 800d868:	e09c      	b.n	800d9a4 <D48_GENERIC+0x17c>
 800d86a:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800d86e:	f810 b009 	ldrb.w	fp, [r0, r9]
 800d872:	f81a 9009 	ldrb.w	r9, [sl, r9]
 800d876:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800d87a:	7800      	ldrb	r0, [r0, #0]
 800d87c:	0424      	lsls	r4, r4, #16
 800d87e:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800d882:	f818 4005 	ldrb.w	r4, [r8, r5]
 800d886:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800d88a:	44a8      	add	r8, r5
 800d88c:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800d890:	eb0b 0500 	add.w	r5, fp, r0
 800d894:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 800d898:	fa5f f885 	uxtb.w	r8, r5
 800d89c:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 800d8a0:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 800d8a4:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800d8a8:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800d8ac:	0e2d      	lsrs	r5, r5, #24
 800d8ae:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800d8b2:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800d8b6:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800d8ba:	b2e6      	uxtb	r6, r4
 800d8bc:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 800d8c0:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800d8c4:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800d8c8:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800d8cc:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 800d8d0:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 800d8d4:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800d8d8:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800d8dc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800d8e0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800d8e4:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800d8e8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800d8ec:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800d8f0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800d8f4:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 800d8f8:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800d8fc:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800d900:	4c3e      	ldr	r4, [pc, #248]	; (800d9fc <D48_GENERIC+0x1d4>)
 800d902:	9d00      	ldr	r5, [sp, #0]
 800d904:	fb2a 5404 	smlad	r4, sl, r4, r5
 800d908:	4d3d      	ldr	r5, [pc, #244]	; (800da00 <D48_GENERIC+0x1d8>)
 800d90a:	fb28 4405 	smlad	r4, r8, r5, r4
 800d90e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d912:	fb2e 4b03 	smlad	fp, lr, r3, r4
 800d916:	4c3b      	ldr	r4, [pc, #236]	; (800da04 <D48_GENERIC+0x1dc>)
 800d918:	9b01      	ldr	r3, [sp, #4]
 800d91a:	fb2a 3304 	smlad	r3, sl, r4, r3
 800d91e:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800d922:	fb28 3304 	smlad	r3, r8, r4, r3
 800d926:	4c38      	ldr	r4, [pc, #224]	; (800da08 <D48_GENERIC+0x1e0>)
 800d928:	fb2e 3304 	smlad	r3, lr, r4, r3
 800d92c:	2501      	movs	r5, #1
 800d92e:	9300      	str	r3, [sp, #0]
 800d930:	fb2a fa05 	smuad	sl, sl, r5
 800d934:	4b35      	ldr	r3, [pc, #212]	; (800da0c <D48_GENERIC+0x1e4>)
 800d936:	fb28 a803 	smlad	r8, r8, r3, sl
 800d93a:	4b35      	ldr	r3, [pc, #212]	; (800da10 <D48_GENERIC+0x1e8>)
 800d93c:	fb2e 8303 	smlad	r3, lr, r3, r8
 800d940:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 800d944:	9301      	str	r3, [sp, #4]
 800d946:	9b02      	ldr	r3, [sp, #8]
 800d948:	eb04 0807 	add.w	r8, r4, r7
 800d94c:	eba8 0803 	sub.w	r8, r8, r3
 800d950:	9b05      	ldr	r3, [sp, #20]
 800d952:	4465      	add	r5, ip
 800d954:	ea4f 7be8 	mov.w	fp, r8, asr #31
 800d958:	b163      	cbz	r3, 800d974 <D48_GENERIC+0x14c>
 800d95a:	6a17      	ldr	r7, [r2, #32]
 800d95c:	9402      	str	r4, [sp, #8]
 800d95e:	fba8 8907 	umull	r8, r9, r8, r7
 800d962:	fb07 990b 	mla	r9, r7, fp, r9
 800d966:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800d96a:	f149 0900 	adc.w	r9, r9, #0
 800d96e:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800d972:	463c      	mov	r4, r7
 800d974:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 800d978:	9b03      	ldr	r3, [sp, #12]
 800d97a:	02e4      	lsls	r4, r4, #11
 800d97c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800d980:	f04f 0900 	mov.w	r9, #0
 800d984:	fb0c fc0e 	mul.w	ip, ip, lr
 800d988:	fbc3 8904 	smlal	r8, r9, r3, r4
 800d98c:	9b04      	ldr	r3, [sp, #16]
 800d98e:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800d992:	f304 040f 	ssat	r4, #16, r4
 800d996:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800d99a:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800d99c:	fa1f fc85 	uxth.w	ip, r5
 800d9a0:	4564      	cmp	r4, ip
 800d9a2:	d919      	bls.n	800d9d8 <D48_GENERIC+0x1b0>
 800d9a4:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800d9a6:	fa5f fe84 	uxtb.w	lr, r4
 800d9aa:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800d9ae:	f1ce 0500 	rsb	r5, lr, #0
 800d9b2:	eb00 0b09 	add.w	fp, r0, r9
 800d9b6:	eb0b 0a05 	add.w	sl, fp, r5
 800d9ba:	2c01      	cmp	r4, #1
 800d9bc:	eb0a 0809 	add.w	r8, sl, r9
 800d9c0:	f47f af53 	bne.w	800d86a <D48_GENERIC+0x42>
 800d9c4:	9b06      	ldr	r3, [sp, #24]
 800d9c6:	6805      	ldr	r5, [r0, #0]
 800d9c8:	6844      	ldr	r4, [r0, #4]
 800d9ca:	3006      	adds	r0, #6
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f43f af63 	beq.w	800d898 <D48_GENERIC+0x70>
 800d9d2:	ba6d      	rev16	r5, r5
 800d9d4:	ba64      	rev16	r4, r4
 800d9d6:	e75f      	b.n	800d898 <D48_GENERIC+0x70>
 800d9d8:	9b01      	ldr	r3, [sp, #4]
 800d9da:	46ba      	mov	sl, r7
 800d9dc:	6093      	str	r3, [r2, #8]
 800d9de:	9b00      	ldr	r3, [sp, #0]
 800d9e0:	60d3      	str	r3, [r2, #12]
 800d9e2:	9b02      	ldr	r3, [sp, #8]
 800d9e4:	6153      	str	r3, [r2, #20]
 800d9e6:	9b07      	ldr	r3, [sp, #28]
 800d9e8:	61d6      	str	r6, [r2, #28]
 800d9ea:	2000      	movs	r0, #0
 800d9ec:	f8c2 a010 	str.w	sl, [r2, #16]
 800d9f0:	6193      	str	r3, [r2, #24]
 800d9f2:	b009      	add	sp, #36	; 0x24
 800d9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9f8:	20000000 	.word	0x20000000
 800d9fc:	000f000a 	.word	0x000f000a
 800da00:	00060003 	.word	0x00060003
 800da04:	00150019 	.word	0x00150019
 800da08:	00190015 	.word	0x00190015
 800da0c:	00030006 	.word	0x00030006
 800da10:	000a000f 	.word	0x000a000f

0800da14 <D64_GENERIC>:
 800da14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da18:	b089      	sub	sp, #36	; 0x24
 800da1a:	6913      	ldr	r3, [r2, #16]
 800da1c:	6895      	ldr	r5, [r2, #8]
 800da1e:	9303      	str	r3, [sp, #12]
 800da20:	9501      	str	r5, [sp, #4]
 800da22:	6953      	ldr	r3, [r2, #20]
 800da24:	68d5      	ldr	r5, [r2, #12]
 800da26:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800da28:	9304      	str	r3, [sp, #16]
 800da2a:	9500      	str	r5, [sp, #0]
 800da2c:	6993      	ldr	r3, [r2, #24]
 800da2e:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800da30:	9307      	str	r3, [sp, #28]
 800da32:	9505      	str	r5, [sp, #20]
 800da34:	69d3      	ldr	r3, [r2, #28]
 800da36:	9106      	str	r1, [sp, #24]
 800da38:	2c00      	cmp	r4, #0
 800da3a:	f000 80d9 	beq.w	800dbf0 <D64_GENERIC+0x1dc>
 800da3e:	6a11      	ldr	r1, [r2, #32]
 800da40:	9102      	str	r1, [sp, #8]
 800da42:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800dc30 <D64_GENERIC+0x21c>
 800da46:	f04f 0c00 	mov.w	ip, #0
 800da4a:	4681      	mov	r9, r0
 800da4c:	e0c1      	b.n	800dbd2 <D64_GENERIC+0x1be>
 800da4e:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800da52:	4274      	negs	r4, r6
 800da54:	eb09 0708 	add.w	r7, r9, r8
 800da58:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800da5c:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 800da60:	5d38      	ldrb	r0, [r7, r4]
 800da62:	5d29      	ldrb	r1, [r5, r4]
 800da64:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 800da68:	f819 a008 	ldrb.w	sl, [r9, r8]
 800da6c:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800da70:	f899 7000 	ldrb.w	r7, [r9]
 800da74:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 800da78:	4425      	add	r5, r4
 800da7a:	0409      	lsls	r1, r1, #16
 800da7c:	0400      	lsls	r0, r0, #16
 800da7e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800da82:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800da86:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800da8a:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800da8e:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800da92:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800da96:	4459      	add	r1, fp
 800da98:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800da9c:	4438      	add	r0, r7
 800da9e:	b2c5      	uxtb	r5, r0
 800daa0:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800daa4:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 800daa8:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800daac:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800dab0:	0e00      	lsrs	r0, r0, #24
 800dab2:	eb03 0806 	add.w	r8, r3, r6
 800dab6:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800daba:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800dabe:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800dac2:	b2c8      	uxtb	r0, r1
 800dac4:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800dac8:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800dacc:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 800dad0:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 800dad4:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800dad8:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800dadc:	0e09      	lsrs	r1, r1, #24
 800dade:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800dae2:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800dae6:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800daea:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800daee:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800daf2:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800daf6:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800dafa:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800dafe:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800db02:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800db06:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800db0a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800db0e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800db12:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800db16:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800db1a:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800db1e:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800db22:	0a8b      	lsrs	r3, r1, #10
 800db24:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800db28:	4939      	ldr	r1, [pc, #228]	; (800dc10 <D64_GENERIC+0x1fc>)
 800db2a:	9c00      	ldr	r4, [sp, #0]
 800db2c:	fb28 4101 	smlad	r1, r8, r1, r4
 800db30:	4c38      	ldr	r4, [pc, #224]	; (800dc14 <D64_GENERIC+0x200>)
 800db32:	fb27 1104 	smlad	r1, r7, r4, r1
 800db36:	4c38      	ldr	r4, [pc, #224]	; (800dc18 <D64_GENERIC+0x204>)
 800db38:	fb20 1104 	smlad	r1, r0, r4, r1
 800db3c:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800db40:	fb2a 1106 	smlad	r1, sl, r6, r1
 800db44:	4c35      	ldr	r4, [pc, #212]	; (800dc1c <D64_GENERIC+0x208>)
 800db46:	9d01      	ldr	r5, [sp, #4]
 800db48:	fb28 5404 	smlad	r4, r8, r4, r5
 800db4c:	4d33      	ldr	r5, [pc, #204]	; (800dc1c <D64_GENERIC+0x208>)
 800db4e:	fb2a 4415 	smladx	r4, sl, r5, r4
 800db52:	4d33      	ldr	r5, [pc, #204]	; (800dc20 <D64_GENERIC+0x20c>)
 800db54:	fb27 4405 	smlad	r4, r7, r5, r4
 800db58:	fb20 4415 	smladx	r4, r0, r5, r4
 800db5c:	2501      	movs	r5, #1
 800db5e:	9400      	str	r4, [sp, #0]
 800db60:	fb28 f805 	smuad	r8, r8, r5
 800db64:	4c2f      	ldr	r4, [pc, #188]	; (800dc24 <D64_GENERIC+0x210>)
 800db66:	fb27 8704 	smlad	r7, r7, r4, r8
 800db6a:	4c2f      	ldr	r4, [pc, #188]	; (800dc28 <D64_GENERIC+0x214>)
 800db6c:	fb20 7004 	smlad	r0, r0, r4, r7
 800db70:	4c2e      	ldr	r4, [pc, #184]	; (800dc2c <D64_GENERIC+0x218>)
 800db72:	fb2a 0004 	smlad	r0, sl, r4, r0
 800db76:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800db7a:	9902      	ldr	r1, [sp, #8]
 800db7c:	9001      	str	r0, [sp, #4]
 800db7e:	b189      	cbz	r1, 800dba4 <D64_GENERIC+0x190>
 800db80:	9803      	ldr	r0, [sp, #12]
 800db82:	9c04      	ldr	r4, [sp, #16]
 800db84:	9604      	str	r6, [sp, #16]
 800db86:	4430      	add	r0, r6
 800db88:	1b00      	subs	r0, r0, r4
 800db8a:	17c5      	asrs	r5, r0, #31
 800db8c:	460f      	mov	r7, r1
 800db8e:	fba0 0101 	umull	r0, r1, r0, r1
 800db92:	fb07 1105 	mla	r1, r7, r5, r1
 800db96:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800db9a:	f141 0100 	adc.w	r1, r1, #0
 800db9e:	0049      	lsls	r1, r1, #1
 800dba0:	9103      	str	r1, [sp, #12]
 800dba2:	460e      	mov	r6, r1
 800dba4:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800dba6:	9905      	ldr	r1, [sp, #20]
 800dba8:	9806      	ldr	r0, [sp, #24]
 800dbaa:	02b6      	lsls	r6, r6, #10
 800dbac:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800dbb0:	f04f 0800 	mov.w	r8, #0
 800dbb4:	fb0c f404 	mul.w	r4, ip, r4
 800dbb8:	fbc1 7806 	smlal	r7, r8, r1, r6
 800dbbc:	4641      	mov	r1, r8
 800dbbe:	1089      	asrs	r1, r1, #2
 800dbc0:	f301 010f 	ssat	r1, #16, r1
 800dbc4:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800dbc8:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800dbca:	f10c 0c01 	add.w	ip, ip, #1
 800dbce:	4561      	cmp	r1, ip
 800dbd0:	dd0e      	ble.n	800dbf0 <D64_GENERIC+0x1dc>
 800dbd2:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 800dbd4:	2e01      	cmp	r6, #1
 800dbd6:	f47f af3a 	bne.w	800da4e <D64_GENERIC+0x3a>
 800dbda:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800dbdc:	06b4      	lsls	r4, r6, #26
 800dbde:	e899 0003 	ldmia.w	r9, {r0, r1}
 800dbe2:	f109 0908 	add.w	r9, r9, #8
 800dbe6:	f57f af5a 	bpl.w	800da9e <D64_GENERIC+0x8a>
 800dbea:	ba40      	rev16	r0, r0
 800dbec:	ba49      	rev16	r1, r1
 800dbee:	e756      	b.n	800da9e <D64_GENERIC+0x8a>
 800dbf0:	61d3      	str	r3, [r2, #28]
 800dbf2:	9b03      	ldr	r3, [sp, #12]
 800dbf4:	9901      	ldr	r1, [sp, #4]
 800dbf6:	6113      	str	r3, [r2, #16]
 800dbf8:	9b04      	ldr	r3, [sp, #16]
 800dbfa:	6091      	str	r1, [r2, #8]
 800dbfc:	6153      	str	r3, [r2, #20]
 800dbfe:	9900      	ldr	r1, [sp, #0]
 800dc00:	9b07      	ldr	r3, [sp, #28]
 800dc02:	60d1      	str	r1, [r2, #12]
 800dc04:	2000      	movs	r0, #0
 800dc06:	6193      	str	r3, [r2, #24]
 800dc08:	b009      	add	sp, #36	; 0x24
 800dc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc0e:	bf00      	nop
 800dc10:	001c0015 	.word	0x001c0015
 800dc14:	000f000a 	.word	0x000f000a
 800dc18:	00060003 	.word	0x00060003
 800dc1c:	0024002a 	.word	0x0024002a
 800dc20:	002e0030 	.word	0x002e0030
 800dc24:	00030006 	.word	0x00030006
 800dc28:	000a000f 	.word	0x000a000f
 800dc2c:	0015001c 	.word	0x0015001c
 800dc30:	20000000 	.word	0x20000000

0800dc34 <D80_GENERIC>:
 800dc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc38:	b08b      	sub	sp, #44	; 0x2c
 800dc3a:	6914      	ldr	r4, [r2, #16]
 800dc3c:	9404      	str	r4, [sp, #16]
 800dc3e:	6954      	ldr	r4, [r2, #20]
 800dc40:	9405      	str	r4, [sp, #20]
 800dc42:	6994      	ldr	r4, [r2, #24]
 800dc44:	9409      	str	r4, [sp, #36]	; 0x24
 800dc46:	6894      	ldr	r4, [r2, #8]
 800dc48:	9402      	str	r4, [sp, #8]
 800dc4a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800dc4c:	68d4      	ldr	r4, [r2, #12]
 800dc4e:	9401      	str	r4, [sp, #4]
 800dc50:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800dc52:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800dc56:	9406      	str	r4, [sp, #24]
 800dc58:	9107      	str	r1, [sp, #28]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	f000 810f 	beq.w	800de7e <D80_GENERIC+0x24a>
 800dc60:	6a13      	ldr	r3, [r2, #32]
 800dc62:	9308      	str	r3, [sp, #32]
 800dc64:	2300      	movs	r3, #0
 800dc66:	9200      	str	r2, [sp, #0]
 800dc68:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800ded0 <D80_GENERIC+0x29c>
 800dc6c:	f8cd b00c 	str.w	fp, [sp, #12]
 800dc70:	461a      	mov	r2, r3
 800dc72:	e0ed      	b.n	800de50 <D80_GENERIC+0x21c>
 800dc74:	fa5f fc8c 	uxtb.w	ip, ip
 800dc78:	fa0f f48c 	sxth.w	r4, ip
 800dc7c:	0066      	lsls	r6, r4, #1
 800dc7e:	eb06 0804 	add.w	r8, r6, r4
 800dc82:	f1cc 0500 	rsb	r5, ip, #0
 800dc86:	eb00 0108 	add.w	r1, r0, r8
 800dc8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800dc8e:	194b      	adds	r3, r1, r5
 800dc90:	5d49      	ldrb	r1, [r1, r5]
 800dc92:	f810 a008 	ldrb.w	sl, [r0, r8]
 800dc96:	f813 b004 	ldrb.w	fp, [r3, r4]
 800dc9a:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800dc9e:	f890 8000 	ldrb.w	r8, [r0]
 800dca2:	eb03 0e04 	add.w	lr, r3, r4
 800dca6:	eb0e 0705 	add.w	r7, lr, r5
 800dcaa:	0409      	lsls	r1, r1, #16
 800dcac:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800dcb0:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800dcb4:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800dcb8:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800dcbc:	eb0a 0004 	add.w	r0, sl, r4
 800dcc0:	041b      	lsls	r3, r3, #16
 800dcc2:	f81a a004 	ldrb.w	sl, [sl, r4]
 800dcc6:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800dcca:	5d44      	ldrb	r4, [r0, r5]
 800dccc:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800dcd0:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800dcd4:	4428      	add	r0, r5
 800dcd6:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800dcda:	4441      	add	r1, r8
 800dcdc:	4430      	add	r0, r6
 800dcde:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800dce2:	441f      	add	r7, r3
 800dce4:	b2cd      	uxtb	r5, r1
 800dce6:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800dcea:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800dcee:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800dcf2:	9b03      	ldr	r3, [sp, #12]
 800dcf4:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800dcf8:	0e09      	lsrs	r1, r1, #24
 800dcfa:	4433      	add	r3, r6
 800dcfc:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800dd00:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800dd04:	b2fd      	uxtb	r5, r7
 800dd06:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800dd0a:	469b      	mov	fp, r3
 800dd0c:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800dd10:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800dd14:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800dd18:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800dd1c:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800dd20:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800dd24:	0e3b      	lsrs	r3, r7, #24
 800dd26:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800dd2a:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800dd2e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800dd32:	fa5f fe84 	uxtb.w	lr, r4
 800dd36:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800dd3a:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800dd3e:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800dd42:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800dd46:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800dd4a:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800dd4e:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800dd52:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800dd56:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800dd5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd5e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800dd62:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800dd66:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800dd6a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800dd6e:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800dd72:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800dd76:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800dd7a:	0aa3      	lsrs	r3, r4, #10
 800dd7c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800dd80:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800dd84:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800dd88:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800dd8c:	9303      	str	r3, [sp, #12]
 800dd8e:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800dd92:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800dd96:	4b42      	ldr	r3, [pc, #264]	; (800dea0 <D80_GENERIC+0x26c>)
 800dd98:	9901      	ldr	r1, [sp, #4]
 800dd9a:	fb2b 1303 	smlad	r3, fp, r3, r1
 800dd9e:	4941      	ldr	r1, [pc, #260]	; (800dea4 <D80_GENERIC+0x270>)
 800dda0:	fb28 3301 	smlad	r3, r8, r1, r3
 800dda4:	4940      	ldr	r1, [pc, #256]	; (800dea8 <D80_GENERIC+0x274>)
 800dda6:	fb2c 3301 	smlad	r3, ip, r1, r3
 800ddaa:	4940      	ldr	r1, [pc, #256]	; (800deac <D80_GENERIC+0x278>)
 800ddac:	fb27 3301 	smlad	r3, r7, r1, r3
 800ddb0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800ddb4:	fb2e 3301 	smlad	r3, lr, r1, r3
 800ddb8:	493d      	ldr	r1, [pc, #244]	; (800deb0 <D80_GENERIC+0x27c>)
 800ddba:	9c02      	ldr	r4, [sp, #8]
 800ddbc:	fb2b 4401 	smlad	r4, fp, r1, r4
 800ddc0:	493c      	ldr	r1, [pc, #240]	; (800deb4 <D80_GENERIC+0x280>)
 800ddc2:	fb28 4401 	smlad	r4, r8, r1, r4
 800ddc6:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800ddca:	fb2c 4101 	smlad	r1, ip, r1, r4
 800ddce:	4c3a      	ldr	r4, [pc, #232]	; (800deb8 <D80_GENERIC+0x284>)
 800ddd0:	fb27 1104 	smlad	r1, r7, r4, r1
 800ddd4:	4c39      	ldr	r4, [pc, #228]	; (800debc <D80_GENERIC+0x288>)
 800ddd6:	fb2e 1104 	smlad	r1, lr, r4, r1
 800ddda:	9101      	str	r1, [sp, #4]
 800dddc:	2101      	movs	r1, #1
 800ddde:	fb2b fb01 	smuad	fp, fp, r1
 800dde2:	4937      	ldr	r1, [pc, #220]	; (800dec0 <D80_GENERIC+0x28c>)
 800dde4:	fb28 b801 	smlad	r8, r8, r1, fp
 800dde8:	4d36      	ldr	r5, [pc, #216]	; (800dec4 <D80_GENERIC+0x290>)
 800ddea:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800ddee:	4d36      	ldr	r5, [pc, #216]	; (800dec8 <D80_GENERIC+0x294>)
 800ddf0:	fb27 c705 	smlad	r7, r7, r5, ip
 800ddf4:	4d35      	ldr	r5, [pc, #212]	; (800decc <D80_GENERIC+0x298>)
 800ddf6:	fb2e 7105 	smlad	r1, lr, r5, r7
 800ddfa:	9102      	str	r1, [sp, #8]
 800ddfc:	9908      	ldr	r1, [sp, #32]
 800ddfe:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800de02:	b181      	cbz	r1, 800de26 <D80_GENERIC+0x1f2>
 800de04:	9c04      	ldr	r4, [sp, #16]
 800de06:	9d05      	ldr	r5, [sp, #20]
 800de08:	9305      	str	r3, [sp, #20]
 800de0a:	441c      	add	r4, r3
 800de0c:	1b64      	subs	r4, r4, r5
 800de0e:	17e7      	asrs	r7, r4, #31
 800de10:	fba4 4501 	umull	r4, r5, r4, r1
 800de14:	fb01 5507 	mla	r5, r1, r7, r5
 800de18:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800de1c:	f145 0500 	adc.w	r5, r5, #0
 800de20:	0069      	lsls	r1, r5, #1
 800de22:	9104      	str	r1, [sp, #16]
 800de24:	460b      	mov	r3, r1
 800de26:	9e00      	ldr	r6, [sp, #0]
 800de28:	9f06      	ldr	r7, [sp, #24]
 800de2a:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800de2c:	025b      	lsls	r3, r3, #9
 800de2e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800de32:	2500      	movs	r5, #0
 800de34:	fb02 f101 	mul.w	r1, r2, r1
 800de38:	fbc7 4503 	smlal	r4, r5, r7, r3
 800de3c:	9c07      	ldr	r4, [sp, #28]
 800de3e:	10ab      	asrs	r3, r5, #2
 800de40:	f303 030f 	ssat	r3, #16, r3
 800de44:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800de48:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800de4a:	3201      	adds	r2, #1
 800de4c:	4293      	cmp	r3, r2
 800de4e:	dd13      	ble.n	800de78 <D80_GENERIC+0x244>
 800de50:	9b00      	ldr	r3, [sp, #0]
 800de52:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800de56:	f1bc 0f01 	cmp.w	ip, #1
 800de5a:	f47f af0b 	bne.w	800dc74 <D80_GENERIC+0x40>
 800de5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de60:	6884      	ldr	r4, [r0, #8]
 800de62:	069b      	lsls	r3, r3, #26
 800de64:	e890 0082 	ldmia.w	r0, {r1, r7}
 800de68:	f100 000a 	add.w	r0, r0, #10
 800de6c:	f57f af3a 	bpl.w	800dce4 <D80_GENERIC+0xb0>
 800de70:	ba49      	rev16	r1, r1
 800de72:	ba7f      	rev16	r7, r7
 800de74:	ba64      	rev16	r4, r4
 800de76:	e735      	b.n	800dce4 <D80_GENERIC+0xb0>
 800de78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800de7c:	4632      	mov	r2, r6
 800de7e:	9b02      	ldr	r3, [sp, #8]
 800de80:	6093      	str	r3, [r2, #8]
 800de82:	9b01      	ldr	r3, [sp, #4]
 800de84:	60d3      	str	r3, [r2, #12]
 800de86:	9b04      	ldr	r3, [sp, #16]
 800de88:	6113      	str	r3, [r2, #16]
 800de8a:	9b05      	ldr	r3, [sp, #20]
 800de8c:	6153      	str	r3, [r2, #20]
 800de8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de90:	f8c2 b01c 	str.w	fp, [r2, #28]
 800de94:	2000      	movs	r0, #0
 800de96:	6193      	str	r3, [r2, #24]
 800de98:	b00b      	add	sp, #44	; 0x2c
 800de9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de9e:	bf00      	nop
 800dea0:	002d0024 	.word	0x002d0024
 800dea4:	001c0015 	.word	0x001c0015
 800dea8:	000f000a 	.word	0x000f000a
 800deac:	00060003 	.word	0x00060003
 800deb0:	0037003f 	.word	0x0037003f
 800deb4:	00450049 	.word	0x00450049
 800deb8:	00490045 	.word	0x00490045
 800debc:	003f0037 	.word	0x003f0037
 800dec0:	00030006 	.word	0x00030006
 800dec4:	000a000f 	.word	0x000a000f
 800dec8:	0015001c 	.word	0x0015001c
 800decc:	0024002d 	.word	0x0024002d
 800ded0:	20000000 	.word	0x20000000

0800ded4 <D128_GENERIC>:
 800ded4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ded8:	b093      	sub	sp, #76	; 0x4c
 800deda:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800dedc:	9005      	str	r0, [sp, #20]
 800dede:	4610      	mov	r0, r2
 800dee0:	9201      	str	r2, [sp, #4]
 800dee2:	6912      	ldr	r2, [r2, #16]
 800dee4:	920c      	str	r2, [sp, #48]	; 0x30
 800dee6:	4602      	mov	r2, r0
 800dee8:	6940      	ldr	r0, [r0, #20]
 800deea:	900d      	str	r0, [sp, #52]	; 0x34
 800deec:	4610      	mov	r0, r2
 800deee:	4614      	mov	r4, r2
 800def0:	6992      	ldr	r2, [r2, #24]
 800def2:	9211      	str	r2, [sp, #68]	; 0x44
 800def4:	69c2      	ldr	r2, [r0, #28]
 800def6:	9202      	str	r2, [sp, #8]
 800def8:	68e2      	ldr	r2, [r4, #12]
 800defa:	6880      	ldr	r0, [r0, #8]
 800defc:	9203      	str	r2, [sp, #12]
 800defe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800df00:	9004      	str	r0, [sp, #16]
 800df02:	920e      	str	r2, [sp, #56]	; 0x38
 800df04:	910f      	str	r1, [sp, #60]	; 0x3c
 800df06:	2b00      	cmp	r3, #0
 800df08:	f000 819b 	beq.w	800e242 <D128_GENERIC+0x36e>
 800df0c:	6a23      	ldr	r3, [r4, #32]
 800df0e:	9310      	str	r3, [sp, #64]	; 0x40
 800df10:	2300      	movs	r3, #0
 800df12:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 800e2bc <D128_GENERIC+0x3e8>
 800df16:	9306      	str	r3, [sp, #24]
 800df18:	e17a      	b.n	800e210 <D128_GENERIC+0x33c>
 800df1a:	b2d2      	uxtb	r2, r2
 800df1c:	9d05      	ldr	r5, [sp, #20]
 800df1e:	b214      	sxth	r4, r2
 800df20:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800df24:	4250      	negs	r0, r2
 800df26:	eb05 010a 	add.w	r1, r5, sl
 800df2a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800df2e:	eb01 0800 	add.w	r8, r1, r0
 800df32:	eb0b 0c04 	add.w	ip, fp, r4
 800df36:	eb08 070c 	add.w	r7, r8, ip
 800df3a:	183b      	adds	r3, r7, r0
 800df3c:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800df40:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 800df44:	eb0e 0604 	add.w	r6, lr, r4
 800df48:	9307      	str	r3, [sp, #28]
 800df4a:	1833      	adds	r3, r6, r0
 800df4c:	9305      	str	r3, [sp, #20]
 800df4e:	462b      	mov	r3, r5
 800df50:	f815 a00a 	ldrb.w	sl, [r5, sl]
 800df54:	f8cd a020 	str.w	sl, [sp, #32]
 800df58:	f818 a00c 	ldrb.w	sl, [r8, ip]
 800df5c:	f813 c002 	ldrb.w	ip, [r3, r2]
 800df60:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800df64:	5c3a      	ldrb	r2, [r7, r0]
 800df66:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800df6a:	781f      	ldrb	r7, [r3, #0]
 800df6c:	9b07      	ldr	r3, [sp, #28]
 800df6e:	9d05      	ldr	r5, [sp, #20]
 800df70:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800df74:	5c09      	ldrb	r1, [r1, r0]
 800df76:	9709      	str	r7, [sp, #36]	; 0x24
 800df78:	9307      	str	r3, [sp, #28]
 800df7a:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800df7e:	5c33      	ldrb	r3, [r6, r0]
 800df80:	0412      	lsls	r2, r2, #16
 800df82:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800df86:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800df8a:	9d08      	ldr	r5, [sp, #32]
 800df8c:	eb06 0a04 	add.w	sl, r6, r4
 800df90:	0409      	lsls	r1, r1, #16
 800df92:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800df96:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800df9a:	5d36      	ldrb	r6, [r6, r4]
 800df9c:	9c05      	ldr	r4, [sp, #20]
 800df9e:	042d      	lsls	r5, r5, #16
 800dfa0:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800dfa4:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800dfa8:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800dfac:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800dfb0:	eb0a 0c00 	add.w	ip, sl, r0
 800dfb4:	041b      	lsls	r3, r3, #16
 800dfb6:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800dfba:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800dfbe:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800dfc2:	9d07      	ldr	r5, [sp, #28]
 800dfc4:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800dfc8:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800dfcc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800dfce:	4458      	add	r0, fp
 800dfd0:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800dfd4:	9005      	str	r0, [sp, #20]
 800dfd6:	4439      	add	r1, r7
 800dfd8:	442a      	add	r2, r5
 800dfda:	44b2      	add	sl, r6
 800dfdc:	1918      	adds	r0, r3, r4
 800dfde:	b2cb      	uxtb	r3, r1
 800dfe0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800dfe4:	9e02      	ldr	r6, [sp, #8]
 800dfe6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800dfea:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800dfee:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800dff2:	441e      	add	r6, r3
 800dff4:	0e09      	lsrs	r1, r1, #24
 800dff6:	4633      	mov	r3, r6
 800dff8:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800dffc:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800e000:	b2d4      	uxtb	r4, r2
 800e002:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e006:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800e00a:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800e00e:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800e012:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e016:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800e01a:	0e12      	lsrs	r2, r2, #24
 800e01c:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800e020:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800e024:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800e028:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800e02c:	9702      	str	r7, [sp, #8]
 800e02e:	b2c2      	uxtb	r2, r0
 800e030:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800e034:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800e038:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800e03c:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800e040:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800e044:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800e048:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800e04c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800e050:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800e054:	0e00      	lsrs	r0, r0, #24
 800e056:	fa5f f68a 	uxtb.w	r6, sl
 800e05a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e05e:	9309      	str	r3, [sp, #36]	; 0x24
 800e060:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800e064:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800e068:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800e06c:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800e070:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e074:	950a      	str	r5, [sp, #40]	; 0x28
 800e076:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800e07a:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800e07e:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800e082:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e086:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800e08a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e08e:	920b      	str	r2, [sp, #44]	; 0x2c
 800e090:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800e094:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e096:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800e09a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800e09e:	9307      	str	r3, [sp, #28]
 800e0a0:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e0a4:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800e0a8:	9b02      	ldr	r3, [sp, #8]
 800e0aa:	f8cd c008 	str.w	ip, [sp, #8]
 800e0ae:	4694      	mov	ip, r2
 800e0b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0b2:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800e0b6:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800e0ba:	9a02      	ldr	r2, [sp, #8]
 800e0bc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e0c0:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800e0c4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e0c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e0ca:	f8cd a020 	str.w	sl, [sp, #32]
 800e0ce:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e0d2:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800e0d6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e0da:	9b07      	ldr	r3, [sp, #28]
 800e0dc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800e0e0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800e0e4:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 800e0e8:	9a08      	ldr	r2, [sp, #32]
 800e0ea:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e0ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e0f2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800e0f6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e0fa:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800e0fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800e102:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800e106:	0a96      	lsrs	r6, r2, #10
 800e108:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e10c:	9602      	str	r6, [sp, #8]
 800e10e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800e112:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800e116:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800e11a:	4e53      	ldr	r6, [pc, #332]	; (800e268 <D128_GENERIC+0x394>)
 800e11c:	9f03      	ldr	r7, [sp, #12]
 800e11e:	fb2c 7606 	smlad	r6, ip, r6, r7
 800e122:	4f52      	ldr	r7, [pc, #328]	; (800e26c <D128_GENERIC+0x398>)
 800e124:	fb2a 6607 	smlad	r6, sl, r7, r6
 800e128:	4f51      	ldr	r7, [pc, #324]	; (800e270 <D128_GENERIC+0x39c>)
 800e12a:	fb21 6607 	smlad	r6, r1, r7, r6
 800e12e:	4f51      	ldr	r7, [pc, #324]	; (800e274 <D128_GENERIC+0x3a0>)
 800e130:	fb24 6607 	smlad	r6, r4, r7, r6
 800e134:	4f50      	ldr	r7, [pc, #320]	; (800e278 <D128_GENERIC+0x3a4>)
 800e136:	fb28 6607 	smlad	r6, r8, r7, r6
 800e13a:	4f50      	ldr	r7, [pc, #320]	; (800e27c <D128_GENERIC+0x3a8>)
 800e13c:	fb20 6607 	smlad	r6, r0, r7, r6
 800e140:	4f4f      	ldr	r7, [pc, #316]	; (800e280 <D128_GENERIC+0x3ac>)
 800e142:	fb23 6607 	smlad	r6, r3, r7, r6
 800e146:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800e14a:	fb25 6607 	smlad	r6, r5, r7, r6
 800e14e:	4f4d      	ldr	r7, [pc, #308]	; (800e284 <D128_GENERIC+0x3b0>)
 800e150:	9a04      	ldr	r2, [sp, #16]
 800e152:	fb2c 2e07 	smlad	lr, ip, r7, r2
 800e156:	4a4c      	ldr	r2, [pc, #304]	; (800e288 <D128_GENERIC+0x3b4>)
 800e158:	fb2a ee02 	smlad	lr, sl, r2, lr
 800e15c:	4f4b      	ldr	r7, [pc, #300]	; (800e28c <D128_GENERIC+0x3b8>)
 800e15e:	fb21 ee07 	smlad	lr, r1, r7, lr
 800e162:	4f4b      	ldr	r7, [pc, #300]	; (800e290 <D128_GENERIC+0x3bc>)
 800e164:	fb24 ee07 	smlad	lr, r4, r7, lr
 800e168:	4f4a      	ldr	r7, [pc, #296]	; (800e294 <D128_GENERIC+0x3c0>)
 800e16a:	fb28 ee07 	smlad	lr, r8, r7, lr
 800e16e:	4f4a      	ldr	r7, [pc, #296]	; (800e298 <D128_GENERIC+0x3c4>)
 800e170:	fb20 ee07 	smlad	lr, r0, r7, lr
 800e174:	4f49      	ldr	r7, [pc, #292]	; (800e29c <D128_GENERIC+0x3c8>)
 800e176:	fb23 e707 	smlad	r7, r3, r7, lr
 800e17a:	f8df e144 	ldr.w	lr, [pc, #324]	; 800e2c0 <D128_GENERIC+0x3ec>
 800e17e:	fb25 720e 	smlad	r2, r5, lr, r7
 800e182:	f04f 0b01 	mov.w	fp, #1
 800e186:	9203      	str	r2, [sp, #12]
 800e188:	fb2c fb0b 	smuad	fp, ip, fp
 800e18c:	4f44      	ldr	r7, [pc, #272]	; (800e2a0 <D128_GENERIC+0x3cc>)
 800e18e:	fb2a ba07 	smlad	sl, sl, r7, fp
 800e192:	4f44      	ldr	r7, [pc, #272]	; (800e2a4 <D128_GENERIC+0x3d0>)
 800e194:	fb21 aa07 	smlad	sl, r1, r7, sl
 800e198:	4f43      	ldr	r7, [pc, #268]	; (800e2a8 <D128_GENERIC+0x3d4>)
 800e19a:	fb24 aa07 	smlad	sl, r4, r7, sl
 800e19e:	4f43      	ldr	r7, [pc, #268]	; (800e2ac <D128_GENERIC+0x3d8>)
 800e1a0:	fb28 a707 	smlad	r7, r8, r7, sl
 800e1a4:	4a42      	ldr	r2, [pc, #264]	; (800e2b0 <D128_GENERIC+0x3dc>)
 800e1a6:	fb20 7702 	smlad	r7, r0, r2, r7
 800e1aa:	4a42      	ldr	r2, [pc, #264]	; (800e2b4 <D128_GENERIC+0x3e0>)
 800e1ac:	fb23 7702 	smlad	r7, r3, r2, r7
 800e1b0:	4b41      	ldr	r3, [pc, #260]	; (800e2b8 <D128_GENERIC+0x3e4>)
 800e1b2:	fb25 7303 	smlad	r3, r5, r3, r7
 800e1b6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e1b8:	9304      	str	r3, [sp, #16]
 800e1ba:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800e1be:	b185      	cbz	r5, 800e1e2 <D128_GENERIC+0x30e>
 800e1c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e1c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e1c4:	960d      	str	r6, [sp, #52]	; 0x34
 800e1c6:	4432      	add	r2, r6
 800e1c8:	1a52      	subs	r2, r2, r1
 800e1ca:	17d1      	asrs	r1, r2, #31
 800e1cc:	fba2 2305 	umull	r2, r3, r2, r5
 800e1d0:	fb05 3301 	mla	r3, r5, r1, r3
 800e1d4:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800e1d8:	f143 0300 	adc.w	r3, r3, #0
 800e1dc:	005b      	lsls	r3, r3, #1
 800e1de:	930c      	str	r3, [sp, #48]	; 0x30
 800e1e0:	461e      	mov	r6, r3
 800e1e2:	9801      	ldr	r0, [sp, #4]
 800e1e4:	9c06      	ldr	r4, [sp, #24]
 800e1e6:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 800e1e8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800e1ea:	01f6      	lsls	r6, r6, #7
 800e1ec:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	fbc5 2306 	smlal	r2, r3, r5, r6
 800e1f6:	fb04 f101 	mul.w	r1, r4, r1
 800e1fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e1fc:	109b      	asrs	r3, r3, #2
 800e1fe:	f303 030f 	ssat	r3, #16, r3
 800e202:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800e206:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800e208:	1c62      	adds	r2, r4, #1
 800e20a:	4293      	cmp	r3, r2
 800e20c:	9206      	str	r2, [sp, #24]
 800e20e:	dd18      	ble.n	800e242 <D128_GENERIC+0x36e>
 800e210:	9b01      	ldr	r3, [sp, #4]
 800e212:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800e214:	2a01      	cmp	r2, #1
 800e216:	f47f ae80 	bne.w	800df1a <D128_GENERIC+0x46>
 800e21a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e21c:	9d05      	ldr	r5, [sp, #20]
 800e21e:	069b      	lsls	r3, r3, #26
 800e220:	6829      	ldr	r1, [r5, #0]
 800e222:	686a      	ldr	r2, [r5, #4]
 800e224:	68a8      	ldr	r0, [r5, #8]
 800e226:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800e22a:	f105 0410 	add.w	r4, r5, #16
 800e22e:	d506      	bpl.n	800e23e <D128_GENERIC+0x36a>
 800e230:	ba49      	rev16	r1, r1
 800e232:	ba52      	rev16	r2, r2
 800e234:	ba40      	rev16	r0, r0
 800e236:	fa9a fa9a 	rev16.w	sl, sl
 800e23a:	9405      	str	r4, [sp, #20]
 800e23c:	e6cf      	b.n	800dfde <D128_GENERIC+0x10a>
 800e23e:	9405      	str	r4, [sp, #20]
 800e240:	e6cd      	b.n	800dfde <D128_GENERIC+0x10a>
 800e242:	9a01      	ldr	r2, [sp, #4]
 800e244:	9904      	ldr	r1, [sp, #16]
 800e246:	6091      	str	r1, [r2, #8]
 800e248:	9903      	ldr	r1, [sp, #12]
 800e24a:	60d1      	str	r1, [r2, #12]
 800e24c:	9b02      	ldr	r3, [sp, #8]
 800e24e:	61d3      	str	r3, [r2, #28]
 800e250:	4611      	mov	r1, r2
 800e252:	4613      	mov	r3, r2
 800e254:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e256:	610a      	str	r2, [r1, #16]
 800e258:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e25a:	6159      	str	r1, [r3, #20]
 800e25c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e25e:	6199      	str	r1, [r3, #24]
 800e260:	2000      	movs	r0, #0
 800e262:	b013      	add	sp, #76	; 0x4c
 800e264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e268:	00780069 	.word	0x00780069
 800e26c:	005b004e 	.word	0x005b004e
 800e270:	00420037 	.word	0x00420037
 800e274:	002d0024 	.word	0x002d0024
 800e278:	001c0015 	.word	0x001c0015
 800e27c:	000f000a 	.word	0x000f000a
 800e280:	00060003 	.word	0x00060003
 800e284:	00880096 	.word	0x00880096
 800e288:	00a200ac 	.word	0x00a200ac
 800e28c:	00b400ba 	.word	0x00b400ba
 800e290:	00be00c0 	.word	0x00be00c0
 800e294:	00c000be 	.word	0x00c000be
 800e298:	00ba00b4 	.word	0x00ba00b4
 800e29c:	00ac00a2 	.word	0x00ac00a2
 800e2a0:	00030006 	.word	0x00030006
 800e2a4:	000a000f 	.word	0x000a000f
 800e2a8:	0015001c 	.word	0x0015001c
 800e2ac:	0024002d 	.word	0x0024002d
 800e2b0:	00370042 	.word	0x00370042
 800e2b4:	004e005b 	.word	0x004e005b
 800e2b8:	00690078 	.word	0x00690078
 800e2bc:	20000000 	.word	0x20000000
 800e2c0:	00960088 	.word	0x00960088

0800e2c4 <D16_1CH_HTONS_VOL_HP>:
 800e2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c8:	4691      	mov	r9, r2
 800e2ca:	b083      	sub	sp, #12
 800e2cc:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800e2ce:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800e2d2:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800e2d6:	9300      	str	r3, [sp, #0]
 800e2d8:	4680      	mov	r8, r0
 800e2da:	f8d9 7014 	ldr.w	r7, [r9, #20]
 800e2de:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e2e2:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e2e6:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800e2ea:	9401      	str	r4, [sp, #4]
 800e2ec:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800e2f0:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800e2f4:	2a00      	cmp	r2, #0
 800e2f6:	d04e      	beq.n	800e396 <D16_1CH_HTONS_VOL_HP+0xd2>
 800e2f8:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800e3a4 <D16_1CH_HTONS_VOL_HP+0xe0>
 800e2fc:	1e8c      	subs	r4, r1, #2
 800e2fe:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800e302:	f858 2b02 	ldr.w	r2, [r8], #2
 800e306:	ba52      	rev16	r2, r2
 800e308:	b2d6      	uxtb	r6, r2
 800e30a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800e30e:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800e312:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800e316:	4413      	add	r3, r2
 800e318:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 800e31c:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800e320:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e324:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800e328:	0a93      	lsrs	r3, r2, #10
 800e32a:	4a1c      	ldr	r2, [pc, #112]	; (800e39c <D16_1CH_HTONS_VOL_HP+0xd8>)
 800e32c:	fb21 5202 	smlad	r2, r1, r2, r5
 800e330:	4d1b      	ldr	r5, [pc, #108]	; (800e3a0 <D16_1CH_HTONS_VOL_HP+0xdc>)
 800e332:	fb21 f505 	smuad	r5, r1, r5
 800e336:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800e33a:	4410      	add	r0, r2
 800e33c:	1bc0      	subs	r0, r0, r7
 800e33e:	17c7      	asrs	r7, r0, #31
 800e340:	fba0 010e 	umull	r0, r1, r0, lr
 800e344:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800e348:	fb0e 1107 	mla	r1, lr, r7, r1
 800e34c:	f141 0100 	adc.w	r1, r1, #0
 800e350:	0448      	lsls	r0, r1, #17
 800e352:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e356:	2700      	movs	r7, #0
 800e358:	fbc0 670a 	smlal	r6, r7, r0, sl
 800e35c:	45d8      	cmp	r8, fp
 800e35e:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800e362:	ea4f 01a7 	mov.w	r1, r7, asr #2
 800e366:	4617      	mov	r7, r2
 800e368:	f301 010f 	ssat	r1, #16, r1
 800e36c:	f824 1f02 	strh.w	r1, [r4, #2]!
 800e370:	d1c7      	bne.n	800e302 <D16_1CH_HTONS_VOL_HP+0x3e>
 800e372:	9901      	ldr	r1, [sp, #4]
 800e374:	f8c9 301c 	str.w	r3, [r9, #28]
 800e378:	9b00      	ldr	r3, [sp, #0]
 800e37a:	f8c9 0010 	str.w	r0, [r9, #16]
 800e37e:	2000      	movs	r0, #0
 800e380:	f8c9 5008 	str.w	r5, [r9, #8]
 800e384:	f8c9 100c 	str.w	r1, [r9, #12]
 800e388:	f8c9 2014 	str.w	r2, [r9, #20]
 800e38c:	f8c9 3018 	str.w	r3, [r9, #24]
 800e390:	b003      	add	sp, #12
 800e392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e396:	463a      	mov	r2, r7
 800e398:	4621      	mov	r1, r4
 800e39a:	e7eb      	b.n	800e374 <D16_1CH_HTONS_VOL_HP+0xb0>
 800e39c:	00030001 	.word	0x00030001
 800e3a0:	00010003 	.word	0x00010003
 800e3a4:	20000000 	.word	0x20000000

0800e3a8 <D24_1CH_HTONS_VOL_HP>:
 800e3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3ac:	b089      	sub	sp, #36	; 0x24
 800e3ae:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800e3b0:	6996      	ldr	r6, [r2, #24]
 800e3b2:	9304      	str	r3, [sp, #16]
 800e3b4:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800e3b6:	9207      	str	r2, [sp, #28]
 800e3b8:	6915      	ldr	r5, [r2, #16]
 800e3ba:	6954      	ldr	r4, [r2, #20]
 800e3bc:	9606      	str	r6, [sp, #24]
 800e3be:	6893      	ldr	r3, [r2, #8]
 800e3c0:	69d6      	ldr	r6, [r2, #28]
 800e3c2:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800e3c6:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800e3ca:	9a04      	ldr	r2, [sp, #16]
 800e3cc:	9705      	str	r7, [sp, #20]
 800e3ce:	2a00      	cmp	r2, #0
 800e3d0:	d07e      	beq.n	800e4d0 <D24_1CH_HTONS_VOL_HP+0x128>
 800e3d2:	f1a1 0b02 	sub.w	fp, r1, #2
 800e3d6:	2700      	movs	r7, #0
 800e3d8:	46a8      	mov	r8, r5
 800e3da:	f8cd b004 	str.w	fp, [sp, #4]
 800e3de:	4655      	mov	r5, sl
 800e3e0:	46e3      	mov	fp, ip
 800e3e2:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800e4dc <D24_1CH_HTONS_VOL_HP+0x134>
 800e3e6:	46ba      	mov	sl, r7
 800e3e8:	469c      	mov	ip, r3
 800e3ea:	e055      	b.n	800e498 <D24_1CH_HTONS_VOL_HP+0xf0>
 800e3ec:	7802      	ldrb	r2, [r0, #0]
 800e3ee:	78c3      	ldrb	r3, [r0, #3]
 800e3f0:	7841      	ldrb	r1, [r0, #1]
 800e3f2:	0212      	lsls	r2, r2, #8
 800e3f4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800e3f8:	440b      	add	r3, r1
 800e3fa:	3002      	adds	r0, #2
 800e3fc:	b2d9      	uxtb	r1, r3
 800e3fe:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800e402:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800e406:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800e40a:	0c1b      	lsrs	r3, r3, #16
 800e40c:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800e410:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800e414:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800e418:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800e41c:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800e420:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800e424:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800e428:	4a2a      	ldr	r2, [pc, #168]	; (800e4d4 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800e42a:	fb23 b102 	smlad	r1, r3, r2, fp
 800e42e:	4a2a      	ldr	r2, [pc, #168]	; (800e4d8 <D24_1CH_HTONS_VOL_HP+0x130>)
 800e430:	fb23 cb02 	smlad	fp, r3, r2, ip
 800e434:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800e438:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800e43c:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800e440:	2201      	movs	r2, #1
 800e442:	fb23 f702 	smuad	r7, r3, r2
 800e446:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800e44a:	eb01 0208 	add.w	r2, r1, r8
 800e44e:	1b12      	subs	r2, r2, r4
 800e450:	17d4      	asrs	r4, r2, #31
 800e452:	fba2 2305 	umull	r2, r3, r2, r5
 800e456:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800e45a:	fb05 3304 	mla	r3, r5, r4, r3
 800e45e:	f143 0300 	adc.w	r3, r3, #0
 800e462:	9c05      	ldr	r4, [sp, #20]
 800e464:	03da      	lsls	r2, r3, #15
 800e466:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e46a:	f04f 0900 	mov.w	r9, #0
 800e46e:	fbc4 8902 	smlal	r8, r9, r4, r2
 800e472:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e476:	9a01      	ldr	r2, [sp, #4]
 800e478:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800e47c:	9b03      	ldr	r3, [sp, #12]
 800e47e:	109b      	asrs	r3, r3, #2
 800e480:	f303 030f 	ssat	r3, #16, r3
 800e484:	f822 3f02 	strh.w	r3, [r2, #2]!
 800e488:	9b04      	ldr	r3, [sp, #16]
 800e48a:	9201      	str	r2, [sp, #4]
 800e48c:	f10a 0a01 	add.w	sl, sl, #1
 800e490:	459a      	cmp	sl, r3
 800e492:	44bc      	add	ip, r7
 800e494:	460c      	mov	r4, r1
 800e496:	d00b      	beq.n	800e4b0 <D24_1CH_HTONS_VOL_HP+0x108>
 800e498:	f01a 0f01 	tst.w	sl, #1
 800e49c:	d0a6      	beq.n	800e3ec <D24_1CH_HTONS_VOL_HP+0x44>
 800e49e:	78c2      	ldrb	r2, [r0, #3]
 800e4a0:	7883      	ldrb	r3, [r0, #2]
 800e4a2:	f810 1b04 	ldrb.w	r1, [r0], #4
 800e4a6:	0212      	lsls	r2, r2, #8
 800e4a8:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800e4ac:	440b      	add	r3, r1
 800e4ae:	e7a5      	b.n	800e3fc <D24_1CH_HTONS_VOL_HP+0x54>
 800e4b0:	4663      	mov	r3, ip
 800e4b2:	4645      	mov	r5, r8
 800e4b4:	46dc      	mov	ip, fp
 800e4b6:	9807      	ldr	r0, [sp, #28]
 800e4b8:	6141      	str	r1, [r0, #20]
 800e4ba:	9906      	ldr	r1, [sp, #24]
 800e4bc:	6083      	str	r3, [r0, #8]
 800e4be:	f8c0 c00c 	str.w	ip, [r0, #12]
 800e4c2:	61c6      	str	r6, [r0, #28]
 800e4c4:	6105      	str	r5, [r0, #16]
 800e4c6:	6181      	str	r1, [r0, #24]
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	b009      	add	sp, #36	; 0x24
 800e4cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4d0:	4621      	mov	r1, r4
 800e4d2:	e7f0      	b.n	800e4b6 <D24_1CH_HTONS_VOL_HP+0x10e>
 800e4d4:	00030001 	.word	0x00030001
 800e4d8:	00060007 	.word	0x00060007
 800e4dc:	20000000 	.word	0x20000000

0800e4e0 <D32_1CH_HTONS_VOL_HP>:
 800e4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4e4:	4692      	mov	sl, r2
 800e4e6:	b087      	sub	sp, #28
 800e4e8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800e4ea:	f8da 3018 	ldr.w	r3, [sl, #24]
 800e4ee:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800e4f2:	9304      	str	r3, [sp, #16]
 800e4f4:	f8da 4010 	ldr.w	r4, [sl, #16]
 800e4f8:	f8da 8014 	ldr.w	r8, [sl, #20]
 800e4fc:	f8da 601c 	ldr.w	r6, [sl, #28]
 800e500:	f8da 3008 	ldr.w	r3, [sl, #8]
 800e504:	f8da e00c 	ldr.w	lr, [sl, #12]
 800e508:	9501      	str	r5, [sp, #4]
 800e50a:	f8da c020 	ldr.w	ip, [sl, #32]
 800e50e:	2a00      	cmp	r2, #0
 800e510:	d07b      	beq.n	800e60a <D32_1CH_HTONS_VOL_HP+0x12a>
 800e512:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800e516:	4f3e      	ldr	r7, [pc, #248]	; (800e610 <D32_1CH_HTONS_VOL_HP+0x130>)
 800e518:	f8cd c00c 	str.w	ip, [sp, #12]
 800e51c:	9202      	str	r2, [sp, #8]
 800e51e:	460d      	mov	r5, r1
 800e520:	46a1      	mov	r9, r4
 800e522:	4684      	mov	ip, r0
 800e524:	f8cd a014 	str.w	sl, [sp, #20]
 800e528:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e52c:	ba49      	rev16	r1, r1
 800e52e:	b2c8      	uxtb	r0, r1
 800e530:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800e534:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800e538:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800e53c:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800e540:	0e09      	lsrs	r1, r1, #24
 800e542:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800e546:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800e54a:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800e54e:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800e552:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800e556:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800e55a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e55e:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800e562:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800e566:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800e56a:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800e56e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800e572:	4a28      	ldr	r2, [pc, #160]	; (800e614 <D32_1CH_HTONS_VOL_HP+0x134>)
 800e574:	fb20 e202 	smlad	r2, r0, r2, lr
 800e578:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800e57c:	fb2a 2101 	smlad	r1, sl, r1, r2
 800e580:	4a25      	ldr	r2, [pc, #148]	; (800e618 <D32_1CH_HTONS_VOL_HP+0x138>)
 800e582:	fb20 3302 	smlad	r3, r0, r2, r3
 800e586:	4a25      	ldr	r2, [pc, #148]	; (800e61c <D32_1CH_HTONS_VOL_HP+0x13c>)
 800e588:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800e58c:	2301      	movs	r3, #1
 800e58e:	fb20 f003 	smuad	r0, r0, r3
 800e592:	4b23      	ldr	r3, [pc, #140]	; (800e620 <D32_1CH_HTONS_VOL_HP+0x140>)
 800e594:	fb2a 0303 	smlad	r3, sl, r3, r0
 800e598:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800e59c:	9c03      	ldr	r4, [sp, #12]
 800e59e:	eb02 0009 	add.w	r0, r2, r9
 800e5a2:	eba0 0008 	sub.w	r0, r0, r8
 800e5a6:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800e5aa:	fba0 0104 	umull	r0, r1, r0, r4
 800e5ae:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800e5b2:	fb04 110b 	mla	r1, r4, fp, r1
 800e5b6:	f141 0100 	adc.w	r1, r1, #0
 800e5ba:	9c01      	ldr	r4, [sp, #4]
 800e5bc:	0388      	lsls	r0, r1, #14
 800e5be:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e5c2:	f04f 0900 	mov.w	r9, #0
 800e5c6:	fbc0 8904 	smlal	r8, r9, r0, r4
 800e5ca:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800e5ce:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800e5d2:	f300 000f 	ssat	r0, #16, r0
 800e5d6:	9902      	ldr	r1, [sp, #8]
 800e5d8:	f825 0b02 	strh.w	r0, [r5], #2
 800e5dc:	428d      	cmp	r5, r1
 800e5de:	4690      	mov	r8, r2
 800e5e0:	d1a2      	bne.n	800e528 <D32_1CH_HTONS_VOL_HP+0x48>
 800e5e2:	f8dd a014 	ldr.w	sl, [sp, #20]
 800e5e6:	464c      	mov	r4, r9
 800e5e8:	f8ca 3008 	str.w	r3, [sl, #8]
 800e5ec:	9b04      	ldr	r3, [sp, #16]
 800e5ee:	f8ca e00c 	str.w	lr, [sl, #12]
 800e5f2:	2000      	movs	r0, #0
 800e5f4:	f8ca 601c 	str.w	r6, [sl, #28]
 800e5f8:	f8ca 4010 	str.w	r4, [sl, #16]
 800e5fc:	f8ca 2014 	str.w	r2, [sl, #20]
 800e600:	f8ca 3018 	str.w	r3, [sl, #24]
 800e604:	b007      	add	sp, #28
 800e606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e60a:	4642      	mov	r2, r8
 800e60c:	e7ec      	b.n	800e5e8 <D32_1CH_HTONS_VOL_HP+0x108>
 800e60e:	bf00      	nop
 800e610:	20000000 	.word	0x20000000
 800e614:	00060003 	.word	0x00060003
 800e618:	000a000c 	.word	0x000a000c
 800e61c:	000c000a 	.word	0x000c000a
 800e620:	00030006 	.word	0x00030006

0800e624 <D48_1CH_HTONS_VOL_HP>:
 800e624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e628:	4613      	mov	r3, r2
 800e62a:	461c      	mov	r4, r3
 800e62c:	b087      	sub	sp, #28
 800e62e:	4625      	mov	r5, r4
 800e630:	4626      	mov	r6, r4
 800e632:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800e634:	9205      	str	r2, [sp, #20]
 800e636:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800e638:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800e63c:	9501      	str	r5, [sp, #4]
 800e63e:	4680      	mov	r8, r0
 800e640:	6a35      	ldr	r5, [r6, #32]
 800e642:	6918      	ldr	r0, [r3, #16]
 800e644:	699b      	ldr	r3, [r3, #24]
 800e646:	9304      	str	r3, [sp, #16]
 800e648:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800e64c:	68a3      	ldr	r3, [r4, #8]
 800e64e:	9502      	str	r5, [sp, #8]
 800e650:	68e4      	ldr	r4, [r4, #12]
 800e652:	2a00      	cmp	r2, #0
 800e654:	f000 808c 	beq.w	800e770 <D48_1CH_HTONS_VOL_HP+0x14c>
 800e658:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800e65c:	4d45      	ldr	r5, [pc, #276]	; (800e774 <D48_1CH_HTONS_VOL_HP+0x150>)
 800e65e:	9203      	str	r2, [sp, #12]
 800e660:	468c      	mov	ip, r1
 800e662:	e898 0044 	ldmia.w	r8, {r2, r6}
 800e666:	f108 0806 	add.w	r8, r8, #6
 800e66a:	ba52      	rev16	r2, r2
 800e66c:	ba76      	rev16	r6, r6
 800e66e:	b2d7      	uxtb	r7, r2
 800e670:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800e674:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800e678:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800e67c:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800e680:	0e12      	lsrs	r2, r2, #24
 800e682:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800e686:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800e68a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800e68e:	fa5f fb86 	uxtb.w	fp, r6
 800e692:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800e696:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800e69a:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800e69e:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800e6a2:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800e6a6:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800e6aa:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800e6ae:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800e6b2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800e6b6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e6ba:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800e6be:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800e6c2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e6c6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e6ca:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800e6ce:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800e6d2:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800e6d6:	4a28      	ldr	r2, [pc, #160]	; (800e778 <D48_1CH_HTONS_VOL_HP+0x154>)
 800e6d8:	fb2a 4202 	smlad	r2, sl, r2, r4
 800e6dc:	4927      	ldr	r1, [pc, #156]	; (800e77c <D48_1CH_HTONS_VOL_HP+0x158>)
 800e6de:	fb27 2201 	smlad	r2, r7, r1, r2
 800e6e2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800e6e6:	fb26 2201 	smlad	r2, r6, r1, r2
 800e6ea:	4925      	ldr	r1, [pc, #148]	; (800e780 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800e6ec:	fb2a 3401 	smlad	r4, sl, r1, r3
 800e6f0:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800e6f4:	fb27 4403 	smlad	r4, r7, r3, r4
 800e6f8:	4b22      	ldr	r3, [pc, #136]	; (800e784 <D48_1CH_HTONS_VOL_HP+0x160>)
 800e6fa:	fb26 4403 	smlad	r4, r6, r3, r4
 800e6fe:	2101      	movs	r1, #1
 800e700:	fb2a fa01 	smuad	sl, sl, r1
 800e704:	4b20      	ldr	r3, [pc, #128]	; (800e788 <D48_1CH_HTONS_VOL_HP+0x164>)
 800e706:	fb27 a703 	smlad	r7, r7, r3, sl
 800e70a:	4b20      	ldr	r3, [pc, #128]	; (800e78c <D48_1CH_HTONS_VOL_HP+0x168>)
 800e70c:	fb26 7303 	smlad	r3, r6, r3, r7
 800e710:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800e714:	9e02      	ldr	r6, [sp, #8]
 800e716:	9f01      	ldr	r7, [sp, #4]
 800e718:	4410      	add	r0, r2
 800e71a:	eba0 0009 	sub.w	r0, r0, r9
 800e71e:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800e722:	fba0 0106 	umull	r0, r1, r0, r6
 800e726:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800e72a:	fb06 110a 	mla	r1, r6, sl, r1
 800e72e:	f141 0100 	adc.w	r1, r1, #0
 800e732:	0308      	lsls	r0, r1, #12
 800e734:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800e738:	f04f 0a00 	mov.w	sl, #0
 800e73c:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800e740:	4657      	mov	r7, sl
 800e742:	10b8      	asrs	r0, r7, #2
 800e744:	f300 000f 	ssat	r0, #16, r0
 800e748:	f82c 0b02 	strh.w	r0, [ip], #2
 800e74c:	0048      	lsls	r0, r1, #1
 800e74e:	9903      	ldr	r1, [sp, #12]
 800e750:	458c      	cmp	ip, r1
 800e752:	4691      	mov	r9, r2
 800e754:	d185      	bne.n	800e662 <D48_1CH_HTONS_VOL_HP+0x3e>
 800e756:	9d05      	ldr	r5, [sp, #20]
 800e758:	616a      	str	r2, [r5, #20]
 800e75a:	9a04      	ldr	r2, [sp, #16]
 800e75c:	6128      	str	r0, [r5, #16]
 800e75e:	2000      	movs	r0, #0
 800e760:	60ab      	str	r3, [r5, #8]
 800e762:	60ec      	str	r4, [r5, #12]
 800e764:	f8c5 e01c 	str.w	lr, [r5, #28]
 800e768:	61aa      	str	r2, [r5, #24]
 800e76a:	b007      	add	sp, #28
 800e76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e770:	464a      	mov	r2, r9
 800e772:	e7f0      	b.n	800e756 <D48_1CH_HTONS_VOL_HP+0x132>
 800e774:	20000000 	.word	0x20000000
 800e778:	000f000a 	.word	0x000f000a
 800e77c:	00060003 	.word	0x00060003
 800e780:	00150019 	.word	0x00150019
 800e784:	00190015 	.word	0x00190015
 800e788:	00030006 	.word	0x00030006
 800e78c:	000a000f 	.word	0x000a000f

0800e790 <D64_1CH_HTONS_VOL_HP>:
 800e790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e794:	b089      	sub	sp, #36	; 0x24
 800e796:	4614      	mov	r4, r2
 800e798:	9207      	str	r2, [sp, #28]
 800e79a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800e79c:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800e7a0:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800e7a4:	6992      	ldr	r2, [r2, #24]
 800e7a6:	9206      	str	r2, [sp, #24]
 800e7a8:	68e2      	ldr	r2, [r4, #12]
 800e7aa:	9201      	str	r2, [sp, #4]
 800e7ac:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800e7ae:	9203      	str	r2, [sp, #12]
 800e7b0:	6a22      	ldr	r2, [r4, #32]
 800e7b2:	69e5      	ldr	r5, [r4, #28]
 800e7b4:	68a6      	ldr	r6, [r4, #8]
 800e7b6:	9204      	str	r2, [sp, #16]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	f000 80b0 	beq.w	800e91e <D64_1CH_HTONS_VOL_HP+0x18e>
 800e7be:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800e7c2:	4f58      	ldr	r7, [pc, #352]	; (800e924 <D64_1CH_HTONS_VOL_HP+0x194>)
 800e7c4:	9305      	str	r3, [sp, #20]
 800e7c6:	9102      	str	r1, [sp, #8]
 800e7c8:	f850 2b08 	ldr.w	r2, [r0], #8
 800e7cc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e7d0:	ba52      	rev16	r2, r2
 800e7d2:	fa93 f993 	rev16.w	r9, r3
 800e7d6:	b2d4      	uxtb	r4, r2
 800e7d8:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800e7dc:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800e7e0:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800e7e4:	9901      	ldr	r1, [sp, #4]
 800e7e6:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800e7ea:	0e12      	lsrs	r2, r2, #24
 800e7ec:	44ab      	add	fp, r5
 800e7ee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e7f2:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800e7f6:	fa5f f289 	uxtb.w	r2, r9
 800e7fa:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800e7fe:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800e802:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800e806:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800e80a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800e80e:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800e812:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800e816:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800e81a:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800e81e:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800e822:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800e826:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800e82a:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e82e:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800e832:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e836:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800e83a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800e83e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e842:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e846:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800e84a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e84e:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800e852:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e856:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800e85a:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800e85e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e862:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800e866:	4b30      	ldr	r3, [pc, #192]	; (800e928 <D64_1CH_HTONS_VOL_HP+0x198>)
 800e868:	fb2b 1303 	smlad	r3, fp, r3, r1
 800e86c:	492f      	ldr	r1, [pc, #188]	; (800e92c <D64_1CH_HTONS_VOL_HP+0x19c>)
 800e86e:	fb24 3301 	smlad	r3, r4, r1, r3
 800e872:	492f      	ldr	r1, [pc, #188]	; (800e930 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800e874:	fb22 3301 	smlad	r3, r2, r1, r3
 800e878:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800e87c:	fb2e 390a 	smlad	r9, lr, sl, r3
 800e880:	4b2c      	ldr	r3, [pc, #176]	; (800e934 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800e882:	fb2b 6603 	smlad	r6, fp, r3, r6
 800e886:	fb2e 6613 	smladx	r6, lr, r3, r6
 800e88a:	4b2b      	ldr	r3, [pc, #172]	; (800e938 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800e88c:	fb24 6603 	smlad	r6, r4, r3, r6
 800e890:	fb22 6313 	smladx	r3, r2, r3, r6
 800e894:	f04f 0a01 	mov.w	sl, #1
 800e898:	9301      	str	r3, [sp, #4]
 800e89a:	fb2b fb0a 	smuad	fp, fp, sl
 800e89e:	4b27      	ldr	r3, [pc, #156]	; (800e93c <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800e8a0:	fb24 ba03 	smlad	sl, r4, r3, fp
 800e8a4:	4b26      	ldr	r3, [pc, #152]	; (800e940 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800e8a6:	fb22 a203 	smlad	r2, r2, r3, sl
 800e8aa:	4b26      	ldr	r3, [pc, #152]	; (800e944 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800e8ac:	fb2e 2603 	smlad	r6, lr, r3, r2
 800e8b0:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800e8b4:	eb0a 020c 	add.w	r2, sl, ip
 800e8b8:	9c04      	ldr	r4, [sp, #16]
 800e8ba:	9903      	ldr	r1, [sp, #12]
 800e8bc:	eba2 0208 	sub.w	r2, r2, r8
 800e8c0:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800e8c4:	fba2 2304 	umull	r2, r3, r2, r4
 800e8c8:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800e8cc:	fb04 3309 	mla	r3, r4, r9, r3
 800e8d0:	f143 0300 	adc.w	r3, r3, #0
 800e8d4:	02da      	lsls	r2, r3, #11
 800e8d6:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800e8da:	f04f 0900 	mov.w	r9, #0
 800e8de:	fbc1 8902 	smlal	r8, r9, r1, r2
 800e8e2:	9902      	ldr	r1, [sp, #8]
 800e8e4:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800e8e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800e8ec:	f302 020f 	ssat	r2, #16, r2
 800e8f0:	9b05      	ldr	r3, [sp, #20]
 800e8f2:	f821 2b02 	strh.w	r2, [r1], #2
 800e8f6:	4299      	cmp	r1, r3
 800e8f8:	9102      	str	r1, [sp, #8]
 800e8fa:	46d0      	mov	r8, sl
 800e8fc:	f47f af64 	bne.w	800e7c8 <D64_1CH_HTONS_VOL_HP+0x38>
 800e900:	9a07      	ldr	r2, [sp, #28]
 800e902:	9901      	ldr	r1, [sp, #4]
 800e904:	60d1      	str	r1, [r2, #12]
 800e906:	9906      	ldr	r1, [sp, #24]
 800e908:	6096      	str	r6, [r2, #8]
 800e90a:	2000      	movs	r0, #0
 800e90c:	61d5      	str	r5, [r2, #28]
 800e90e:	f8c2 c010 	str.w	ip, [r2, #16]
 800e912:	f8c2 a014 	str.w	sl, [r2, #20]
 800e916:	6191      	str	r1, [r2, #24]
 800e918:	b009      	add	sp, #36	; 0x24
 800e91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e91e:	46c2      	mov	sl, r8
 800e920:	4622      	mov	r2, r4
 800e922:	e7ee      	b.n	800e902 <D64_1CH_HTONS_VOL_HP+0x172>
 800e924:	20000000 	.word	0x20000000
 800e928:	001c0015 	.word	0x001c0015
 800e92c:	000f000a 	.word	0x000f000a
 800e930:	00060003 	.word	0x00060003
 800e934:	0024002a 	.word	0x0024002a
 800e938:	002e0030 	.word	0x002e0030
 800e93c:	00030006 	.word	0x00030006
 800e940:	000a000f 	.word	0x000a000f
 800e944:	0015001c 	.word	0x0015001c

0800e948 <D80_1CH_HTONS_VOL_HP>:
 800e948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e94c:	4613      	mov	r3, r2
 800e94e:	b089      	sub	sp, #36	; 0x24
 800e950:	4686      	mov	lr, r0
 800e952:	6918      	ldr	r0, [r3, #16]
 800e954:	9000      	str	r0, [sp, #0]
 800e956:	4618      	mov	r0, r3
 800e958:	461c      	mov	r4, r3
 800e95a:	695b      	ldr	r3, [r3, #20]
 800e95c:	9302      	str	r3, [sp, #8]
 800e95e:	6983      	ldr	r3, [r0, #24]
 800e960:	9306      	str	r3, [sp, #24]
 800e962:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800e966:	69c3      	ldr	r3, [r0, #28]
 800e968:	68c0      	ldr	r0, [r0, #12]
 800e96a:	9207      	str	r2, [sp, #28]
 800e96c:	9001      	str	r0, [sp, #4]
 800e96e:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800e970:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800e972:	9003      	str	r0, [sp, #12]
 800e974:	6a20      	ldr	r0, [r4, #32]
 800e976:	9004      	str	r0, [sp, #16]
 800e978:	2a00      	cmp	r2, #0
 800e97a:	f000 80d2 	beq.w	800eb22 <D80_1CH_HTONS_VOL_HP+0x1da>
 800e97e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800e982:	4869      	ldr	r0, [pc, #420]	; (800eb28 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800e984:	9205      	str	r2, [sp, #20]
 800e986:	461c      	mov	r4, r3
 800e988:	f8de 5000 	ldr.w	r5, [lr]
 800e98c:	f8de 2004 	ldr.w	r2, [lr, #4]
 800e990:	f8de 3008 	ldr.w	r3, [lr, #8]
 800e994:	f10e 0e0a 	add.w	lr, lr, #10
 800e998:	ba6d      	rev16	r5, r5
 800e99a:	ba52      	rev16	r2, r2
 800e99c:	fa93 fb93 	rev16.w	fp, r3
 800e9a0:	b2ee      	uxtb	r6, r5
 800e9a2:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800e9a6:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800e9aa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800e9ae:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800e9b2:	eb04 0a07 	add.w	sl, r4, r7
 800e9b6:	0e2d      	lsrs	r5, r5, #24
 800e9b8:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800e9bc:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800e9c0:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800e9c4:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800e9c8:	b2d5      	uxtb	r5, r2
 800e9ca:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800e9ce:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800e9d2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800e9d6:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800e9da:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800e9de:	0e12      	lsrs	r2, r2, #24
 800e9e0:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800e9e4:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800e9e8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800e9ec:	fa5f f48b 	uxtb.w	r4, fp
 800e9f0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800e9f4:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800e9f8:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800e9fc:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800ea00:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800ea04:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800ea08:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800ea0c:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800ea10:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ea14:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ea18:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ea1c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ea20:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ea24:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ea28:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800ea2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ea30:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800ea34:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ea38:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ea3c:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800ea40:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800ea44:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800ea48:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800ea4c:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800ea50:	4d36      	ldr	r5, [pc, #216]	; (800eb2c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800ea52:	9f01      	ldr	r7, [sp, #4]
 800ea54:	fb23 7505 	smlad	r5, r3, r5, r7
 800ea58:	4f35      	ldr	r7, [pc, #212]	; (800eb30 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800ea5a:	fb29 5507 	smlad	r5, r9, r7, r5
 800ea5e:	4f35      	ldr	r7, [pc, #212]	; (800eb34 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800ea60:	fb28 5507 	smlad	r5, r8, r7, r5
 800ea64:	4f34      	ldr	r7, [pc, #208]	; (800eb38 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800ea66:	fb22 5507 	smlad	r5, r2, r7, r5
 800ea6a:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800ea6e:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800ea72:	4d32      	ldr	r5, [pc, #200]	; (800eb3c <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800ea74:	fb23 cc05 	smlad	ip, r3, r5, ip
 800ea78:	4d31      	ldr	r5, [pc, #196]	; (800eb40 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800ea7a:	fb29 cc05 	smlad	ip, r9, r5, ip
 800ea7e:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800ea82:	fb28 c505 	smlad	r5, r8, r5, ip
 800ea86:	4f2f      	ldr	r7, [pc, #188]	; (800eb44 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800ea88:	fb22 5507 	smlad	r5, r2, r7, r5
 800ea8c:	4f2e      	ldr	r7, [pc, #184]	; (800eb48 <D80_1CH_HTONS_VOL_HP+0x200>)
 800ea8e:	fb26 5507 	smlad	r5, r6, r7, r5
 800ea92:	f04f 0a01 	mov.w	sl, #1
 800ea96:	9501      	str	r5, [sp, #4]
 800ea98:	fb23 fa0a 	smuad	sl, r3, sl
 800ea9c:	4b2b      	ldr	r3, [pc, #172]	; (800eb4c <D80_1CH_HTONS_VOL_HP+0x204>)
 800ea9e:	fb29 a903 	smlad	r9, r9, r3, sl
 800eaa2:	4d2b      	ldr	r5, [pc, #172]	; (800eb50 <D80_1CH_HTONS_VOL_HP+0x208>)
 800eaa4:	fb28 9805 	smlad	r8, r8, r5, r9
 800eaa8:	4d2a      	ldr	r5, [pc, #168]	; (800eb54 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800eaaa:	fb22 8205 	smlad	r2, r2, r5, r8
 800eaae:	4b2a      	ldr	r3, [pc, #168]	; (800eb58 <D80_1CH_HTONS_VOL_HP+0x210>)
 800eab0:	fb26 2c03 	smlad	ip, r6, r3, r2
 800eab4:	9b00      	ldr	r3, [sp, #0]
 800eab6:	9d04      	ldr	r5, [sp, #16]
 800eab8:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800eabc:	4453      	add	r3, sl
 800eabe:	461a      	mov	r2, r3
 800eac0:	9b02      	ldr	r3, [sp, #8]
 800eac2:	f8cd a008 	str.w	sl, [sp, #8]
 800eac6:	1ad2      	subs	r2, r2, r3
 800eac8:	17d7      	asrs	r7, r2, #31
 800eaca:	fba2 2305 	umull	r2, r3, r2, r5
 800eace:	fb05 3307 	mla	r3, r5, r7, r3
 800ead2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800ead6:	f143 0300 	adc.w	r3, r3, #0
 800eada:	9d03      	ldr	r5, [sp, #12]
 800eadc:	029a      	lsls	r2, r3, #10
 800eade:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800eae2:	2700      	movs	r7, #0
 800eae4:	005b      	lsls	r3, r3, #1
 800eae6:	fbc5 6702 	smlal	r6, r7, r5, r2
 800eaea:	10ba      	asrs	r2, r7, #2
 800eaec:	9300      	str	r3, [sp, #0]
 800eaee:	f302 020f 	ssat	r2, #16, r2
 800eaf2:	9b05      	ldr	r3, [sp, #20]
 800eaf4:	f821 2b02 	strh.w	r2, [r1], #2
 800eaf8:	4299      	cmp	r1, r3
 800eafa:	f47f af45 	bne.w	800e988 <D80_1CH_HTONS_VOL_HP+0x40>
 800eafe:	4623      	mov	r3, r4
 800eb00:	9907      	ldr	r1, [sp, #28]
 800eb02:	9801      	ldr	r0, [sp, #4]
 800eb04:	60c8      	str	r0, [r1, #12]
 800eb06:	9a00      	ldr	r2, [sp, #0]
 800eb08:	f8c1 c008 	str.w	ip, [r1, #8]
 800eb0c:	4608      	mov	r0, r1
 800eb0e:	61cb      	str	r3, [r1, #28]
 800eb10:	610a      	str	r2, [r1, #16]
 800eb12:	f8c1 a014 	str.w	sl, [r1, #20]
 800eb16:	9906      	ldr	r1, [sp, #24]
 800eb18:	6181      	str	r1, [r0, #24]
 800eb1a:	2000      	movs	r0, #0
 800eb1c:	b009      	add	sp, #36	; 0x24
 800eb1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb22:	f8dd a008 	ldr.w	sl, [sp, #8]
 800eb26:	e7eb      	b.n	800eb00 <D80_1CH_HTONS_VOL_HP+0x1b8>
 800eb28:	20000000 	.word	0x20000000
 800eb2c:	002d0024 	.word	0x002d0024
 800eb30:	001c0015 	.word	0x001c0015
 800eb34:	000f000a 	.word	0x000f000a
 800eb38:	00060003 	.word	0x00060003
 800eb3c:	0037003f 	.word	0x0037003f
 800eb40:	00450049 	.word	0x00450049
 800eb44:	00490045 	.word	0x00490045
 800eb48:	003f0037 	.word	0x003f0037
 800eb4c:	00030006 	.word	0x00030006
 800eb50:	000a000f 	.word	0x000a000f
 800eb54:	0015001c 	.word	0x0015001c
 800eb58:	0024002d 	.word	0x0024002d

0800eb5c <D128_1CH_HTONS_VOL_HP>:
 800eb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb60:	b093      	sub	sp, #76	; 0x4c
 800eb62:	4614      	mov	r4, r2
 800eb64:	9211      	str	r2, [sp, #68]	; 0x44
 800eb66:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800eb68:	6912      	ldr	r2, [r2, #16]
 800eb6a:	9203      	str	r2, [sp, #12]
 800eb6c:	4622      	mov	r2, r4
 800eb6e:	4615      	mov	r5, r2
 800eb70:	6964      	ldr	r4, [r4, #20]
 800eb72:	9406      	str	r4, [sp, #24]
 800eb74:	4614      	mov	r4, r2
 800eb76:	6992      	ldr	r2, [r2, #24]
 800eb78:	9210      	str	r2, [sp, #64]	; 0x40
 800eb7a:	68ea      	ldr	r2, [r5, #12]
 800eb7c:	9204      	str	r2, [sp, #16]
 800eb7e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800eb80:	69e6      	ldr	r6, [r4, #28]
 800eb82:	920d      	str	r2, [sp, #52]	; 0x34
 800eb84:	68a4      	ldr	r4, [r4, #8]
 800eb86:	6a2a      	ldr	r2, [r5, #32]
 800eb88:	9405      	str	r4, [sp, #20]
 800eb8a:	920e      	str	r2, [sp, #56]	; 0x38
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	f000 8145 	beq.w	800ee1c <D128_1CH_HTONS_VOL_HP+0x2c0>
 800eb92:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800eb96:	930f      	str	r3, [sp, #60]	; 0x3c
 800eb98:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800ee78 <D128_1CH_HTONS_VOL_HP+0x31c>
 800eb9c:	9107      	str	r1, [sp, #28]
 800eb9e:	f100 0310 	add.w	r3, r0, #16
 800eba2:	4699      	mov	r9, r3
 800eba4:	f1a9 0110 	sub.w	r1, r9, #16
 800eba8:	c90e      	ldmia	r1, {r1, r2, r3}
 800ebaa:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800ebae:	ba49      	rev16	r1, r1
 800ebb0:	ba52      	rev16	r2, r2
 800ebb2:	ba5b      	rev16	r3, r3
 800ebb4:	fa90 fa90 	rev16.w	sl, r0
 800ebb8:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800ebbc:	b2cc      	uxtb	r4, r1
 800ebbe:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800ebc2:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800ebc6:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800ebca:	0e09      	lsrs	r1, r1, #24
 800ebcc:	4426      	add	r6, r4
 800ebce:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800ebd2:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800ebd6:	b2d0      	uxtb	r0, r2
 800ebd8:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800ebdc:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800ebe0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800ebe4:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800ebe8:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800ebec:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800ebf0:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800ebf4:	0e12      	lsrs	r2, r2, #24
 800ebf6:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800ebfa:	9701      	str	r7, [sp, #4]
 800ebfc:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800ec00:	4627      	mov	r7, r4
 800ec02:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800ec06:	9702      	str	r7, [sp, #8]
 800ec08:	b2da      	uxtb	r2, r3
 800ec0a:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800ec0e:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800ec12:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800ec16:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800ec1a:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800ec1e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800ec22:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800ec26:	0e1b      	lsrs	r3, r3, #24
 800ec28:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800ec2c:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800ec30:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800ec34:	fa5f f38a 	uxtb.w	r3, sl
 800ec38:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ec3c:	960a      	str	r6, [sp, #40]	; 0x28
 800ec3e:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800ec42:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800ec46:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ec4a:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800ec4e:	950b      	str	r5, [sp, #44]	; 0x2c
 800ec50:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800ec54:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800ec58:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800ec5c:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800ec60:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800ec64:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800ec68:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800ec6c:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800ec70:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800ec74:	9308      	str	r3, [sp, #32]
 800ec76:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800ec7a:	9b01      	ldr	r3, [sp, #4]
 800ec7c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800ec80:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ec84:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800ec88:	9b02      	ldr	r3, [sp, #8]
 800ec8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec8e:	9302      	str	r3, [sp, #8]
 800ec90:	9b08      	ldr	r3, [sp, #32]
 800ec92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec96:	9308      	str	r3, [sp, #32]
 800ec98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec9a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ec9e:	950c      	str	r5, [sp, #48]	; 0x30
 800eca0:	461d      	mov	r5, r3
 800eca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eca4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800eca8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ecac:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800ecb0:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800ecb4:	9301      	str	r3, [sp, #4]
 800ecb6:	9b02      	ldr	r3, [sp, #8]
 800ecb8:	9202      	str	r2, [sp, #8]
 800ecba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecbc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ecbe:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ecc2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800ecc6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800ecca:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ecce:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800ecd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800ecd6:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800ecda:	9b08      	ldr	r3, [sp, #32]
 800ecdc:	9f01      	ldr	r7, [sp, #4]
 800ecde:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800ece2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800ece6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ecea:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ecee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800ecf2:	46be      	mov	lr, r7
 800ecf4:	0a96      	lsrs	r6, r2, #10
 800ecf6:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800ecfa:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800ecfe:	4f49      	ldr	r7, [pc, #292]	; (800ee24 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800ed00:	9a04      	ldr	r2, [sp, #16]
 800ed02:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800ed06:	4a48      	ldr	r2, [pc, #288]	; (800ee28 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800ed08:	fb2a ee02 	smlad	lr, sl, r2, lr
 800ed0c:	4a47      	ldr	r2, [pc, #284]	; (800ee2c <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800ed0e:	fb21 ee02 	smlad	lr, r1, r2, lr
 800ed12:	4a47      	ldr	r2, [pc, #284]	; (800ee30 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800ed14:	fb24 ee02 	smlad	lr, r4, r2, lr
 800ed18:	4a46      	ldr	r2, [pc, #280]	; (800ee34 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800ed1a:	9f02      	ldr	r7, [sp, #8]
 800ed1c:	fb27 ee02 	smlad	lr, r7, r2, lr
 800ed20:	4a45      	ldr	r2, [pc, #276]	; (800ee38 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800ed22:	fb20 ee02 	smlad	lr, r0, r2, lr
 800ed26:	4a45      	ldr	r2, [pc, #276]	; (800ee3c <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800ed28:	fb23 e702 	smlad	r7, r3, r2, lr
 800ed2c:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800ed30:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800ed34:	9f01      	ldr	r7, [sp, #4]
 800ed36:	4a42      	ldr	r2, [pc, #264]	; (800ee40 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800ed38:	46bc      	mov	ip, r7
 800ed3a:	9f05      	ldr	r7, [sp, #20]
 800ed3c:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800ed40:	4a40      	ldr	r2, [pc, #256]	; (800ee44 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800ed42:	fb2a cc02 	smlad	ip, sl, r2, ip
 800ed46:	4f40      	ldr	r7, [pc, #256]	; (800ee48 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800ed48:	fb21 cc07 	smlad	ip, r1, r7, ip
 800ed4c:	4f3f      	ldr	r7, [pc, #252]	; (800ee4c <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800ed4e:	fb24 cc07 	smlad	ip, r4, r7, ip
 800ed52:	4f3f      	ldr	r7, [pc, #252]	; (800ee50 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800ed54:	9a02      	ldr	r2, [sp, #8]
 800ed56:	fb22 cc07 	smlad	ip, r2, r7, ip
 800ed5a:	4f3e      	ldr	r7, [pc, #248]	; (800ee54 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800ed5c:	fb20 cc07 	smlad	ip, r0, r7, ip
 800ed60:	4f3d      	ldr	r7, [pc, #244]	; (800ee58 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800ed62:	fb23 c707 	smlad	r7, r3, r7, ip
 800ed66:	f8df c114 	ldr.w	ip, [pc, #276]	; 800ee7c <D128_1CH_HTONS_VOL_HP+0x320>
 800ed6a:	fb25 720c 	smlad	r2, r5, ip, r7
 800ed6e:	f04f 0b01 	mov.w	fp, #1
 800ed72:	9204      	str	r2, [sp, #16]
 800ed74:	9f01      	ldr	r7, [sp, #4]
 800ed76:	fb27 fb0b 	smuad	fp, r7, fp
 800ed7a:	4f38      	ldr	r7, [pc, #224]	; (800ee5c <D128_1CH_HTONS_VOL_HP+0x300>)
 800ed7c:	fb2a ba07 	smlad	sl, sl, r7, fp
 800ed80:	4f37      	ldr	r7, [pc, #220]	; (800ee60 <D128_1CH_HTONS_VOL_HP+0x304>)
 800ed82:	fb21 aa07 	smlad	sl, r1, r7, sl
 800ed86:	4f37      	ldr	r7, [pc, #220]	; (800ee64 <D128_1CH_HTONS_VOL_HP+0x308>)
 800ed88:	fb24 aa07 	smlad	sl, r4, r7, sl
 800ed8c:	4f36      	ldr	r7, [pc, #216]	; (800ee68 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800ed8e:	9a02      	ldr	r2, [sp, #8]
 800ed90:	fb22 a707 	smlad	r7, r2, r7, sl
 800ed94:	4a35      	ldr	r2, [pc, #212]	; (800ee6c <D128_1CH_HTONS_VOL_HP+0x310>)
 800ed96:	fb20 7702 	smlad	r7, r0, r2, r7
 800ed9a:	4a35      	ldr	r2, [pc, #212]	; (800ee70 <D128_1CH_HTONS_VOL_HP+0x314>)
 800ed9c:	fb23 7702 	smlad	r7, r3, r2, r7
 800eda0:	4b34      	ldr	r3, [pc, #208]	; (800ee74 <D128_1CH_HTONS_VOL_HP+0x318>)
 800eda2:	fb25 7303 	smlad	r3, r5, r3, r7
 800eda6:	9305      	str	r3, [sp, #20]
 800eda8:	9b03      	ldr	r3, [sp, #12]
 800edaa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800edac:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800edb0:	4473      	add	r3, lr
 800edb2:	461a      	mov	r2, r3
 800edb4:	9b06      	ldr	r3, [sp, #24]
 800edb6:	f8cd e018 	str.w	lr, [sp, #24]
 800edba:	1ad2      	subs	r2, r2, r3
 800edbc:	17d1      	asrs	r1, r2, #31
 800edbe:	fba2 2304 	umull	r2, r3, r2, r4
 800edc2:	fb04 3301 	mla	r3, r4, r1, r3
 800edc6:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800edca:	f143 0300 	adc.w	r3, r3, #0
 800edce:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800edd0:	021a      	lsls	r2, r3, #8
 800edd2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800edd6:	2100      	movs	r1, #0
 800edd8:	fbc4 0102 	smlal	r0, r1, r4, r2
 800eddc:	108a      	asrs	r2, r1, #2
 800edde:	9907      	ldr	r1, [sp, #28]
 800ede0:	f302 020f 	ssat	r2, #16, r2
 800ede4:	005b      	lsls	r3, r3, #1
 800ede6:	f821 2b02 	strh.w	r2, [r1], #2
 800edea:	9303      	str	r3, [sp, #12]
 800edec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800edee:	9107      	str	r1, [sp, #28]
 800edf0:	4299      	cmp	r1, r3
 800edf2:	f109 0910 	add.w	r9, r9, #16
 800edf6:	f47f aed5 	bne.w	800eba4 <D128_1CH_HTONS_VOL_HP+0x48>
 800edfa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800edfc:	9905      	ldr	r1, [sp, #20]
 800edfe:	6091      	str	r1, [r2, #8]
 800ee00:	9904      	ldr	r1, [sp, #16]
 800ee02:	60d1      	str	r1, [r2, #12]
 800ee04:	4613      	mov	r3, r2
 800ee06:	61d6      	str	r6, [r2, #28]
 800ee08:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ee0a:	9a03      	ldr	r2, [sp, #12]
 800ee0c:	611a      	str	r2, [r3, #16]
 800ee0e:	2000      	movs	r0, #0
 800ee10:	f8c3 e014 	str.w	lr, [r3, #20]
 800ee14:	6199      	str	r1, [r3, #24]
 800ee16:	b013      	add	sp, #76	; 0x4c
 800ee18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee1c:	f8dd e018 	ldr.w	lr, [sp, #24]
 800ee20:	e7eb      	b.n	800edfa <D128_1CH_HTONS_VOL_HP+0x29e>
 800ee22:	bf00      	nop
 800ee24:	00780069 	.word	0x00780069
 800ee28:	005b004e 	.word	0x005b004e
 800ee2c:	00420037 	.word	0x00420037
 800ee30:	002d0024 	.word	0x002d0024
 800ee34:	001c0015 	.word	0x001c0015
 800ee38:	000f000a 	.word	0x000f000a
 800ee3c:	00060003 	.word	0x00060003
 800ee40:	00880096 	.word	0x00880096
 800ee44:	00a200ac 	.word	0x00a200ac
 800ee48:	00b400ba 	.word	0x00b400ba
 800ee4c:	00be00c0 	.word	0x00be00c0
 800ee50:	00c000be 	.word	0x00c000be
 800ee54:	00ba00b4 	.word	0x00ba00b4
 800ee58:	00ac00a2 	.word	0x00ac00a2
 800ee5c:	00030006 	.word	0x00030006
 800ee60:	000a000f 	.word	0x000a000f
 800ee64:	0015001c 	.word	0x0015001c
 800ee68:	0024002d 	.word	0x0024002d
 800ee6c:	00370042 	.word	0x00370042
 800ee70:	004e005b 	.word	0x004e005b
 800ee74:	00690078 	.word	0x00690078
 800ee78:	20000000 	.word	0x20000000
 800ee7c:	00960088 	.word	0x00960088

0800ee80 <PDM_Filter_Init>:
 800ee80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee82:	2240      	movs	r2, #64	; 0x40
 800ee84:	4604      	mov	r4, r0
 800ee86:	2100      	movs	r1, #0
 800ee88:	300c      	adds	r0, #12
 800ee8a:	f000 fa14 	bl	800f2b6 <memset>
 800ee8e:	493b      	ldr	r1, [pc, #236]	; (800ef7c <PDM_Filter_Init+0xfc>)
 800ee90:	483b      	ldr	r0, [pc, #236]	; (800ef80 <PDM_Filter_Init+0x100>)
 800ee92:	f000 f98d 	bl	800f1b0 <CRC_Lock>
 800ee96:	8822      	ldrh	r2, [r4, #0]
 800ee98:	8963      	ldrh	r3, [r4, #10]
 800ee9a:	4938      	ldr	r1, [pc, #224]	; (800ef7c <PDM_Filter_Init+0xfc>)
 800ee9c:	8925      	ldrh	r5, [r4, #8]
 800ee9e:	86a3      	strh	r3, [r4, #52]	; 0x34
 800eea0:	2801      	cmp	r0, #1
 800eea2:	f04f 0300 	mov.w	r3, #0
 800eea6:	bf18      	it	ne
 800eea8:	2100      	movne	r1, #0
 800eeaa:	2a01      	cmp	r2, #1
 800eeac:	6461      	str	r1, [r4, #68]	; 0x44
 800eeae:	86e5      	strh	r5, [r4, #54]	; 0x36
 800eeb0:	61a3      	str	r3, [r4, #24]
 800eeb2:	6123      	str	r3, [r4, #16]
 800eeb4:	6163      	str	r3, [r4, #20]
 800eeb6:	60e3      	str	r3, [r4, #12]
 800eeb8:	6263      	str	r3, [r4, #36]	; 0x24
 800eeba:	61e3      	str	r3, [r4, #28]
 800eebc:	6223      	str	r3, [r4, #32]
 800eebe:	6423      	str	r3, [r4, #64]	; 0x40
 800eec0:	d918      	bls.n	800eef4 <PDM_Filter_Init+0x74>
 800eec2:	2003      	movs	r0, #3
 800eec4:	2302      	movs	r3, #2
 800eec6:	8862      	ldrh	r2, [r4, #2]
 800eec8:	2a01      	cmp	r2, #1
 800eeca:	d91d      	bls.n	800ef08 <PDM_Filter_Init+0x88>
 800eecc:	2140      	movs	r1, #64	; 0x40
 800eece:	2300      	movs	r3, #0
 800eed0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800eed2:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800eed6:	6862      	ldr	r2, [r4, #4]
 800eed8:	bf04      	itt	eq
 800eeda:	6421      	streq	r1, [r4, #64]	; 0x40
 800eedc:	460b      	moveq	r3, r1
 800eede:	b11a      	cbz	r2, 800eee8 <PDM_Filter_Init+0x68>
 800eee0:	f043 0310 	orr.w	r3, r3, #16
 800eee4:	6423      	str	r3, [r4, #64]	; 0x40
 800eee6:	62e2      	str	r2, [r4, #44]	; 0x2c
 800eee8:	2200      	movs	r2, #0
 800eeea:	8722      	strh	r2, [r4, #56]	; 0x38
 800eeec:	b908      	cbnz	r0, 800eef2 <PDM_Filter_Init+0x72>
 800eeee:	3380      	adds	r3, #128	; 0x80
 800eef0:	6423      	str	r3, [r4, #64]	; 0x40
 800eef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eef4:	4d23      	ldr	r5, [pc, #140]	; (800ef84 <PDM_Filter_Init+0x104>)
 800eef6:	d010      	beq.n	800ef1a <PDM_Filter_Init+0x9a>
 800eef8:	782a      	ldrb	r2, [r5, #0]
 800eefa:	2a01      	cmp	r2, #1
 800eefc:	d027      	beq.n	800ef4e <PDM_Filter_Init+0xce>
 800eefe:	8862      	ldrh	r2, [r4, #2]
 800ef00:	2a01      	cmp	r2, #1
 800ef02:	f04f 0001 	mov.w	r0, #1
 800ef06:	d8e1      	bhi.n	800eecc <PDM_Filter_Init+0x4c>
 800ef08:	d001      	beq.n	800ef0e <PDM_Filter_Init+0x8e>
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	e7de      	b.n	800eecc <PDM_Filter_Init+0x4c>
 800ef0e:	2220      	movs	r2, #32
 800ef10:	4618      	mov	r0, r3
 800ef12:	6422      	str	r2, [r4, #64]	; 0x40
 800ef14:	4613      	mov	r3, r2
 800ef16:	2160      	movs	r1, #96	; 0x60
 800ef18:	e7da      	b.n	800eed0 <PDM_Filter_Init+0x50>
 800ef1a:	7829      	ldrb	r1, [r5, #0]
 800ef1c:	2900      	cmp	r1, #0
 800ef1e:	d1ee      	bne.n	800eefe <PDM_Filter_Init+0x7e>
 800ef20:	4919      	ldr	r1, [pc, #100]	; (800ef88 <PDM_Filter_Init+0x108>)
 800ef22:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800ef90 <PDM_Filter_Init+0x110>
 800ef26:	4f19      	ldr	r7, [pc, #100]	; (800ef8c <PDM_Filter_Init+0x10c>)
 800ef28:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800ef2c:	684a      	ldr	r2, [r1, #4]
 800ef2e:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800ef32:	ea02 0007 	and.w	r0, r2, r7
 800ef36:	4303      	orrs	r3, r0
 800ef38:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800ef3c:	4413      	add	r3, r2
 800ef3e:	f841 3f04 	str.w	r3, [r1, #4]!
 800ef42:	428e      	cmp	r6, r1
 800ef44:	d1f2      	bne.n	800ef2c <PDM_Filter_Init+0xac>
 800ef46:	2001      	movs	r0, #1
 800ef48:	7028      	strb	r0, [r5, #0]
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	e7bb      	b.n	800eec6 <PDM_Filter_Init+0x46>
 800ef4e:	490e      	ldr	r1, [pc, #56]	; (800ef88 <PDM_Filter_Init+0x108>)
 800ef50:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800ef90 <PDM_Filter_Init+0x110>
 800ef54:	4f0d      	ldr	r7, [pc, #52]	; (800ef8c <PDM_Filter_Init+0x10c>)
 800ef56:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800ef5a:	684a      	ldr	r2, [r1, #4]
 800ef5c:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800ef60:	ea02 0007 	and.w	r0, r2, r7
 800ef64:	4303      	orrs	r3, r0
 800ef66:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800ef6a:	4413      	add	r3, r2
 800ef6c:	f841 3f04 	str.w	r3, [r1, #4]!
 800ef70:	428e      	cmp	r6, r1
 800ef72:	d1f2      	bne.n	800ef5a <PDM_Filter_Init+0xda>
 800ef74:	2300      	movs	r3, #0
 800ef76:	702b      	strb	r3, [r5, #0]
 800ef78:	e7c1      	b.n	800eefe <PDM_Filter_Init+0x7e>
 800ef7a:	bf00      	nop
 800ef7c:	b5e8b5cd 	.word	0xb5e8b5cd
 800ef80:	f407a5c2 	.word	0xf407a5c2
 800ef84:	2000083c 	.word	0x2000083c
 800ef88:	1ffffffc 	.word	0x1ffffffc
 800ef8c:	000ffc00 	.word	0x000ffc00
 800ef90:	3ff00000 	.word	0x3ff00000

0800ef94 <PDM_Filter_setConfig>:
 800ef94:	4b66      	ldr	r3, [pc, #408]	; (800f130 <PDM_Filter_setConfig+0x19c>)
 800ef96:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d001      	beq.n	800efa0 <PDM_Filter_setConfig+0xc>
 800ef9c:	2004      	movs	r0, #4
 800ef9e:	4770      	bx	lr
 800efa0:	b530      	push	{r4, r5, lr}
 800efa2:	880a      	ldrh	r2, [r1, #0]
 800efa4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800efa6:	ed2d 8b04 	vpush	{d8-d9}
 800efaa:	4604      	mov	r4, r0
 800efac:	460d      	mov	r5, r1
 800efae:	1e51      	subs	r1, r2, #1
 800efb0:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800efb4:	2906      	cmp	r1, #6
 800efb6:	b083      	sub	sp, #12
 800efb8:	6420      	str	r0, [r4, #64]	; 0x40
 800efba:	d91a      	bls.n	800eff2 <PDM_Filter_setConfig+0x5e>
 800efbc:	2008      	movs	r0, #8
 800efbe:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800efc2:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800efc6:	4299      	cmp	r1, r3
 800efc8:	d07e      	beq.n	800f0c8 <PDM_Filter_setConfig+0x134>
 800efca:	f113 0f0c 	cmn.w	r3, #12
 800efce:	da2a      	bge.n	800f026 <PDM_Filter_setConfig+0x92>
 800efd0:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800efd4:	3040      	adds	r0, #64	; 0x40
 800efd6:	80ab      	strh	r3, [r5, #4]
 800efd8:	8622      	strh	r2, [r4, #48]	; 0x30
 800efda:	886b      	ldrh	r3, [r5, #2]
 800efdc:	8663      	strh	r3, [r4, #50]	; 0x32
 800efde:	b920      	cbnz	r0, 800efea <PDM_Filter_setConfig+0x56>
 800efe0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800efe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800efe6:	6423      	str	r3, [r4, #64]	; 0x40
 800efe8:	2000      	movs	r0, #0
 800efea:	b003      	add	sp, #12
 800efec:	ecbd 8b04 	vpop	{d8-d9}
 800eff0:	bd30      	pop	{r4, r5, pc}
 800eff2:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800eff4:	4291      	cmp	r1, r2
 800eff6:	d06c      	beq.n	800f0d2 <PDM_Filter_setConfig+0x13e>
 800eff8:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800effc:	f023 0301 	bic.w	r3, r3, #1
 800f000:	4313      	orrs	r3, r2
 800f002:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800f006:	6423      	str	r3, [r4, #64]	; 0x40
 800f008:	2970      	cmp	r1, #112	; 0x70
 800f00a:	f003 030f 	and.w	r3, r3, #15
 800f00e:	f103 33ff 	add.w	r3, r3, #4294967295
 800f012:	d066      	beq.n	800f0e2 <PDM_Filter_setConfig+0x14e>
 800f014:	2b06      	cmp	r3, #6
 800f016:	f200 8089 	bhi.w	800f12c <PDM_Filter_setConfig+0x198>
 800f01a:	e8df f003 	tbb	[pc, r3]
 800f01e:	4f52      	.short	0x4f52
 800f020:	3d43494c 	.word	0x3d43494c
 800f024:	46          	.byte	0x46
 800f025:	00          	.byte	0x00
 800f026:	2b33      	cmp	r3, #51	; 0x33
 800f028:	dc32      	bgt.n	800f090 <PDM_Filter_setConfig+0xfc>
 800f02a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800f02c:	f002 020f 	and.w	r2, r2, #15
 800f030:	3a01      	subs	r2, #1
 800f032:	2a06      	cmp	r2, #6
 800f034:	d872      	bhi.n	800f11c <PDM_Filter_setConfig+0x188>
 800f036:	493f      	ldr	r1, [pc, #252]	; (800f134 <PDM_Filter_setConfig+0x1a0>)
 800f038:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f03c:	ed92 9a00 	vldr	s18, [r2]
 800f040:	ed92 8a07 	vldr	s16, [r2, #28]
 800f044:	9001      	str	r0, [sp, #4]
 800f046:	ee07 3a90 	vmov	s15, r3
 800f04a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f04e:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800f052:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800f056:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800f05a:	f004 fb23 	bl	80136a4 <powf>
 800f05e:	eddf 0a36 	vldr	s1, [pc, #216]	; 800f138 <PDM_Filter_setConfig+0x1a4>
 800f062:	eef0 8a40 	vmov.f32	s17, s0
 800f066:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800f06a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800f06e:	f004 fb19 	bl	80136a4 <powf>
 800f072:	ee28 8a28 	vmul.f32	s16, s16, s17
 800f076:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f07a:	f004 faed 	bl	8013658 <roundf>
 800f07e:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800f082:	88ab      	ldrh	r3, [r5, #4]
 800f084:	882a      	ldrh	r2, [r5, #0]
 800f086:	9801      	ldr	r0, [sp, #4]
 800f088:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800f08c:	8723      	strh	r3, [r4, #56]	; 0x38
 800f08e:	e7a3      	b.n	800efd8 <PDM_Filter_setConfig+0x44>
 800f090:	2333      	movs	r3, #51	; 0x33
 800f092:	3040      	adds	r0, #64	; 0x40
 800f094:	80ab      	strh	r3, [r5, #4]
 800f096:	e79f      	b.n	800efd8 <PDM_Filter_setConfig+0x44>
 800f098:	4b28      	ldr	r3, [pc, #160]	; (800f13c <PDM_Filter_setConfig+0x1a8>)
 800f09a:	64a3      	str	r3, [r4, #72]	; 0x48
 800f09c:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800f0a0:	2000      	movs	r0, #0
 800f0a2:	e792      	b.n	800efca <PDM_Filter_setConfig+0x36>
 800f0a4:	4b26      	ldr	r3, [pc, #152]	; (800f140 <PDM_Filter_setConfig+0x1ac>)
 800f0a6:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0a8:	e7f8      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0aa:	4b26      	ldr	r3, [pc, #152]	; (800f144 <PDM_Filter_setConfig+0x1b0>)
 800f0ac:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0ae:	e7f5      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0b0:	4b25      	ldr	r3, [pc, #148]	; (800f148 <PDM_Filter_setConfig+0x1b4>)
 800f0b2:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0b4:	e7f2      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0b6:	4b25      	ldr	r3, [pc, #148]	; (800f14c <PDM_Filter_setConfig+0x1b8>)
 800f0b8:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0ba:	e7ef      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0bc:	4b24      	ldr	r3, [pc, #144]	; (800f150 <PDM_Filter_setConfig+0x1bc>)
 800f0be:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0c0:	e7ec      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0c2:	4b24      	ldr	r3, [pc, #144]	; (800f154 <PDM_Filter_setConfig+0x1c0>)
 800f0c4:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0c6:	e7e9      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0c8:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800f0ca:	4291      	cmp	r1, r2
 800f0cc:	f47f af7d 	bne.w	800efca <PDM_Filter_setConfig+0x36>
 800f0d0:	e783      	b.n	800efda <PDM_Filter_setConfig+0x46>
 800f0d2:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800f0d6:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800f0da:	4299      	cmp	r1, r3
 800f0dc:	d023      	beq.n	800f126 <PDM_Filter_setConfig+0x192>
 800f0de:	2000      	movs	r0, #0
 800f0e0:	e773      	b.n	800efca <PDM_Filter_setConfig+0x36>
 800f0e2:	2b06      	cmp	r3, #6
 800f0e4:	d822      	bhi.n	800f12c <PDM_Filter_setConfig+0x198>
 800f0e6:	e8df f003 	tbb	[pc, r3]
 800f0ea:	1316      	.short	0x1316
 800f0ec:	070a0d10 	.word	0x070a0d10
 800f0f0:	04          	.byte	0x04
 800f0f1:	00          	.byte	0x00
 800f0f2:	4b19      	ldr	r3, [pc, #100]	; (800f158 <PDM_Filter_setConfig+0x1c4>)
 800f0f4:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0f6:	e7d1      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0f8:	4b18      	ldr	r3, [pc, #96]	; (800f15c <PDM_Filter_setConfig+0x1c8>)
 800f0fa:	64a3      	str	r3, [r4, #72]	; 0x48
 800f0fc:	e7ce      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f0fe:	4b18      	ldr	r3, [pc, #96]	; (800f160 <PDM_Filter_setConfig+0x1cc>)
 800f100:	64a3      	str	r3, [r4, #72]	; 0x48
 800f102:	e7cb      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f104:	4b17      	ldr	r3, [pc, #92]	; (800f164 <PDM_Filter_setConfig+0x1d0>)
 800f106:	64a3      	str	r3, [r4, #72]	; 0x48
 800f108:	e7c8      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f10a:	4b17      	ldr	r3, [pc, #92]	; (800f168 <PDM_Filter_setConfig+0x1d4>)
 800f10c:	64a3      	str	r3, [r4, #72]	; 0x48
 800f10e:	e7c5      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f110:	4b16      	ldr	r3, [pc, #88]	; (800f16c <PDM_Filter_setConfig+0x1d8>)
 800f112:	64a3      	str	r3, [r4, #72]	; 0x48
 800f114:	e7c2      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f116:	4b16      	ldr	r3, [pc, #88]	; (800f170 <PDM_Filter_setConfig+0x1dc>)
 800f118:	64a3      	str	r3, [r4, #72]	; 0x48
 800f11a:	e7bf      	b.n	800f09c <PDM_Filter_setConfig+0x108>
 800f11c:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800f174 <PDM_Filter_setConfig+0x1e0>
 800f120:	eeb0 9a48 	vmov.f32	s18, s16
 800f124:	e78e      	b.n	800f044 <PDM_Filter_setConfig+0xb0>
 800f126:	886b      	ldrh	r3, [r5, #2]
 800f128:	8663      	strh	r3, [r4, #50]	; 0x32
 800f12a:	e759      	b.n	800efe0 <PDM_Filter_setConfig+0x4c>
 800f12c:	2000      	movs	r0, #0
 800f12e:	e746      	b.n	800efbe <PDM_Filter_setConfig+0x2a>
 800f130:	b5e8b5cd 	.word	0xb5e8b5cd
 800f134:	08014164 	.word	0x08014164
 800f138:	42000000 	.word	0x42000000
 800f13c:	0800d501 	.word	0x0800d501
 800f140:	0800d3e1 	.word	0x0800d3e1
 800f144:	0800d691 	.word	0x0800d691
 800f148:	0800ded5 	.word	0x0800ded5
 800f14c:	0800dc35 	.word	0x0800dc35
 800f150:	0800da15 	.word	0x0800da15
 800f154:	0800d829 	.word	0x0800d829
 800f158:	0800e4e1 	.word	0x0800e4e1
 800f15c:	0800e3a9 	.word	0x0800e3a9
 800f160:	0800e2c5 	.word	0x0800e2c5
 800f164:	0800eb5d 	.word	0x0800eb5d
 800f168:	0800e949 	.word	0x0800e949
 800f16c:	0800e791 	.word	0x0800e791
 800f170:	0800e625 	.word	0x0800e625
 800f174:	00000000 	.word	0x00000000

0800f178 <PDM_Filter>:
 800f178:	b410      	push	{r4}
 800f17a:	4b0c      	ldr	r3, [pc, #48]	; (800f1ac <PDM_Filter+0x34>)
 800f17c:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800f17e:	429c      	cmp	r4, r3
 800f180:	d003      	beq.n	800f18a <PDM_Filter+0x12>
 800f182:	2004      	movs	r0, #4
 800f184:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f188:	4770      	bx	lr
 800f18a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f18c:	05dc      	lsls	r4, r3, #23
 800f18e:	d407      	bmi.n	800f1a0 <PDM_Filter+0x28>
 800f190:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f194:	bf14      	ite	ne
 800f196:	2020      	movne	r0, #32
 800f198:	2030      	moveq	r0, #48	; 0x30
 800f19a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f19e:	4770      	bx	lr
 800f1a0:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800f1a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1a6:	320c      	adds	r2, #12
 800f1a8:	4718      	bx	r3
 800f1aa:	bf00      	nop
 800f1ac:	b5e8b5cd 	.word	0xb5e8b5cd

0800f1b0 <CRC_Lock>:
 800f1b0:	4a17      	ldr	r2, [pc, #92]	; (800f210 <CRC_Lock+0x60>)
 800f1b2:	6813      	ldr	r3, [r2, #0]
 800f1b4:	b410      	push	{r4}
 800f1b6:	f023 0301 	bic.w	r3, r3, #1
 800f1ba:	4c16      	ldr	r4, [pc, #88]	; (800f214 <CRC_Lock+0x64>)
 800f1bc:	6013      	str	r3, [r2, #0]
 800f1be:	6823      	ldr	r3, [r4, #0]
 800f1c0:	b933      	cbnz	r3, 800f1d0 <CRC_Lock+0x20>
 800f1c2:	4b15      	ldr	r3, [pc, #84]	; (800f218 <CRC_Lock+0x68>)
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f1ca:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800f1ce:	d00f      	beq.n	800f1f0 <CRC_Lock+0x40>
 800f1d0:	4a12      	ldr	r2, [pc, #72]	; (800f21c <CRC_Lock+0x6c>)
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	6013      	str	r3, [r2, #0]
 800f1d6:	6813      	ldr	r3, [r2, #0]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d1fc      	bne.n	800f1d6 <CRC_Lock+0x26>
 800f1dc:	4b10      	ldr	r3, [pc, #64]	; (800f220 <CRC_Lock+0x70>)
 800f1de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1e2:	6018      	str	r0, [r3, #0]
 800f1e4:	6818      	ldr	r0, [r3, #0]
 800f1e6:	1a08      	subs	r0, r1, r0
 800f1e8:	fab0 f080 	clz	r0, r0
 800f1ec:	0940      	lsrs	r0, r0, #5
 800f1ee:	4770      	bx	lr
 800f1f0:	4a0c      	ldr	r2, [pc, #48]	; (800f224 <CRC_Lock+0x74>)
 800f1f2:	2301      	movs	r3, #1
 800f1f4:	6013      	str	r3, [r2, #0]
 800f1f6:	6813      	ldr	r3, [r2, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d1fc      	bne.n	800f1f6 <CRC_Lock+0x46>
 800f1fc:	4b0a      	ldr	r3, [pc, #40]	; (800f228 <CRC_Lock+0x78>)
 800f1fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f202:	6018      	str	r0, [r3, #0]
 800f204:	6818      	ldr	r0, [r3, #0]
 800f206:	1a40      	subs	r0, r0, r1
 800f208:	fab0 f080 	clz	r0, r0
 800f20c:	0940      	lsrs	r0, r0, #5
 800f20e:	4770      	bx	lr
 800f210:	e0002000 	.word	0xe0002000
 800f214:	e0042000 	.word	0xe0042000
 800f218:	5c001000 	.word	0x5c001000
 800f21c:	40023008 	.word	0x40023008
 800f220:	40023000 	.word	0x40023000
 800f224:	58024c08 	.word	0x58024c08
 800f228:	58024c00 	.word	0x58024c00

0800f22c <__errno>:
 800f22c:	4b01      	ldr	r3, [pc, #4]	; (800f234 <__errno+0x8>)
 800f22e:	6818      	ldr	r0, [r3, #0]
 800f230:	4770      	bx	lr
 800f232:	bf00      	nop
 800f234:	2000064c 	.word	0x2000064c

0800f238 <__libc_init_array>:
 800f238:	b570      	push	{r4, r5, r6, lr}
 800f23a:	4e0d      	ldr	r6, [pc, #52]	; (800f270 <__libc_init_array+0x38>)
 800f23c:	4c0d      	ldr	r4, [pc, #52]	; (800f274 <__libc_init_array+0x3c>)
 800f23e:	1ba4      	subs	r4, r4, r6
 800f240:	10a4      	asrs	r4, r4, #2
 800f242:	2500      	movs	r5, #0
 800f244:	42a5      	cmp	r5, r4
 800f246:	d109      	bne.n	800f25c <__libc_init_array+0x24>
 800f248:	4e0b      	ldr	r6, [pc, #44]	; (800f278 <__libc_init_array+0x40>)
 800f24a:	4c0c      	ldr	r4, [pc, #48]	; (800f27c <__libc_init_array+0x44>)
 800f24c:	f004 ff2a 	bl	80140a4 <_init>
 800f250:	1ba4      	subs	r4, r4, r6
 800f252:	10a4      	asrs	r4, r4, #2
 800f254:	2500      	movs	r5, #0
 800f256:	42a5      	cmp	r5, r4
 800f258:	d105      	bne.n	800f266 <__libc_init_array+0x2e>
 800f25a:	bd70      	pop	{r4, r5, r6, pc}
 800f25c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f260:	4798      	blx	r3
 800f262:	3501      	adds	r5, #1
 800f264:	e7ee      	b.n	800f244 <__libc_init_array+0xc>
 800f266:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f26a:	4798      	blx	r3
 800f26c:	3501      	adds	r5, #1
 800f26e:	e7f2      	b.n	800f256 <__libc_init_array+0x1e>
 800f270:	0801458c 	.word	0x0801458c
 800f274:	0801458c 	.word	0x0801458c
 800f278:	0801458c 	.word	0x0801458c
 800f27c:	08014590 	.word	0x08014590

0800f280 <malloc>:
 800f280:	4b02      	ldr	r3, [pc, #8]	; (800f28c <malloc+0xc>)
 800f282:	4601      	mov	r1, r0
 800f284:	6818      	ldr	r0, [r3, #0]
 800f286:	f000 b86d 	b.w	800f364 <_malloc_r>
 800f28a:	bf00      	nop
 800f28c:	2000064c 	.word	0x2000064c

0800f290 <free>:
 800f290:	4b02      	ldr	r3, [pc, #8]	; (800f29c <free+0xc>)
 800f292:	4601      	mov	r1, r0
 800f294:	6818      	ldr	r0, [r3, #0]
 800f296:	f000 b817 	b.w	800f2c8 <_free_r>
 800f29a:	bf00      	nop
 800f29c:	2000064c 	.word	0x2000064c

0800f2a0 <memcpy>:
 800f2a0:	b510      	push	{r4, lr}
 800f2a2:	1e43      	subs	r3, r0, #1
 800f2a4:	440a      	add	r2, r1
 800f2a6:	4291      	cmp	r1, r2
 800f2a8:	d100      	bne.n	800f2ac <memcpy+0xc>
 800f2aa:	bd10      	pop	{r4, pc}
 800f2ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f2b4:	e7f7      	b.n	800f2a6 <memcpy+0x6>

0800f2b6 <memset>:
 800f2b6:	4402      	add	r2, r0
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	4293      	cmp	r3, r2
 800f2bc:	d100      	bne.n	800f2c0 <memset+0xa>
 800f2be:	4770      	bx	lr
 800f2c0:	f803 1b01 	strb.w	r1, [r3], #1
 800f2c4:	e7f9      	b.n	800f2ba <memset+0x4>
	...

0800f2c8 <_free_r>:
 800f2c8:	b538      	push	{r3, r4, r5, lr}
 800f2ca:	4605      	mov	r5, r0
 800f2cc:	2900      	cmp	r1, #0
 800f2ce:	d045      	beq.n	800f35c <_free_r+0x94>
 800f2d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2d4:	1f0c      	subs	r4, r1, #4
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	bfb8      	it	lt
 800f2da:	18e4      	addlt	r4, r4, r3
 800f2dc:	f003 f832 	bl	8012344 <__malloc_lock>
 800f2e0:	4a1f      	ldr	r2, [pc, #124]	; (800f360 <_free_r+0x98>)
 800f2e2:	6813      	ldr	r3, [r2, #0]
 800f2e4:	4610      	mov	r0, r2
 800f2e6:	b933      	cbnz	r3, 800f2f6 <_free_r+0x2e>
 800f2e8:	6063      	str	r3, [r4, #4]
 800f2ea:	6014      	str	r4, [r2, #0]
 800f2ec:	4628      	mov	r0, r5
 800f2ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2f2:	f003 b828 	b.w	8012346 <__malloc_unlock>
 800f2f6:	42a3      	cmp	r3, r4
 800f2f8:	d90c      	bls.n	800f314 <_free_r+0x4c>
 800f2fa:	6821      	ldr	r1, [r4, #0]
 800f2fc:	1862      	adds	r2, r4, r1
 800f2fe:	4293      	cmp	r3, r2
 800f300:	bf04      	itt	eq
 800f302:	681a      	ldreq	r2, [r3, #0]
 800f304:	685b      	ldreq	r3, [r3, #4]
 800f306:	6063      	str	r3, [r4, #4]
 800f308:	bf04      	itt	eq
 800f30a:	1852      	addeq	r2, r2, r1
 800f30c:	6022      	streq	r2, [r4, #0]
 800f30e:	6004      	str	r4, [r0, #0]
 800f310:	e7ec      	b.n	800f2ec <_free_r+0x24>
 800f312:	4613      	mov	r3, r2
 800f314:	685a      	ldr	r2, [r3, #4]
 800f316:	b10a      	cbz	r2, 800f31c <_free_r+0x54>
 800f318:	42a2      	cmp	r2, r4
 800f31a:	d9fa      	bls.n	800f312 <_free_r+0x4a>
 800f31c:	6819      	ldr	r1, [r3, #0]
 800f31e:	1858      	adds	r0, r3, r1
 800f320:	42a0      	cmp	r0, r4
 800f322:	d10b      	bne.n	800f33c <_free_r+0x74>
 800f324:	6820      	ldr	r0, [r4, #0]
 800f326:	4401      	add	r1, r0
 800f328:	1858      	adds	r0, r3, r1
 800f32a:	4282      	cmp	r2, r0
 800f32c:	6019      	str	r1, [r3, #0]
 800f32e:	d1dd      	bne.n	800f2ec <_free_r+0x24>
 800f330:	6810      	ldr	r0, [r2, #0]
 800f332:	6852      	ldr	r2, [r2, #4]
 800f334:	605a      	str	r2, [r3, #4]
 800f336:	4401      	add	r1, r0
 800f338:	6019      	str	r1, [r3, #0]
 800f33a:	e7d7      	b.n	800f2ec <_free_r+0x24>
 800f33c:	d902      	bls.n	800f344 <_free_r+0x7c>
 800f33e:	230c      	movs	r3, #12
 800f340:	602b      	str	r3, [r5, #0]
 800f342:	e7d3      	b.n	800f2ec <_free_r+0x24>
 800f344:	6820      	ldr	r0, [r4, #0]
 800f346:	1821      	adds	r1, r4, r0
 800f348:	428a      	cmp	r2, r1
 800f34a:	bf04      	itt	eq
 800f34c:	6811      	ldreq	r1, [r2, #0]
 800f34e:	6852      	ldreq	r2, [r2, #4]
 800f350:	6062      	str	r2, [r4, #4]
 800f352:	bf04      	itt	eq
 800f354:	1809      	addeq	r1, r1, r0
 800f356:	6021      	streq	r1, [r4, #0]
 800f358:	605c      	str	r4, [r3, #4]
 800f35a:	e7c7      	b.n	800f2ec <_free_r+0x24>
 800f35c:	bd38      	pop	{r3, r4, r5, pc}
 800f35e:	bf00      	nop
 800f360:	20001d10 	.word	0x20001d10

0800f364 <_malloc_r>:
 800f364:	b570      	push	{r4, r5, r6, lr}
 800f366:	1ccd      	adds	r5, r1, #3
 800f368:	f025 0503 	bic.w	r5, r5, #3
 800f36c:	3508      	adds	r5, #8
 800f36e:	2d0c      	cmp	r5, #12
 800f370:	bf38      	it	cc
 800f372:	250c      	movcc	r5, #12
 800f374:	2d00      	cmp	r5, #0
 800f376:	4606      	mov	r6, r0
 800f378:	db01      	blt.n	800f37e <_malloc_r+0x1a>
 800f37a:	42a9      	cmp	r1, r5
 800f37c:	d903      	bls.n	800f386 <_malloc_r+0x22>
 800f37e:	230c      	movs	r3, #12
 800f380:	6033      	str	r3, [r6, #0]
 800f382:	2000      	movs	r0, #0
 800f384:	bd70      	pop	{r4, r5, r6, pc}
 800f386:	f002 ffdd 	bl	8012344 <__malloc_lock>
 800f38a:	4a21      	ldr	r2, [pc, #132]	; (800f410 <_malloc_r+0xac>)
 800f38c:	6814      	ldr	r4, [r2, #0]
 800f38e:	4621      	mov	r1, r4
 800f390:	b991      	cbnz	r1, 800f3b8 <_malloc_r+0x54>
 800f392:	4c20      	ldr	r4, [pc, #128]	; (800f414 <_malloc_r+0xb0>)
 800f394:	6823      	ldr	r3, [r4, #0]
 800f396:	b91b      	cbnz	r3, 800f3a0 <_malloc_r+0x3c>
 800f398:	4630      	mov	r0, r6
 800f39a:	f000 fe93 	bl	80100c4 <_sbrk_r>
 800f39e:	6020      	str	r0, [r4, #0]
 800f3a0:	4629      	mov	r1, r5
 800f3a2:	4630      	mov	r0, r6
 800f3a4:	f000 fe8e 	bl	80100c4 <_sbrk_r>
 800f3a8:	1c43      	adds	r3, r0, #1
 800f3aa:	d124      	bne.n	800f3f6 <_malloc_r+0x92>
 800f3ac:	230c      	movs	r3, #12
 800f3ae:	6033      	str	r3, [r6, #0]
 800f3b0:	4630      	mov	r0, r6
 800f3b2:	f002 ffc8 	bl	8012346 <__malloc_unlock>
 800f3b6:	e7e4      	b.n	800f382 <_malloc_r+0x1e>
 800f3b8:	680b      	ldr	r3, [r1, #0]
 800f3ba:	1b5b      	subs	r3, r3, r5
 800f3bc:	d418      	bmi.n	800f3f0 <_malloc_r+0x8c>
 800f3be:	2b0b      	cmp	r3, #11
 800f3c0:	d90f      	bls.n	800f3e2 <_malloc_r+0x7e>
 800f3c2:	600b      	str	r3, [r1, #0]
 800f3c4:	50cd      	str	r5, [r1, r3]
 800f3c6:	18cc      	adds	r4, r1, r3
 800f3c8:	4630      	mov	r0, r6
 800f3ca:	f002 ffbc 	bl	8012346 <__malloc_unlock>
 800f3ce:	f104 000b 	add.w	r0, r4, #11
 800f3d2:	1d23      	adds	r3, r4, #4
 800f3d4:	f020 0007 	bic.w	r0, r0, #7
 800f3d8:	1ac3      	subs	r3, r0, r3
 800f3da:	d0d3      	beq.n	800f384 <_malloc_r+0x20>
 800f3dc:	425a      	negs	r2, r3
 800f3de:	50e2      	str	r2, [r4, r3]
 800f3e0:	e7d0      	b.n	800f384 <_malloc_r+0x20>
 800f3e2:	428c      	cmp	r4, r1
 800f3e4:	684b      	ldr	r3, [r1, #4]
 800f3e6:	bf16      	itet	ne
 800f3e8:	6063      	strne	r3, [r4, #4]
 800f3ea:	6013      	streq	r3, [r2, #0]
 800f3ec:	460c      	movne	r4, r1
 800f3ee:	e7eb      	b.n	800f3c8 <_malloc_r+0x64>
 800f3f0:	460c      	mov	r4, r1
 800f3f2:	6849      	ldr	r1, [r1, #4]
 800f3f4:	e7cc      	b.n	800f390 <_malloc_r+0x2c>
 800f3f6:	1cc4      	adds	r4, r0, #3
 800f3f8:	f024 0403 	bic.w	r4, r4, #3
 800f3fc:	42a0      	cmp	r0, r4
 800f3fe:	d005      	beq.n	800f40c <_malloc_r+0xa8>
 800f400:	1a21      	subs	r1, r4, r0
 800f402:	4630      	mov	r0, r6
 800f404:	f000 fe5e 	bl	80100c4 <_sbrk_r>
 800f408:	3001      	adds	r0, #1
 800f40a:	d0cf      	beq.n	800f3ac <_malloc_r+0x48>
 800f40c:	6025      	str	r5, [r4, #0]
 800f40e:	e7db      	b.n	800f3c8 <_malloc_r+0x64>
 800f410:	20001d10 	.word	0x20001d10
 800f414:	20001d14 	.word	0x20001d14

0800f418 <__cvt>:
 800f418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f41c:	ec55 4b10 	vmov	r4, r5, d0
 800f420:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f422:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f426:	2d00      	cmp	r5, #0
 800f428:	460e      	mov	r6, r1
 800f42a:	4691      	mov	r9, r2
 800f42c:	4619      	mov	r1, r3
 800f42e:	bfb8      	it	lt
 800f430:	4622      	movlt	r2, r4
 800f432:	462b      	mov	r3, r5
 800f434:	f027 0720 	bic.w	r7, r7, #32
 800f438:	bfbb      	ittet	lt
 800f43a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f43e:	461d      	movlt	r5, r3
 800f440:	2300      	movge	r3, #0
 800f442:	232d      	movlt	r3, #45	; 0x2d
 800f444:	bfb8      	it	lt
 800f446:	4614      	movlt	r4, r2
 800f448:	2f46      	cmp	r7, #70	; 0x46
 800f44a:	700b      	strb	r3, [r1, #0]
 800f44c:	d004      	beq.n	800f458 <__cvt+0x40>
 800f44e:	2f45      	cmp	r7, #69	; 0x45
 800f450:	d100      	bne.n	800f454 <__cvt+0x3c>
 800f452:	3601      	adds	r6, #1
 800f454:	2102      	movs	r1, #2
 800f456:	e000      	b.n	800f45a <__cvt+0x42>
 800f458:	2103      	movs	r1, #3
 800f45a:	ab03      	add	r3, sp, #12
 800f45c:	9301      	str	r3, [sp, #4]
 800f45e:	ab02      	add	r3, sp, #8
 800f460:	9300      	str	r3, [sp, #0]
 800f462:	4632      	mov	r2, r6
 800f464:	4653      	mov	r3, sl
 800f466:	ec45 4b10 	vmov	d0, r4, r5
 800f46a:	f001 fd9d 	bl	8010fa8 <_dtoa_r>
 800f46e:	2f47      	cmp	r7, #71	; 0x47
 800f470:	4680      	mov	r8, r0
 800f472:	d102      	bne.n	800f47a <__cvt+0x62>
 800f474:	f019 0f01 	tst.w	r9, #1
 800f478:	d026      	beq.n	800f4c8 <__cvt+0xb0>
 800f47a:	2f46      	cmp	r7, #70	; 0x46
 800f47c:	eb08 0906 	add.w	r9, r8, r6
 800f480:	d111      	bne.n	800f4a6 <__cvt+0x8e>
 800f482:	f898 3000 	ldrb.w	r3, [r8]
 800f486:	2b30      	cmp	r3, #48	; 0x30
 800f488:	d10a      	bne.n	800f4a0 <__cvt+0x88>
 800f48a:	2200      	movs	r2, #0
 800f48c:	2300      	movs	r3, #0
 800f48e:	4620      	mov	r0, r4
 800f490:	4629      	mov	r1, r5
 800f492:	f7f1 fb39 	bl	8000b08 <__aeabi_dcmpeq>
 800f496:	b918      	cbnz	r0, 800f4a0 <__cvt+0x88>
 800f498:	f1c6 0601 	rsb	r6, r6, #1
 800f49c:	f8ca 6000 	str.w	r6, [sl]
 800f4a0:	f8da 3000 	ldr.w	r3, [sl]
 800f4a4:	4499      	add	r9, r3
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	2300      	movs	r3, #0
 800f4aa:	4620      	mov	r0, r4
 800f4ac:	4629      	mov	r1, r5
 800f4ae:	f7f1 fb2b 	bl	8000b08 <__aeabi_dcmpeq>
 800f4b2:	b938      	cbnz	r0, 800f4c4 <__cvt+0xac>
 800f4b4:	2230      	movs	r2, #48	; 0x30
 800f4b6:	9b03      	ldr	r3, [sp, #12]
 800f4b8:	454b      	cmp	r3, r9
 800f4ba:	d205      	bcs.n	800f4c8 <__cvt+0xb0>
 800f4bc:	1c59      	adds	r1, r3, #1
 800f4be:	9103      	str	r1, [sp, #12]
 800f4c0:	701a      	strb	r2, [r3, #0]
 800f4c2:	e7f8      	b.n	800f4b6 <__cvt+0x9e>
 800f4c4:	f8cd 900c 	str.w	r9, [sp, #12]
 800f4c8:	9b03      	ldr	r3, [sp, #12]
 800f4ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f4cc:	eba3 0308 	sub.w	r3, r3, r8
 800f4d0:	4640      	mov	r0, r8
 800f4d2:	6013      	str	r3, [r2, #0]
 800f4d4:	b004      	add	sp, #16
 800f4d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f4da <__exponent>:
 800f4da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4dc:	2900      	cmp	r1, #0
 800f4de:	4604      	mov	r4, r0
 800f4e0:	bfba      	itte	lt
 800f4e2:	4249      	neglt	r1, r1
 800f4e4:	232d      	movlt	r3, #45	; 0x2d
 800f4e6:	232b      	movge	r3, #43	; 0x2b
 800f4e8:	2909      	cmp	r1, #9
 800f4ea:	f804 2b02 	strb.w	r2, [r4], #2
 800f4ee:	7043      	strb	r3, [r0, #1]
 800f4f0:	dd20      	ble.n	800f534 <__exponent+0x5a>
 800f4f2:	f10d 0307 	add.w	r3, sp, #7
 800f4f6:	461f      	mov	r7, r3
 800f4f8:	260a      	movs	r6, #10
 800f4fa:	fb91 f5f6 	sdiv	r5, r1, r6
 800f4fe:	fb06 1115 	mls	r1, r6, r5, r1
 800f502:	3130      	adds	r1, #48	; 0x30
 800f504:	2d09      	cmp	r5, #9
 800f506:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f50a:	f103 32ff 	add.w	r2, r3, #4294967295
 800f50e:	4629      	mov	r1, r5
 800f510:	dc09      	bgt.n	800f526 <__exponent+0x4c>
 800f512:	3130      	adds	r1, #48	; 0x30
 800f514:	3b02      	subs	r3, #2
 800f516:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f51a:	42bb      	cmp	r3, r7
 800f51c:	4622      	mov	r2, r4
 800f51e:	d304      	bcc.n	800f52a <__exponent+0x50>
 800f520:	1a10      	subs	r0, r2, r0
 800f522:	b003      	add	sp, #12
 800f524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f526:	4613      	mov	r3, r2
 800f528:	e7e7      	b.n	800f4fa <__exponent+0x20>
 800f52a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f52e:	f804 2b01 	strb.w	r2, [r4], #1
 800f532:	e7f2      	b.n	800f51a <__exponent+0x40>
 800f534:	2330      	movs	r3, #48	; 0x30
 800f536:	4419      	add	r1, r3
 800f538:	7083      	strb	r3, [r0, #2]
 800f53a:	1d02      	adds	r2, r0, #4
 800f53c:	70c1      	strb	r1, [r0, #3]
 800f53e:	e7ef      	b.n	800f520 <__exponent+0x46>

0800f540 <_printf_float>:
 800f540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f544:	b08d      	sub	sp, #52	; 0x34
 800f546:	460c      	mov	r4, r1
 800f548:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800f54c:	4616      	mov	r6, r2
 800f54e:	461f      	mov	r7, r3
 800f550:	4605      	mov	r5, r0
 800f552:	f002 fed7 	bl	8012304 <_localeconv_r>
 800f556:	6803      	ldr	r3, [r0, #0]
 800f558:	9304      	str	r3, [sp, #16]
 800f55a:	4618      	mov	r0, r3
 800f55c:	f7f0 fe58 	bl	8000210 <strlen>
 800f560:	2300      	movs	r3, #0
 800f562:	930a      	str	r3, [sp, #40]	; 0x28
 800f564:	f8d8 3000 	ldr.w	r3, [r8]
 800f568:	9005      	str	r0, [sp, #20]
 800f56a:	3307      	adds	r3, #7
 800f56c:	f023 0307 	bic.w	r3, r3, #7
 800f570:	f103 0208 	add.w	r2, r3, #8
 800f574:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f578:	f8d4 b000 	ldr.w	fp, [r4]
 800f57c:	f8c8 2000 	str.w	r2, [r8]
 800f580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f584:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f588:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f58c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f590:	9307      	str	r3, [sp, #28]
 800f592:	f8cd 8018 	str.w	r8, [sp, #24]
 800f596:	f04f 32ff 	mov.w	r2, #4294967295
 800f59a:	4ba7      	ldr	r3, [pc, #668]	; (800f838 <_printf_float+0x2f8>)
 800f59c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5a0:	f7f1 fae4 	bl	8000b6c <__aeabi_dcmpun>
 800f5a4:	bb70      	cbnz	r0, 800f604 <_printf_float+0xc4>
 800f5a6:	f04f 32ff 	mov.w	r2, #4294967295
 800f5aa:	4ba3      	ldr	r3, [pc, #652]	; (800f838 <_printf_float+0x2f8>)
 800f5ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5b0:	f7f1 fabe 	bl	8000b30 <__aeabi_dcmple>
 800f5b4:	bb30      	cbnz	r0, 800f604 <_printf_float+0xc4>
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	4640      	mov	r0, r8
 800f5bc:	4649      	mov	r1, r9
 800f5be:	f7f1 faad 	bl	8000b1c <__aeabi_dcmplt>
 800f5c2:	b110      	cbz	r0, 800f5ca <_printf_float+0x8a>
 800f5c4:	232d      	movs	r3, #45	; 0x2d
 800f5c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5ca:	4a9c      	ldr	r2, [pc, #624]	; (800f83c <_printf_float+0x2fc>)
 800f5cc:	4b9c      	ldr	r3, [pc, #624]	; (800f840 <_printf_float+0x300>)
 800f5ce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f5d2:	bf8c      	ite	hi
 800f5d4:	4690      	movhi	r8, r2
 800f5d6:	4698      	movls	r8, r3
 800f5d8:	2303      	movs	r3, #3
 800f5da:	f02b 0204 	bic.w	r2, fp, #4
 800f5de:	6123      	str	r3, [r4, #16]
 800f5e0:	6022      	str	r2, [r4, #0]
 800f5e2:	f04f 0900 	mov.w	r9, #0
 800f5e6:	9700      	str	r7, [sp, #0]
 800f5e8:	4633      	mov	r3, r6
 800f5ea:	aa0b      	add	r2, sp, #44	; 0x2c
 800f5ec:	4621      	mov	r1, r4
 800f5ee:	4628      	mov	r0, r5
 800f5f0:	f000 f9e6 	bl	800f9c0 <_printf_common>
 800f5f4:	3001      	adds	r0, #1
 800f5f6:	f040 808d 	bne.w	800f714 <_printf_float+0x1d4>
 800f5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800f5fe:	b00d      	add	sp, #52	; 0x34
 800f600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f604:	4642      	mov	r2, r8
 800f606:	464b      	mov	r3, r9
 800f608:	4640      	mov	r0, r8
 800f60a:	4649      	mov	r1, r9
 800f60c:	f7f1 faae 	bl	8000b6c <__aeabi_dcmpun>
 800f610:	b110      	cbz	r0, 800f618 <_printf_float+0xd8>
 800f612:	4a8c      	ldr	r2, [pc, #560]	; (800f844 <_printf_float+0x304>)
 800f614:	4b8c      	ldr	r3, [pc, #560]	; (800f848 <_printf_float+0x308>)
 800f616:	e7da      	b.n	800f5ce <_printf_float+0x8e>
 800f618:	6861      	ldr	r1, [r4, #4]
 800f61a:	1c4b      	adds	r3, r1, #1
 800f61c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800f620:	a80a      	add	r0, sp, #40	; 0x28
 800f622:	d13e      	bne.n	800f6a2 <_printf_float+0x162>
 800f624:	2306      	movs	r3, #6
 800f626:	6063      	str	r3, [r4, #4]
 800f628:	2300      	movs	r3, #0
 800f62a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f62e:	ab09      	add	r3, sp, #36	; 0x24
 800f630:	9300      	str	r3, [sp, #0]
 800f632:	ec49 8b10 	vmov	d0, r8, r9
 800f636:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f63a:	6022      	str	r2, [r4, #0]
 800f63c:	f8cd a004 	str.w	sl, [sp, #4]
 800f640:	6861      	ldr	r1, [r4, #4]
 800f642:	4628      	mov	r0, r5
 800f644:	f7ff fee8 	bl	800f418 <__cvt>
 800f648:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800f64c:	2b47      	cmp	r3, #71	; 0x47
 800f64e:	4680      	mov	r8, r0
 800f650:	d109      	bne.n	800f666 <_printf_float+0x126>
 800f652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f654:	1cd8      	adds	r0, r3, #3
 800f656:	db02      	blt.n	800f65e <_printf_float+0x11e>
 800f658:	6862      	ldr	r2, [r4, #4]
 800f65a:	4293      	cmp	r3, r2
 800f65c:	dd47      	ble.n	800f6ee <_printf_float+0x1ae>
 800f65e:	f1aa 0a02 	sub.w	sl, sl, #2
 800f662:	fa5f fa8a 	uxtb.w	sl, sl
 800f666:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f66a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f66c:	d824      	bhi.n	800f6b8 <_printf_float+0x178>
 800f66e:	3901      	subs	r1, #1
 800f670:	4652      	mov	r2, sl
 800f672:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f676:	9109      	str	r1, [sp, #36]	; 0x24
 800f678:	f7ff ff2f 	bl	800f4da <__exponent>
 800f67c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f67e:	1813      	adds	r3, r2, r0
 800f680:	2a01      	cmp	r2, #1
 800f682:	4681      	mov	r9, r0
 800f684:	6123      	str	r3, [r4, #16]
 800f686:	dc02      	bgt.n	800f68e <_printf_float+0x14e>
 800f688:	6822      	ldr	r2, [r4, #0]
 800f68a:	07d1      	lsls	r1, r2, #31
 800f68c:	d501      	bpl.n	800f692 <_printf_float+0x152>
 800f68e:	3301      	adds	r3, #1
 800f690:	6123      	str	r3, [r4, #16]
 800f692:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f696:	2b00      	cmp	r3, #0
 800f698:	d0a5      	beq.n	800f5e6 <_printf_float+0xa6>
 800f69a:	232d      	movs	r3, #45	; 0x2d
 800f69c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6a0:	e7a1      	b.n	800f5e6 <_printf_float+0xa6>
 800f6a2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800f6a6:	f000 8177 	beq.w	800f998 <_printf_float+0x458>
 800f6aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f6ae:	d1bb      	bne.n	800f628 <_printf_float+0xe8>
 800f6b0:	2900      	cmp	r1, #0
 800f6b2:	d1b9      	bne.n	800f628 <_printf_float+0xe8>
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	e7b6      	b.n	800f626 <_printf_float+0xe6>
 800f6b8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800f6bc:	d119      	bne.n	800f6f2 <_printf_float+0x1b2>
 800f6be:	2900      	cmp	r1, #0
 800f6c0:	6863      	ldr	r3, [r4, #4]
 800f6c2:	dd0c      	ble.n	800f6de <_printf_float+0x19e>
 800f6c4:	6121      	str	r1, [r4, #16]
 800f6c6:	b913      	cbnz	r3, 800f6ce <_printf_float+0x18e>
 800f6c8:	6822      	ldr	r2, [r4, #0]
 800f6ca:	07d2      	lsls	r2, r2, #31
 800f6cc:	d502      	bpl.n	800f6d4 <_printf_float+0x194>
 800f6ce:	3301      	adds	r3, #1
 800f6d0:	440b      	add	r3, r1
 800f6d2:	6123      	str	r3, [r4, #16]
 800f6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6d6:	65a3      	str	r3, [r4, #88]	; 0x58
 800f6d8:	f04f 0900 	mov.w	r9, #0
 800f6dc:	e7d9      	b.n	800f692 <_printf_float+0x152>
 800f6de:	b913      	cbnz	r3, 800f6e6 <_printf_float+0x1a6>
 800f6e0:	6822      	ldr	r2, [r4, #0]
 800f6e2:	07d0      	lsls	r0, r2, #31
 800f6e4:	d501      	bpl.n	800f6ea <_printf_float+0x1aa>
 800f6e6:	3302      	adds	r3, #2
 800f6e8:	e7f3      	b.n	800f6d2 <_printf_float+0x192>
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	e7f1      	b.n	800f6d2 <_printf_float+0x192>
 800f6ee:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f6f2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f6f6:	4293      	cmp	r3, r2
 800f6f8:	db05      	blt.n	800f706 <_printf_float+0x1c6>
 800f6fa:	6822      	ldr	r2, [r4, #0]
 800f6fc:	6123      	str	r3, [r4, #16]
 800f6fe:	07d1      	lsls	r1, r2, #31
 800f700:	d5e8      	bpl.n	800f6d4 <_printf_float+0x194>
 800f702:	3301      	adds	r3, #1
 800f704:	e7e5      	b.n	800f6d2 <_printf_float+0x192>
 800f706:	2b00      	cmp	r3, #0
 800f708:	bfd4      	ite	le
 800f70a:	f1c3 0302 	rsble	r3, r3, #2
 800f70e:	2301      	movgt	r3, #1
 800f710:	4413      	add	r3, r2
 800f712:	e7de      	b.n	800f6d2 <_printf_float+0x192>
 800f714:	6823      	ldr	r3, [r4, #0]
 800f716:	055a      	lsls	r2, r3, #21
 800f718:	d407      	bmi.n	800f72a <_printf_float+0x1ea>
 800f71a:	6923      	ldr	r3, [r4, #16]
 800f71c:	4642      	mov	r2, r8
 800f71e:	4631      	mov	r1, r6
 800f720:	4628      	mov	r0, r5
 800f722:	47b8      	blx	r7
 800f724:	3001      	adds	r0, #1
 800f726:	d12b      	bne.n	800f780 <_printf_float+0x240>
 800f728:	e767      	b.n	800f5fa <_printf_float+0xba>
 800f72a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f72e:	f240 80dc 	bls.w	800f8ea <_printf_float+0x3aa>
 800f732:	2200      	movs	r2, #0
 800f734:	2300      	movs	r3, #0
 800f736:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f73a:	f7f1 f9e5 	bl	8000b08 <__aeabi_dcmpeq>
 800f73e:	2800      	cmp	r0, #0
 800f740:	d033      	beq.n	800f7aa <_printf_float+0x26a>
 800f742:	2301      	movs	r3, #1
 800f744:	4a41      	ldr	r2, [pc, #260]	; (800f84c <_printf_float+0x30c>)
 800f746:	4631      	mov	r1, r6
 800f748:	4628      	mov	r0, r5
 800f74a:	47b8      	blx	r7
 800f74c:	3001      	adds	r0, #1
 800f74e:	f43f af54 	beq.w	800f5fa <_printf_float+0xba>
 800f752:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f756:	429a      	cmp	r2, r3
 800f758:	db02      	blt.n	800f760 <_printf_float+0x220>
 800f75a:	6823      	ldr	r3, [r4, #0]
 800f75c:	07d8      	lsls	r0, r3, #31
 800f75e:	d50f      	bpl.n	800f780 <_printf_float+0x240>
 800f760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f764:	4631      	mov	r1, r6
 800f766:	4628      	mov	r0, r5
 800f768:	47b8      	blx	r7
 800f76a:	3001      	adds	r0, #1
 800f76c:	f43f af45 	beq.w	800f5fa <_printf_float+0xba>
 800f770:	f04f 0800 	mov.w	r8, #0
 800f774:	f104 091a 	add.w	r9, r4, #26
 800f778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f77a:	3b01      	subs	r3, #1
 800f77c:	4543      	cmp	r3, r8
 800f77e:	dc09      	bgt.n	800f794 <_printf_float+0x254>
 800f780:	6823      	ldr	r3, [r4, #0]
 800f782:	079b      	lsls	r3, r3, #30
 800f784:	f100 8103 	bmi.w	800f98e <_printf_float+0x44e>
 800f788:	68e0      	ldr	r0, [r4, #12]
 800f78a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f78c:	4298      	cmp	r0, r3
 800f78e:	bfb8      	it	lt
 800f790:	4618      	movlt	r0, r3
 800f792:	e734      	b.n	800f5fe <_printf_float+0xbe>
 800f794:	2301      	movs	r3, #1
 800f796:	464a      	mov	r2, r9
 800f798:	4631      	mov	r1, r6
 800f79a:	4628      	mov	r0, r5
 800f79c:	47b8      	blx	r7
 800f79e:	3001      	adds	r0, #1
 800f7a0:	f43f af2b 	beq.w	800f5fa <_printf_float+0xba>
 800f7a4:	f108 0801 	add.w	r8, r8, #1
 800f7a8:	e7e6      	b.n	800f778 <_printf_float+0x238>
 800f7aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	dc2b      	bgt.n	800f808 <_printf_float+0x2c8>
 800f7b0:	2301      	movs	r3, #1
 800f7b2:	4a26      	ldr	r2, [pc, #152]	; (800f84c <_printf_float+0x30c>)
 800f7b4:	4631      	mov	r1, r6
 800f7b6:	4628      	mov	r0, r5
 800f7b8:	47b8      	blx	r7
 800f7ba:	3001      	adds	r0, #1
 800f7bc:	f43f af1d 	beq.w	800f5fa <_printf_float+0xba>
 800f7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7c2:	b923      	cbnz	r3, 800f7ce <_printf_float+0x28e>
 800f7c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7c6:	b913      	cbnz	r3, 800f7ce <_printf_float+0x28e>
 800f7c8:	6823      	ldr	r3, [r4, #0]
 800f7ca:	07d9      	lsls	r1, r3, #31
 800f7cc:	d5d8      	bpl.n	800f780 <_printf_float+0x240>
 800f7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7d2:	4631      	mov	r1, r6
 800f7d4:	4628      	mov	r0, r5
 800f7d6:	47b8      	blx	r7
 800f7d8:	3001      	adds	r0, #1
 800f7da:	f43f af0e 	beq.w	800f5fa <_printf_float+0xba>
 800f7de:	f04f 0900 	mov.w	r9, #0
 800f7e2:	f104 0a1a 	add.w	sl, r4, #26
 800f7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7e8:	425b      	negs	r3, r3
 800f7ea:	454b      	cmp	r3, r9
 800f7ec:	dc01      	bgt.n	800f7f2 <_printf_float+0x2b2>
 800f7ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f7f0:	e794      	b.n	800f71c <_printf_float+0x1dc>
 800f7f2:	2301      	movs	r3, #1
 800f7f4:	4652      	mov	r2, sl
 800f7f6:	4631      	mov	r1, r6
 800f7f8:	4628      	mov	r0, r5
 800f7fa:	47b8      	blx	r7
 800f7fc:	3001      	adds	r0, #1
 800f7fe:	f43f aefc 	beq.w	800f5fa <_printf_float+0xba>
 800f802:	f109 0901 	add.w	r9, r9, #1
 800f806:	e7ee      	b.n	800f7e6 <_printf_float+0x2a6>
 800f808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f80a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f80c:	429a      	cmp	r2, r3
 800f80e:	bfa8      	it	ge
 800f810:	461a      	movge	r2, r3
 800f812:	2a00      	cmp	r2, #0
 800f814:	4691      	mov	r9, r2
 800f816:	dd07      	ble.n	800f828 <_printf_float+0x2e8>
 800f818:	4613      	mov	r3, r2
 800f81a:	4631      	mov	r1, r6
 800f81c:	4642      	mov	r2, r8
 800f81e:	4628      	mov	r0, r5
 800f820:	47b8      	blx	r7
 800f822:	3001      	adds	r0, #1
 800f824:	f43f aee9 	beq.w	800f5fa <_printf_float+0xba>
 800f828:	f104 031a 	add.w	r3, r4, #26
 800f82c:	f04f 0b00 	mov.w	fp, #0
 800f830:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f834:	9306      	str	r3, [sp, #24]
 800f836:	e015      	b.n	800f864 <_printf_float+0x324>
 800f838:	7fefffff 	.word	0x7fefffff
 800f83c:	08014248 	.word	0x08014248
 800f840:	08014244 	.word	0x08014244
 800f844:	08014250 	.word	0x08014250
 800f848:	0801424c 	.word	0x0801424c
 800f84c:	08014254 	.word	0x08014254
 800f850:	2301      	movs	r3, #1
 800f852:	9a06      	ldr	r2, [sp, #24]
 800f854:	4631      	mov	r1, r6
 800f856:	4628      	mov	r0, r5
 800f858:	47b8      	blx	r7
 800f85a:	3001      	adds	r0, #1
 800f85c:	f43f aecd 	beq.w	800f5fa <_printf_float+0xba>
 800f860:	f10b 0b01 	add.w	fp, fp, #1
 800f864:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f868:	ebaa 0309 	sub.w	r3, sl, r9
 800f86c:	455b      	cmp	r3, fp
 800f86e:	dcef      	bgt.n	800f850 <_printf_float+0x310>
 800f870:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f874:	429a      	cmp	r2, r3
 800f876:	44d0      	add	r8, sl
 800f878:	db15      	blt.n	800f8a6 <_printf_float+0x366>
 800f87a:	6823      	ldr	r3, [r4, #0]
 800f87c:	07da      	lsls	r2, r3, #31
 800f87e:	d412      	bmi.n	800f8a6 <_printf_float+0x366>
 800f880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f882:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f884:	eba3 020a 	sub.w	r2, r3, sl
 800f888:	eba3 0a01 	sub.w	sl, r3, r1
 800f88c:	4592      	cmp	sl, r2
 800f88e:	bfa8      	it	ge
 800f890:	4692      	movge	sl, r2
 800f892:	f1ba 0f00 	cmp.w	sl, #0
 800f896:	dc0e      	bgt.n	800f8b6 <_printf_float+0x376>
 800f898:	f04f 0800 	mov.w	r8, #0
 800f89c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f8a0:	f104 091a 	add.w	r9, r4, #26
 800f8a4:	e019      	b.n	800f8da <_printf_float+0x39a>
 800f8a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8aa:	4631      	mov	r1, r6
 800f8ac:	4628      	mov	r0, r5
 800f8ae:	47b8      	blx	r7
 800f8b0:	3001      	adds	r0, #1
 800f8b2:	d1e5      	bne.n	800f880 <_printf_float+0x340>
 800f8b4:	e6a1      	b.n	800f5fa <_printf_float+0xba>
 800f8b6:	4653      	mov	r3, sl
 800f8b8:	4642      	mov	r2, r8
 800f8ba:	4631      	mov	r1, r6
 800f8bc:	4628      	mov	r0, r5
 800f8be:	47b8      	blx	r7
 800f8c0:	3001      	adds	r0, #1
 800f8c2:	d1e9      	bne.n	800f898 <_printf_float+0x358>
 800f8c4:	e699      	b.n	800f5fa <_printf_float+0xba>
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	464a      	mov	r2, r9
 800f8ca:	4631      	mov	r1, r6
 800f8cc:	4628      	mov	r0, r5
 800f8ce:	47b8      	blx	r7
 800f8d0:	3001      	adds	r0, #1
 800f8d2:	f43f ae92 	beq.w	800f5fa <_printf_float+0xba>
 800f8d6:	f108 0801 	add.w	r8, r8, #1
 800f8da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f8de:	1a9b      	subs	r3, r3, r2
 800f8e0:	eba3 030a 	sub.w	r3, r3, sl
 800f8e4:	4543      	cmp	r3, r8
 800f8e6:	dcee      	bgt.n	800f8c6 <_printf_float+0x386>
 800f8e8:	e74a      	b.n	800f780 <_printf_float+0x240>
 800f8ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f8ec:	2a01      	cmp	r2, #1
 800f8ee:	dc01      	bgt.n	800f8f4 <_printf_float+0x3b4>
 800f8f0:	07db      	lsls	r3, r3, #31
 800f8f2:	d53a      	bpl.n	800f96a <_printf_float+0x42a>
 800f8f4:	2301      	movs	r3, #1
 800f8f6:	4642      	mov	r2, r8
 800f8f8:	4631      	mov	r1, r6
 800f8fa:	4628      	mov	r0, r5
 800f8fc:	47b8      	blx	r7
 800f8fe:	3001      	adds	r0, #1
 800f900:	f43f ae7b 	beq.w	800f5fa <_printf_float+0xba>
 800f904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f908:	4631      	mov	r1, r6
 800f90a:	4628      	mov	r0, r5
 800f90c:	47b8      	blx	r7
 800f90e:	3001      	adds	r0, #1
 800f910:	f108 0801 	add.w	r8, r8, #1
 800f914:	f43f ae71 	beq.w	800f5fa <_printf_float+0xba>
 800f918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f91a:	2200      	movs	r2, #0
 800f91c:	f103 3aff 	add.w	sl, r3, #4294967295
 800f920:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f924:	2300      	movs	r3, #0
 800f926:	f7f1 f8ef 	bl	8000b08 <__aeabi_dcmpeq>
 800f92a:	b9c8      	cbnz	r0, 800f960 <_printf_float+0x420>
 800f92c:	4653      	mov	r3, sl
 800f92e:	4642      	mov	r2, r8
 800f930:	4631      	mov	r1, r6
 800f932:	4628      	mov	r0, r5
 800f934:	47b8      	blx	r7
 800f936:	3001      	adds	r0, #1
 800f938:	d10e      	bne.n	800f958 <_printf_float+0x418>
 800f93a:	e65e      	b.n	800f5fa <_printf_float+0xba>
 800f93c:	2301      	movs	r3, #1
 800f93e:	4652      	mov	r2, sl
 800f940:	4631      	mov	r1, r6
 800f942:	4628      	mov	r0, r5
 800f944:	47b8      	blx	r7
 800f946:	3001      	adds	r0, #1
 800f948:	f43f ae57 	beq.w	800f5fa <_printf_float+0xba>
 800f94c:	f108 0801 	add.w	r8, r8, #1
 800f950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f952:	3b01      	subs	r3, #1
 800f954:	4543      	cmp	r3, r8
 800f956:	dcf1      	bgt.n	800f93c <_printf_float+0x3fc>
 800f958:	464b      	mov	r3, r9
 800f95a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f95e:	e6de      	b.n	800f71e <_printf_float+0x1de>
 800f960:	f04f 0800 	mov.w	r8, #0
 800f964:	f104 0a1a 	add.w	sl, r4, #26
 800f968:	e7f2      	b.n	800f950 <_printf_float+0x410>
 800f96a:	2301      	movs	r3, #1
 800f96c:	e7df      	b.n	800f92e <_printf_float+0x3ee>
 800f96e:	2301      	movs	r3, #1
 800f970:	464a      	mov	r2, r9
 800f972:	4631      	mov	r1, r6
 800f974:	4628      	mov	r0, r5
 800f976:	47b8      	blx	r7
 800f978:	3001      	adds	r0, #1
 800f97a:	f43f ae3e 	beq.w	800f5fa <_printf_float+0xba>
 800f97e:	f108 0801 	add.w	r8, r8, #1
 800f982:	68e3      	ldr	r3, [r4, #12]
 800f984:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f986:	1a9b      	subs	r3, r3, r2
 800f988:	4543      	cmp	r3, r8
 800f98a:	dcf0      	bgt.n	800f96e <_printf_float+0x42e>
 800f98c:	e6fc      	b.n	800f788 <_printf_float+0x248>
 800f98e:	f04f 0800 	mov.w	r8, #0
 800f992:	f104 0919 	add.w	r9, r4, #25
 800f996:	e7f4      	b.n	800f982 <_printf_float+0x442>
 800f998:	2900      	cmp	r1, #0
 800f99a:	f43f ae8b 	beq.w	800f6b4 <_printf_float+0x174>
 800f99e:	2300      	movs	r3, #0
 800f9a0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f9a4:	ab09      	add	r3, sp, #36	; 0x24
 800f9a6:	9300      	str	r3, [sp, #0]
 800f9a8:	ec49 8b10 	vmov	d0, r8, r9
 800f9ac:	6022      	str	r2, [r4, #0]
 800f9ae:	f8cd a004 	str.w	sl, [sp, #4]
 800f9b2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f9b6:	4628      	mov	r0, r5
 800f9b8:	f7ff fd2e 	bl	800f418 <__cvt>
 800f9bc:	4680      	mov	r8, r0
 800f9be:	e648      	b.n	800f652 <_printf_float+0x112>

0800f9c0 <_printf_common>:
 800f9c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9c4:	4691      	mov	r9, r2
 800f9c6:	461f      	mov	r7, r3
 800f9c8:	688a      	ldr	r2, [r1, #8]
 800f9ca:	690b      	ldr	r3, [r1, #16]
 800f9cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f9d0:	4293      	cmp	r3, r2
 800f9d2:	bfb8      	it	lt
 800f9d4:	4613      	movlt	r3, r2
 800f9d6:	f8c9 3000 	str.w	r3, [r9]
 800f9da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f9de:	4606      	mov	r6, r0
 800f9e0:	460c      	mov	r4, r1
 800f9e2:	b112      	cbz	r2, 800f9ea <_printf_common+0x2a>
 800f9e4:	3301      	adds	r3, #1
 800f9e6:	f8c9 3000 	str.w	r3, [r9]
 800f9ea:	6823      	ldr	r3, [r4, #0]
 800f9ec:	0699      	lsls	r1, r3, #26
 800f9ee:	bf42      	ittt	mi
 800f9f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f9f4:	3302      	addmi	r3, #2
 800f9f6:	f8c9 3000 	strmi.w	r3, [r9]
 800f9fa:	6825      	ldr	r5, [r4, #0]
 800f9fc:	f015 0506 	ands.w	r5, r5, #6
 800fa00:	d107      	bne.n	800fa12 <_printf_common+0x52>
 800fa02:	f104 0a19 	add.w	sl, r4, #25
 800fa06:	68e3      	ldr	r3, [r4, #12]
 800fa08:	f8d9 2000 	ldr.w	r2, [r9]
 800fa0c:	1a9b      	subs	r3, r3, r2
 800fa0e:	42ab      	cmp	r3, r5
 800fa10:	dc28      	bgt.n	800fa64 <_printf_common+0xa4>
 800fa12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800fa16:	6822      	ldr	r2, [r4, #0]
 800fa18:	3300      	adds	r3, #0
 800fa1a:	bf18      	it	ne
 800fa1c:	2301      	movne	r3, #1
 800fa1e:	0692      	lsls	r2, r2, #26
 800fa20:	d42d      	bmi.n	800fa7e <_printf_common+0xbe>
 800fa22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fa26:	4639      	mov	r1, r7
 800fa28:	4630      	mov	r0, r6
 800fa2a:	47c0      	blx	r8
 800fa2c:	3001      	adds	r0, #1
 800fa2e:	d020      	beq.n	800fa72 <_printf_common+0xb2>
 800fa30:	6823      	ldr	r3, [r4, #0]
 800fa32:	68e5      	ldr	r5, [r4, #12]
 800fa34:	f8d9 2000 	ldr.w	r2, [r9]
 800fa38:	f003 0306 	and.w	r3, r3, #6
 800fa3c:	2b04      	cmp	r3, #4
 800fa3e:	bf08      	it	eq
 800fa40:	1aad      	subeq	r5, r5, r2
 800fa42:	68a3      	ldr	r3, [r4, #8]
 800fa44:	6922      	ldr	r2, [r4, #16]
 800fa46:	bf0c      	ite	eq
 800fa48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fa4c:	2500      	movne	r5, #0
 800fa4e:	4293      	cmp	r3, r2
 800fa50:	bfc4      	itt	gt
 800fa52:	1a9b      	subgt	r3, r3, r2
 800fa54:	18ed      	addgt	r5, r5, r3
 800fa56:	f04f 0900 	mov.w	r9, #0
 800fa5a:	341a      	adds	r4, #26
 800fa5c:	454d      	cmp	r5, r9
 800fa5e:	d11a      	bne.n	800fa96 <_printf_common+0xd6>
 800fa60:	2000      	movs	r0, #0
 800fa62:	e008      	b.n	800fa76 <_printf_common+0xb6>
 800fa64:	2301      	movs	r3, #1
 800fa66:	4652      	mov	r2, sl
 800fa68:	4639      	mov	r1, r7
 800fa6a:	4630      	mov	r0, r6
 800fa6c:	47c0      	blx	r8
 800fa6e:	3001      	adds	r0, #1
 800fa70:	d103      	bne.n	800fa7a <_printf_common+0xba>
 800fa72:	f04f 30ff 	mov.w	r0, #4294967295
 800fa76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa7a:	3501      	adds	r5, #1
 800fa7c:	e7c3      	b.n	800fa06 <_printf_common+0x46>
 800fa7e:	18e1      	adds	r1, r4, r3
 800fa80:	1c5a      	adds	r2, r3, #1
 800fa82:	2030      	movs	r0, #48	; 0x30
 800fa84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fa88:	4422      	add	r2, r4
 800fa8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fa8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fa92:	3302      	adds	r3, #2
 800fa94:	e7c5      	b.n	800fa22 <_printf_common+0x62>
 800fa96:	2301      	movs	r3, #1
 800fa98:	4622      	mov	r2, r4
 800fa9a:	4639      	mov	r1, r7
 800fa9c:	4630      	mov	r0, r6
 800fa9e:	47c0      	blx	r8
 800faa0:	3001      	adds	r0, #1
 800faa2:	d0e6      	beq.n	800fa72 <_printf_common+0xb2>
 800faa4:	f109 0901 	add.w	r9, r9, #1
 800faa8:	e7d8      	b.n	800fa5c <_printf_common+0x9c>
	...

0800faac <_printf_i>:
 800faac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fab0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800fab4:	460c      	mov	r4, r1
 800fab6:	7e09      	ldrb	r1, [r1, #24]
 800fab8:	b085      	sub	sp, #20
 800faba:	296e      	cmp	r1, #110	; 0x6e
 800fabc:	4617      	mov	r7, r2
 800fabe:	4606      	mov	r6, r0
 800fac0:	4698      	mov	r8, r3
 800fac2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fac4:	f000 80b3 	beq.w	800fc2e <_printf_i+0x182>
 800fac8:	d822      	bhi.n	800fb10 <_printf_i+0x64>
 800faca:	2963      	cmp	r1, #99	; 0x63
 800facc:	d036      	beq.n	800fb3c <_printf_i+0x90>
 800face:	d80a      	bhi.n	800fae6 <_printf_i+0x3a>
 800fad0:	2900      	cmp	r1, #0
 800fad2:	f000 80b9 	beq.w	800fc48 <_printf_i+0x19c>
 800fad6:	2958      	cmp	r1, #88	; 0x58
 800fad8:	f000 8083 	beq.w	800fbe2 <_printf_i+0x136>
 800fadc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fae0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800fae4:	e032      	b.n	800fb4c <_printf_i+0xa0>
 800fae6:	2964      	cmp	r1, #100	; 0x64
 800fae8:	d001      	beq.n	800faee <_printf_i+0x42>
 800faea:	2969      	cmp	r1, #105	; 0x69
 800faec:	d1f6      	bne.n	800fadc <_printf_i+0x30>
 800faee:	6820      	ldr	r0, [r4, #0]
 800faf0:	6813      	ldr	r3, [r2, #0]
 800faf2:	0605      	lsls	r5, r0, #24
 800faf4:	f103 0104 	add.w	r1, r3, #4
 800faf8:	d52a      	bpl.n	800fb50 <_printf_i+0xa4>
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	6011      	str	r1, [r2, #0]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	da03      	bge.n	800fb0a <_printf_i+0x5e>
 800fb02:	222d      	movs	r2, #45	; 0x2d
 800fb04:	425b      	negs	r3, r3
 800fb06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fb0a:	486f      	ldr	r0, [pc, #444]	; (800fcc8 <_printf_i+0x21c>)
 800fb0c:	220a      	movs	r2, #10
 800fb0e:	e039      	b.n	800fb84 <_printf_i+0xd8>
 800fb10:	2973      	cmp	r1, #115	; 0x73
 800fb12:	f000 809d 	beq.w	800fc50 <_printf_i+0x1a4>
 800fb16:	d808      	bhi.n	800fb2a <_printf_i+0x7e>
 800fb18:	296f      	cmp	r1, #111	; 0x6f
 800fb1a:	d020      	beq.n	800fb5e <_printf_i+0xb2>
 800fb1c:	2970      	cmp	r1, #112	; 0x70
 800fb1e:	d1dd      	bne.n	800fadc <_printf_i+0x30>
 800fb20:	6823      	ldr	r3, [r4, #0]
 800fb22:	f043 0320 	orr.w	r3, r3, #32
 800fb26:	6023      	str	r3, [r4, #0]
 800fb28:	e003      	b.n	800fb32 <_printf_i+0x86>
 800fb2a:	2975      	cmp	r1, #117	; 0x75
 800fb2c:	d017      	beq.n	800fb5e <_printf_i+0xb2>
 800fb2e:	2978      	cmp	r1, #120	; 0x78
 800fb30:	d1d4      	bne.n	800fadc <_printf_i+0x30>
 800fb32:	2378      	movs	r3, #120	; 0x78
 800fb34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fb38:	4864      	ldr	r0, [pc, #400]	; (800fccc <_printf_i+0x220>)
 800fb3a:	e055      	b.n	800fbe8 <_printf_i+0x13c>
 800fb3c:	6813      	ldr	r3, [r2, #0]
 800fb3e:	1d19      	adds	r1, r3, #4
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	6011      	str	r1, [r2, #0]
 800fb44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fb48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fb4c:	2301      	movs	r3, #1
 800fb4e:	e08c      	b.n	800fc6a <_printf_i+0x1be>
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	6011      	str	r1, [r2, #0]
 800fb54:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fb58:	bf18      	it	ne
 800fb5a:	b21b      	sxthne	r3, r3
 800fb5c:	e7cf      	b.n	800fafe <_printf_i+0x52>
 800fb5e:	6813      	ldr	r3, [r2, #0]
 800fb60:	6825      	ldr	r5, [r4, #0]
 800fb62:	1d18      	adds	r0, r3, #4
 800fb64:	6010      	str	r0, [r2, #0]
 800fb66:	0628      	lsls	r0, r5, #24
 800fb68:	d501      	bpl.n	800fb6e <_printf_i+0xc2>
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	e002      	b.n	800fb74 <_printf_i+0xc8>
 800fb6e:	0668      	lsls	r0, r5, #25
 800fb70:	d5fb      	bpl.n	800fb6a <_printf_i+0xbe>
 800fb72:	881b      	ldrh	r3, [r3, #0]
 800fb74:	4854      	ldr	r0, [pc, #336]	; (800fcc8 <_printf_i+0x21c>)
 800fb76:	296f      	cmp	r1, #111	; 0x6f
 800fb78:	bf14      	ite	ne
 800fb7a:	220a      	movne	r2, #10
 800fb7c:	2208      	moveq	r2, #8
 800fb7e:	2100      	movs	r1, #0
 800fb80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fb84:	6865      	ldr	r5, [r4, #4]
 800fb86:	60a5      	str	r5, [r4, #8]
 800fb88:	2d00      	cmp	r5, #0
 800fb8a:	f2c0 8095 	blt.w	800fcb8 <_printf_i+0x20c>
 800fb8e:	6821      	ldr	r1, [r4, #0]
 800fb90:	f021 0104 	bic.w	r1, r1, #4
 800fb94:	6021      	str	r1, [r4, #0]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d13d      	bne.n	800fc16 <_printf_i+0x16a>
 800fb9a:	2d00      	cmp	r5, #0
 800fb9c:	f040 808e 	bne.w	800fcbc <_printf_i+0x210>
 800fba0:	4665      	mov	r5, ip
 800fba2:	2a08      	cmp	r2, #8
 800fba4:	d10b      	bne.n	800fbbe <_printf_i+0x112>
 800fba6:	6823      	ldr	r3, [r4, #0]
 800fba8:	07db      	lsls	r3, r3, #31
 800fbaa:	d508      	bpl.n	800fbbe <_printf_i+0x112>
 800fbac:	6923      	ldr	r3, [r4, #16]
 800fbae:	6862      	ldr	r2, [r4, #4]
 800fbb0:	429a      	cmp	r2, r3
 800fbb2:	bfde      	ittt	le
 800fbb4:	2330      	movle	r3, #48	; 0x30
 800fbb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fbba:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fbbe:	ebac 0305 	sub.w	r3, ip, r5
 800fbc2:	6123      	str	r3, [r4, #16]
 800fbc4:	f8cd 8000 	str.w	r8, [sp]
 800fbc8:	463b      	mov	r3, r7
 800fbca:	aa03      	add	r2, sp, #12
 800fbcc:	4621      	mov	r1, r4
 800fbce:	4630      	mov	r0, r6
 800fbd0:	f7ff fef6 	bl	800f9c0 <_printf_common>
 800fbd4:	3001      	adds	r0, #1
 800fbd6:	d14d      	bne.n	800fc74 <_printf_i+0x1c8>
 800fbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800fbdc:	b005      	add	sp, #20
 800fbde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fbe2:	4839      	ldr	r0, [pc, #228]	; (800fcc8 <_printf_i+0x21c>)
 800fbe4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fbe8:	6813      	ldr	r3, [r2, #0]
 800fbea:	6821      	ldr	r1, [r4, #0]
 800fbec:	1d1d      	adds	r5, r3, #4
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	6015      	str	r5, [r2, #0]
 800fbf2:	060a      	lsls	r2, r1, #24
 800fbf4:	d50b      	bpl.n	800fc0e <_printf_i+0x162>
 800fbf6:	07ca      	lsls	r2, r1, #31
 800fbf8:	bf44      	itt	mi
 800fbfa:	f041 0120 	orrmi.w	r1, r1, #32
 800fbfe:	6021      	strmi	r1, [r4, #0]
 800fc00:	b91b      	cbnz	r3, 800fc0a <_printf_i+0x15e>
 800fc02:	6822      	ldr	r2, [r4, #0]
 800fc04:	f022 0220 	bic.w	r2, r2, #32
 800fc08:	6022      	str	r2, [r4, #0]
 800fc0a:	2210      	movs	r2, #16
 800fc0c:	e7b7      	b.n	800fb7e <_printf_i+0xd2>
 800fc0e:	064d      	lsls	r5, r1, #25
 800fc10:	bf48      	it	mi
 800fc12:	b29b      	uxthmi	r3, r3
 800fc14:	e7ef      	b.n	800fbf6 <_printf_i+0x14a>
 800fc16:	4665      	mov	r5, ip
 800fc18:	fbb3 f1f2 	udiv	r1, r3, r2
 800fc1c:	fb02 3311 	mls	r3, r2, r1, r3
 800fc20:	5cc3      	ldrb	r3, [r0, r3]
 800fc22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fc26:	460b      	mov	r3, r1
 800fc28:	2900      	cmp	r1, #0
 800fc2a:	d1f5      	bne.n	800fc18 <_printf_i+0x16c>
 800fc2c:	e7b9      	b.n	800fba2 <_printf_i+0xf6>
 800fc2e:	6813      	ldr	r3, [r2, #0]
 800fc30:	6825      	ldr	r5, [r4, #0]
 800fc32:	6961      	ldr	r1, [r4, #20]
 800fc34:	1d18      	adds	r0, r3, #4
 800fc36:	6010      	str	r0, [r2, #0]
 800fc38:	0628      	lsls	r0, r5, #24
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	d501      	bpl.n	800fc42 <_printf_i+0x196>
 800fc3e:	6019      	str	r1, [r3, #0]
 800fc40:	e002      	b.n	800fc48 <_printf_i+0x19c>
 800fc42:	066a      	lsls	r2, r5, #25
 800fc44:	d5fb      	bpl.n	800fc3e <_printf_i+0x192>
 800fc46:	8019      	strh	r1, [r3, #0]
 800fc48:	2300      	movs	r3, #0
 800fc4a:	6123      	str	r3, [r4, #16]
 800fc4c:	4665      	mov	r5, ip
 800fc4e:	e7b9      	b.n	800fbc4 <_printf_i+0x118>
 800fc50:	6813      	ldr	r3, [r2, #0]
 800fc52:	1d19      	adds	r1, r3, #4
 800fc54:	6011      	str	r1, [r2, #0]
 800fc56:	681d      	ldr	r5, [r3, #0]
 800fc58:	6862      	ldr	r2, [r4, #4]
 800fc5a:	2100      	movs	r1, #0
 800fc5c:	4628      	mov	r0, r5
 800fc5e:	f7f0 fadf 	bl	8000220 <memchr>
 800fc62:	b108      	cbz	r0, 800fc68 <_printf_i+0x1bc>
 800fc64:	1b40      	subs	r0, r0, r5
 800fc66:	6060      	str	r0, [r4, #4]
 800fc68:	6863      	ldr	r3, [r4, #4]
 800fc6a:	6123      	str	r3, [r4, #16]
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fc72:	e7a7      	b.n	800fbc4 <_printf_i+0x118>
 800fc74:	6923      	ldr	r3, [r4, #16]
 800fc76:	462a      	mov	r2, r5
 800fc78:	4639      	mov	r1, r7
 800fc7a:	4630      	mov	r0, r6
 800fc7c:	47c0      	blx	r8
 800fc7e:	3001      	adds	r0, #1
 800fc80:	d0aa      	beq.n	800fbd8 <_printf_i+0x12c>
 800fc82:	6823      	ldr	r3, [r4, #0]
 800fc84:	079b      	lsls	r3, r3, #30
 800fc86:	d413      	bmi.n	800fcb0 <_printf_i+0x204>
 800fc88:	68e0      	ldr	r0, [r4, #12]
 800fc8a:	9b03      	ldr	r3, [sp, #12]
 800fc8c:	4298      	cmp	r0, r3
 800fc8e:	bfb8      	it	lt
 800fc90:	4618      	movlt	r0, r3
 800fc92:	e7a3      	b.n	800fbdc <_printf_i+0x130>
 800fc94:	2301      	movs	r3, #1
 800fc96:	464a      	mov	r2, r9
 800fc98:	4639      	mov	r1, r7
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	47c0      	blx	r8
 800fc9e:	3001      	adds	r0, #1
 800fca0:	d09a      	beq.n	800fbd8 <_printf_i+0x12c>
 800fca2:	3501      	adds	r5, #1
 800fca4:	68e3      	ldr	r3, [r4, #12]
 800fca6:	9a03      	ldr	r2, [sp, #12]
 800fca8:	1a9b      	subs	r3, r3, r2
 800fcaa:	42ab      	cmp	r3, r5
 800fcac:	dcf2      	bgt.n	800fc94 <_printf_i+0x1e8>
 800fcae:	e7eb      	b.n	800fc88 <_printf_i+0x1dc>
 800fcb0:	2500      	movs	r5, #0
 800fcb2:	f104 0919 	add.w	r9, r4, #25
 800fcb6:	e7f5      	b.n	800fca4 <_printf_i+0x1f8>
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d1ac      	bne.n	800fc16 <_printf_i+0x16a>
 800fcbc:	7803      	ldrb	r3, [r0, #0]
 800fcbe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fcc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fcc6:	e76c      	b.n	800fba2 <_printf_i+0xf6>
 800fcc8:	08014256 	.word	0x08014256
 800fccc:	08014267 	.word	0x08014267

0800fcd0 <_scanf_float>:
 800fcd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcd4:	469a      	mov	sl, r3
 800fcd6:	688b      	ldr	r3, [r1, #8]
 800fcd8:	4616      	mov	r6, r2
 800fcda:	1e5a      	subs	r2, r3, #1
 800fcdc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800fce0:	b087      	sub	sp, #28
 800fce2:	bf83      	ittte	hi
 800fce4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800fce8:	189b      	addhi	r3, r3, r2
 800fcea:	9301      	strhi	r3, [sp, #4]
 800fcec:	2300      	movls	r3, #0
 800fcee:	bf86      	itte	hi
 800fcf0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800fcf4:	608b      	strhi	r3, [r1, #8]
 800fcf6:	9301      	strls	r3, [sp, #4]
 800fcf8:	680b      	ldr	r3, [r1, #0]
 800fcfa:	4688      	mov	r8, r1
 800fcfc:	f04f 0b00 	mov.w	fp, #0
 800fd00:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800fd04:	f848 3b1c 	str.w	r3, [r8], #28
 800fd08:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800fd0c:	4607      	mov	r7, r0
 800fd0e:	460c      	mov	r4, r1
 800fd10:	4645      	mov	r5, r8
 800fd12:	465a      	mov	r2, fp
 800fd14:	46d9      	mov	r9, fp
 800fd16:	f8cd b008 	str.w	fp, [sp, #8]
 800fd1a:	68a1      	ldr	r1, [r4, #8]
 800fd1c:	b181      	cbz	r1, 800fd40 <_scanf_float+0x70>
 800fd1e:	6833      	ldr	r3, [r6, #0]
 800fd20:	781b      	ldrb	r3, [r3, #0]
 800fd22:	2b49      	cmp	r3, #73	; 0x49
 800fd24:	d071      	beq.n	800fe0a <_scanf_float+0x13a>
 800fd26:	d84d      	bhi.n	800fdc4 <_scanf_float+0xf4>
 800fd28:	2b39      	cmp	r3, #57	; 0x39
 800fd2a:	d840      	bhi.n	800fdae <_scanf_float+0xde>
 800fd2c:	2b31      	cmp	r3, #49	; 0x31
 800fd2e:	f080 8088 	bcs.w	800fe42 <_scanf_float+0x172>
 800fd32:	2b2d      	cmp	r3, #45	; 0x2d
 800fd34:	f000 8090 	beq.w	800fe58 <_scanf_float+0x188>
 800fd38:	d815      	bhi.n	800fd66 <_scanf_float+0x96>
 800fd3a:	2b2b      	cmp	r3, #43	; 0x2b
 800fd3c:	f000 808c 	beq.w	800fe58 <_scanf_float+0x188>
 800fd40:	f1b9 0f00 	cmp.w	r9, #0
 800fd44:	d003      	beq.n	800fd4e <_scanf_float+0x7e>
 800fd46:	6823      	ldr	r3, [r4, #0]
 800fd48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fd4c:	6023      	str	r3, [r4, #0]
 800fd4e:	3a01      	subs	r2, #1
 800fd50:	2a01      	cmp	r2, #1
 800fd52:	f200 80ea 	bhi.w	800ff2a <_scanf_float+0x25a>
 800fd56:	4545      	cmp	r5, r8
 800fd58:	f200 80dc 	bhi.w	800ff14 <_scanf_float+0x244>
 800fd5c:	2601      	movs	r6, #1
 800fd5e:	4630      	mov	r0, r6
 800fd60:	b007      	add	sp, #28
 800fd62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd66:	2b2e      	cmp	r3, #46	; 0x2e
 800fd68:	f000 809f 	beq.w	800feaa <_scanf_float+0x1da>
 800fd6c:	2b30      	cmp	r3, #48	; 0x30
 800fd6e:	d1e7      	bne.n	800fd40 <_scanf_float+0x70>
 800fd70:	6820      	ldr	r0, [r4, #0]
 800fd72:	f410 7f80 	tst.w	r0, #256	; 0x100
 800fd76:	d064      	beq.n	800fe42 <_scanf_float+0x172>
 800fd78:	9b01      	ldr	r3, [sp, #4]
 800fd7a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800fd7e:	6020      	str	r0, [r4, #0]
 800fd80:	f109 0901 	add.w	r9, r9, #1
 800fd84:	b11b      	cbz	r3, 800fd8e <_scanf_float+0xbe>
 800fd86:	3b01      	subs	r3, #1
 800fd88:	3101      	adds	r1, #1
 800fd8a:	9301      	str	r3, [sp, #4]
 800fd8c:	60a1      	str	r1, [r4, #8]
 800fd8e:	68a3      	ldr	r3, [r4, #8]
 800fd90:	3b01      	subs	r3, #1
 800fd92:	60a3      	str	r3, [r4, #8]
 800fd94:	6923      	ldr	r3, [r4, #16]
 800fd96:	3301      	adds	r3, #1
 800fd98:	6123      	str	r3, [r4, #16]
 800fd9a:	6873      	ldr	r3, [r6, #4]
 800fd9c:	3b01      	subs	r3, #1
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	6073      	str	r3, [r6, #4]
 800fda2:	f340 80ac 	ble.w	800fefe <_scanf_float+0x22e>
 800fda6:	6833      	ldr	r3, [r6, #0]
 800fda8:	3301      	adds	r3, #1
 800fdaa:	6033      	str	r3, [r6, #0]
 800fdac:	e7b5      	b.n	800fd1a <_scanf_float+0x4a>
 800fdae:	2b45      	cmp	r3, #69	; 0x45
 800fdb0:	f000 8085 	beq.w	800febe <_scanf_float+0x1ee>
 800fdb4:	2b46      	cmp	r3, #70	; 0x46
 800fdb6:	d06a      	beq.n	800fe8e <_scanf_float+0x1be>
 800fdb8:	2b41      	cmp	r3, #65	; 0x41
 800fdba:	d1c1      	bne.n	800fd40 <_scanf_float+0x70>
 800fdbc:	2a01      	cmp	r2, #1
 800fdbe:	d1bf      	bne.n	800fd40 <_scanf_float+0x70>
 800fdc0:	2202      	movs	r2, #2
 800fdc2:	e046      	b.n	800fe52 <_scanf_float+0x182>
 800fdc4:	2b65      	cmp	r3, #101	; 0x65
 800fdc6:	d07a      	beq.n	800febe <_scanf_float+0x1ee>
 800fdc8:	d818      	bhi.n	800fdfc <_scanf_float+0x12c>
 800fdca:	2b54      	cmp	r3, #84	; 0x54
 800fdcc:	d066      	beq.n	800fe9c <_scanf_float+0x1cc>
 800fdce:	d811      	bhi.n	800fdf4 <_scanf_float+0x124>
 800fdd0:	2b4e      	cmp	r3, #78	; 0x4e
 800fdd2:	d1b5      	bne.n	800fd40 <_scanf_float+0x70>
 800fdd4:	2a00      	cmp	r2, #0
 800fdd6:	d146      	bne.n	800fe66 <_scanf_float+0x196>
 800fdd8:	f1b9 0f00 	cmp.w	r9, #0
 800fddc:	d145      	bne.n	800fe6a <_scanf_float+0x19a>
 800fdde:	6821      	ldr	r1, [r4, #0]
 800fde0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800fde4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800fde8:	d13f      	bne.n	800fe6a <_scanf_float+0x19a>
 800fdea:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fdee:	6021      	str	r1, [r4, #0]
 800fdf0:	2201      	movs	r2, #1
 800fdf2:	e02e      	b.n	800fe52 <_scanf_float+0x182>
 800fdf4:	2b59      	cmp	r3, #89	; 0x59
 800fdf6:	d01e      	beq.n	800fe36 <_scanf_float+0x166>
 800fdf8:	2b61      	cmp	r3, #97	; 0x61
 800fdfa:	e7de      	b.n	800fdba <_scanf_float+0xea>
 800fdfc:	2b6e      	cmp	r3, #110	; 0x6e
 800fdfe:	d0e9      	beq.n	800fdd4 <_scanf_float+0x104>
 800fe00:	d815      	bhi.n	800fe2e <_scanf_float+0x15e>
 800fe02:	2b66      	cmp	r3, #102	; 0x66
 800fe04:	d043      	beq.n	800fe8e <_scanf_float+0x1be>
 800fe06:	2b69      	cmp	r3, #105	; 0x69
 800fe08:	d19a      	bne.n	800fd40 <_scanf_float+0x70>
 800fe0a:	f1bb 0f00 	cmp.w	fp, #0
 800fe0e:	d138      	bne.n	800fe82 <_scanf_float+0x1b2>
 800fe10:	f1b9 0f00 	cmp.w	r9, #0
 800fe14:	d197      	bne.n	800fd46 <_scanf_float+0x76>
 800fe16:	6821      	ldr	r1, [r4, #0]
 800fe18:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800fe1c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800fe20:	d195      	bne.n	800fd4e <_scanf_float+0x7e>
 800fe22:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fe26:	6021      	str	r1, [r4, #0]
 800fe28:	f04f 0b01 	mov.w	fp, #1
 800fe2c:	e011      	b.n	800fe52 <_scanf_float+0x182>
 800fe2e:	2b74      	cmp	r3, #116	; 0x74
 800fe30:	d034      	beq.n	800fe9c <_scanf_float+0x1cc>
 800fe32:	2b79      	cmp	r3, #121	; 0x79
 800fe34:	d184      	bne.n	800fd40 <_scanf_float+0x70>
 800fe36:	f1bb 0f07 	cmp.w	fp, #7
 800fe3a:	d181      	bne.n	800fd40 <_scanf_float+0x70>
 800fe3c:	f04f 0b08 	mov.w	fp, #8
 800fe40:	e007      	b.n	800fe52 <_scanf_float+0x182>
 800fe42:	eb12 0f0b 	cmn.w	r2, fp
 800fe46:	f47f af7b 	bne.w	800fd40 <_scanf_float+0x70>
 800fe4a:	6821      	ldr	r1, [r4, #0]
 800fe4c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800fe50:	6021      	str	r1, [r4, #0]
 800fe52:	702b      	strb	r3, [r5, #0]
 800fe54:	3501      	adds	r5, #1
 800fe56:	e79a      	b.n	800fd8e <_scanf_float+0xbe>
 800fe58:	6821      	ldr	r1, [r4, #0]
 800fe5a:	0608      	lsls	r0, r1, #24
 800fe5c:	f57f af70 	bpl.w	800fd40 <_scanf_float+0x70>
 800fe60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800fe64:	e7f4      	b.n	800fe50 <_scanf_float+0x180>
 800fe66:	2a02      	cmp	r2, #2
 800fe68:	d047      	beq.n	800fefa <_scanf_float+0x22a>
 800fe6a:	f1bb 0f01 	cmp.w	fp, #1
 800fe6e:	d003      	beq.n	800fe78 <_scanf_float+0x1a8>
 800fe70:	f1bb 0f04 	cmp.w	fp, #4
 800fe74:	f47f af64 	bne.w	800fd40 <_scanf_float+0x70>
 800fe78:	f10b 0b01 	add.w	fp, fp, #1
 800fe7c:	fa5f fb8b 	uxtb.w	fp, fp
 800fe80:	e7e7      	b.n	800fe52 <_scanf_float+0x182>
 800fe82:	f1bb 0f03 	cmp.w	fp, #3
 800fe86:	d0f7      	beq.n	800fe78 <_scanf_float+0x1a8>
 800fe88:	f1bb 0f05 	cmp.w	fp, #5
 800fe8c:	e7f2      	b.n	800fe74 <_scanf_float+0x1a4>
 800fe8e:	f1bb 0f02 	cmp.w	fp, #2
 800fe92:	f47f af55 	bne.w	800fd40 <_scanf_float+0x70>
 800fe96:	f04f 0b03 	mov.w	fp, #3
 800fe9a:	e7da      	b.n	800fe52 <_scanf_float+0x182>
 800fe9c:	f1bb 0f06 	cmp.w	fp, #6
 800fea0:	f47f af4e 	bne.w	800fd40 <_scanf_float+0x70>
 800fea4:	f04f 0b07 	mov.w	fp, #7
 800fea8:	e7d3      	b.n	800fe52 <_scanf_float+0x182>
 800feaa:	6821      	ldr	r1, [r4, #0]
 800feac:	0588      	lsls	r0, r1, #22
 800feae:	f57f af47 	bpl.w	800fd40 <_scanf_float+0x70>
 800feb2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800feb6:	6021      	str	r1, [r4, #0]
 800feb8:	f8cd 9008 	str.w	r9, [sp, #8]
 800febc:	e7c9      	b.n	800fe52 <_scanf_float+0x182>
 800febe:	6821      	ldr	r1, [r4, #0]
 800fec0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800fec4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800fec8:	d006      	beq.n	800fed8 <_scanf_float+0x208>
 800feca:	0548      	lsls	r0, r1, #21
 800fecc:	f57f af38 	bpl.w	800fd40 <_scanf_float+0x70>
 800fed0:	f1b9 0f00 	cmp.w	r9, #0
 800fed4:	f43f af3b 	beq.w	800fd4e <_scanf_float+0x7e>
 800fed8:	0588      	lsls	r0, r1, #22
 800feda:	bf58      	it	pl
 800fedc:	9802      	ldrpl	r0, [sp, #8]
 800fede:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800fee2:	bf58      	it	pl
 800fee4:	eba9 0000 	subpl.w	r0, r9, r0
 800fee8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800feec:	bf58      	it	pl
 800feee:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800fef2:	6021      	str	r1, [r4, #0]
 800fef4:	f04f 0900 	mov.w	r9, #0
 800fef8:	e7ab      	b.n	800fe52 <_scanf_float+0x182>
 800fefa:	2203      	movs	r2, #3
 800fefc:	e7a9      	b.n	800fe52 <_scanf_float+0x182>
 800fefe:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ff02:	9205      	str	r2, [sp, #20]
 800ff04:	4631      	mov	r1, r6
 800ff06:	4638      	mov	r0, r7
 800ff08:	4798      	blx	r3
 800ff0a:	9a05      	ldr	r2, [sp, #20]
 800ff0c:	2800      	cmp	r0, #0
 800ff0e:	f43f af04 	beq.w	800fd1a <_scanf_float+0x4a>
 800ff12:	e715      	b.n	800fd40 <_scanf_float+0x70>
 800ff14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ff18:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ff1c:	4632      	mov	r2, r6
 800ff1e:	4638      	mov	r0, r7
 800ff20:	4798      	blx	r3
 800ff22:	6923      	ldr	r3, [r4, #16]
 800ff24:	3b01      	subs	r3, #1
 800ff26:	6123      	str	r3, [r4, #16]
 800ff28:	e715      	b.n	800fd56 <_scanf_float+0x86>
 800ff2a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ff2e:	2b06      	cmp	r3, #6
 800ff30:	d80a      	bhi.n	800ff48 <_scanf_float+0x278>
 800ff32:	f1bb 0f02 	cmp.w	fp, #2
 800ff36:	d968      	bls.n	801000a <_scanf_float+0x33a>
 800ff38:	f1ab 0b03 	sub.w	fp, fp, #3
 800ff3c:	fa5f fb8b 	uxtb.w	fp, fp
 800ff40:	eba5 0b0b 	sub.w	fp, r5, fp
 800ff44:	455d      	cmp	r5, fp
 800ff46:	d14b      	bne.n	800ffe0 <_scanf_float+0x310>
 800ff48:	6823      	ldr	r3, [r4, #0]
 800ff4a:	05da      	lsls	r2, r3, #23
 800ff4c:	d51f      	bpl.n	800ff8e <_scanf_float+0x2be>
 800ff4e:	055b      	lsls	r3, r3, #21
 800ff50:	d468      	bmi.n	8010024 <_scanf_float+0x354>
 800ff52:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ff56:	6923      	ldr	r3, [r4, #16]
 800ff58:	2965      	cmp	r1, #101	; 0x65
 800ff5a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ff5e:	f105 3bff 	add.w	fp, r5, #4294967295
 800ff62:	6123      	str	r3, [r4, #16]
 800ff64:	d00d      	beq.n	800ff82 <_scanf_float+0x2b2>
 800ff66:	2945      	cmp	r1, #69	; 0x45
 800ff68:	d00b      	beq.n	800ff82 <_scanf_float+0x2b2>
 800ff6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ff6e:	4632      	mov	r2, r6
 800ff70:	4638      	mov	r0, r7
 800ff72:	4798      	blx	r3
 800ff74:	6923      	ldr	r3, [r4, #16]
 800ff76:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ff7a:	3b01      	subs	r3, #1
 800ff7c:	f1a5 0b02 	sub.w	fp, r5, #2
 800ff80:	6123      	str	r3, [r4, #16]
 800ff82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ff86:	4632      	mov	r2, r6
 800ff88:	4638      	mov	r0, r7
 800ff8a:	4798      	blx	r3
 800ff8c:	465d      	mov	r5, fp
 800ff8e:	6826      	ldr	r6, [r4, #0]
 800ff90:	f016 0610 	ands.w	r6, r6, #16
 800ff94:	d17a      	bne.n	801008c <_scanf_float+0x3bc>
 800ff96:	702e      	strb	r6, [r5, #0]
 800ff98:	6823      	ldr	r3, [r4, #0]
 800ff9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ff9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ffa2:	d142      	bne.n	801002a <_scanf_float+0x35a>
 800ffa4:	9b02      	ldr	r3, [sp, #8]
 800ffa6:	eba9 0303 	sub.w	r3, r9, r3
 800ffaa:	425a      	negs	r2, r3
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d149      	bne.n	8010044 <_scanf_float+0x374>
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	4641      	mov	r1, r8
 800ffb4:	4638      	mov	r0, r7
 800ffb6:	f000 fecb 	bl	8010d50 <_strtod_r>
 800ffba:	6825      	ldr	r5, [r4, #0]
 800ffbc:	f8da 3000 	ldr.w	r3, [sl]
 800ffc0:	f015 0f02 	tst.w	r5, #2
 800ffc4:	f103 0204 	add.w	r2, r3, #4
 800ffc8:	ec59 8b10 	vmov	r8, r9, d0
 800ffcc:	f8ca 2000 	str.w	r2, [sl]
 800ffd0:	d043      	beq.n	801005a <_scanf_float+0x38a>
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	e9c3 8900 	strd	r8, r9, [r3]
 800ffd8:	68e3      	ldr	r3, [r4, #12]
 800ffda:	3301      	adds	r3, #1
 800ffdc:	60e3      	str	r3, [r4, #12]
 800ffde:	e6be      	b.n	800fd5e <_scanf_float+0x8e>
 800ffe0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ffe4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ffe8:	4632      	mov	r2, r6
 800ffea:	4638      	mov	r0, r7
 800ffec:	4798      	blx	r3
 800ffee:	6923      	ldr	r3, [r4, #16]
 800fff0:	3b01      	subs	r3, #1
 800fff2:	6123      	str	r3, [r4, #16]
 800fff4:	e7a6      	b.n	800ff44 <_scanf_float+0x274>
 800fff6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fffa:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800fffe:	4632      	mov	r2, r6
 8010000:	4638      	mov	r0, r7
 8010002:	4798      	blx	r3
 8010004:	6923      	ldr	r3, [r4, #16]
 8010006:	3b01      	subs	r3, #1
 8010008:	6123      	str	r3, [r4, #16]
 801000a:	4545      	cmp	r5, r8
 801000c:	d8f3      	bhi.n	800fff6 <_scanf_float+0x326>
 801000e:	e6a5      	b.n	800fd5c <_scanf_float+0x8c>
 8010010:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010014:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010018:	4632      	mov	r2, r6
 801001a:	4638      	mov	r0, r7
 801001c:	4798      	blx	r3
 801001e:	6923      	ldr	r3, [r4, #16]
 8010020:	3b01      	subs	r3, #1
 8010022:	6123      	str	r3, [r4, #16]
 8010024:	4545      	cmp	r5, r8
 8010026:	d8f3      	bhi.n	8010010 <_scanf_float+0x340>
 8010028:	e698      	b.n	800fd5c <_scanf_float+0x8c>
 801002a:	9b03      	ldr	r3, [sp, #12]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d0bf      	beq.n	800ffb0 <_scanf_float+0x2e0>
 8010030:	9904      	ldr	r1, [sp, #16]
 8010032:	230a      	movs	r3, #10
 8010034:	4632      	mov	r2, r6
 8010036:	3101      	adds	r1, #1
 8010038:	4638      	mov	r0, r7
 801003a:	f000 ff15 	bl	8010e68 <_strtol_r>
 801003e:	9b03      	ldr	r3, [sp, #12]
 8010040:	9d04      	ldr	r5, [sp, #16]
 8010042:	1ac2      	subs	r2, r0, r3
 8010044:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8010048:	429d      	cmp	r5, r3
 801004a:	bf28      	it	cs
 801004c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8010050:	490f      	ldr	r1, [pc, #60]	; (8010090 <_scanf_float+0x3c0>)
 8010052:	4628      	mov	r0, r5
 8010054:	f000 f84c 	bl	80100f0 <siprintf>
 8010058:	e7aa      	b.n	800ffb0 <_scanf_float+0x2e0>
 801005a:	f015 0504 	ands.w	r5, r5, #4
 801005e:	d1b8      	bne.n	800ffd2 <_scanf_float+0x302>
 8010060:	681f      	ldr	r7, [r3, #0]
 8010062:	ee10 2a10 	vmov	r2, s0
 8010066:	464b      	mov	r3, r9
 8010068:	ee10 0a10 	vmov	r0, s0
 801006c:	4649      	mov	r1, r9
 801006e:	f7f0 fd7d 	bl	8000b6c <__aeabi_dcmpun>
 8010072:	b128      	cbz	r0, 8010080 <_scanf_float+0x3b0>
 8010074:	4628      	mov	r0, r5
 8010076:	f000 f835 	bl	80100e4 <nanf>
 801007a:	ed87 0a00 	vstr	s0, [r7]
 801007e:	e7ab      	b.n	800ffd8 <_scanf_float+0x308>
 8010080:	4640      	mov	r0, r8
 8010082:	4649      	mov	r1, r9
 8010084:	f7f0 fdd0 	bl	8000c28 <__aeabi_d2f>
 8010088:	6038      	str	r0, [r7, #0]
 801008a:	e7a5      	b.n	800ffd8 <_scanf_float+0x308>
 801008c:	2600      	movs	r6, #0
 801008e:	e666      	b.n	800fd5e <_scanf_float+0x8e>
 8010090:	08014278 	.word	0x08014278

08010094 <iprintf>:
 8010094:	b40f      	push	{r0, r1, r2, r3}
 8010096:	4b0a      	ldr	r3, [pc, #40]	; (80100c0 <iprintf+0x2c>)
 8010098:	b513      	push	{r0, r1, r4, lr}
 801009a:	681c      	ldr	r4, [r3, #0]
 801009c:	b124      	cbz	r4, 80100a8 <iprintf+0x14>
 801009e:	69a3      	ldr	r3, [r4, #24]
 80100a0:	b913      	cbnz	r3, 80100a8 <iprintf+0x14>
 80100a2:	4620      	mov	r0, r4
 80100a4:	f001 fd78 	bl	8011b98 <__sinit>
 80100a8:	ab05      	add	r3, sp, #20
 80100aa:	9a04      	ldr	r2, [sp, #16]
 80100ac:	68a1      	ldr	r1, [r4, #8]
 80100ae:	9301      	str	r3, [sp, #4]
 80100b0:	4620      	mov	r0, r4
 80100b2:	f002 fed3 	bl	8012e5c <_vfiprintf_r>
 80100b6:	b002      	add	sp, #8
 80100b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100bc:	b004      	add	sp, #16
 80100be:	4770      	bx	lr
 80100c0:	2000064c 	.word	0x2000064c

080100c4 <_sbrk_r>:
 80100c4:	b538      	push	{r3, r4, r5, lr}
 80100c6:	4c06      	ldr	r4, [pc, #24]	; (80100e0 <_sbrk_r+0x1c>)
 80100c8:	2300      	movs	r3, #0
 80100ca:	4605      	mov	r5, r0
 80100cc:	4608      	mov	r0, r1
 80100ce:	6023      	str	r3, [r4, #0]
 80100d0:	f7fc fca4 	bl	800ca1c <_sbrk>
 80100d4:	1c43      	adds	r3, r0, #1
 80100d6:	d102      	bne.n	80100de <_sbrk_r+0x1a>
 80100d8:	6823      	ldr	r3, [r4, #0]
 80100da:	b103      	cbz	r3, 80100de <_sbrk_r+0x1a>
 80100dc:	602b      	str	r3, [r5, #0]
 80100de:	bd38      	pop	{r3, r4, r5, pc}
 80100e0:	20004de4 	.word	0x20004de4

080100e4 <nanf>:
 80100e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80100ec <nanf+0x8>
 80100e8:	4770      	bx	lr
 80100ea:	bf00      	nop
 80100ec:	7fc00000 	.word	0x7fc00000

080100f0 <siprintf>:
 80100f0:	b40e      	push	{r1, r2, r3}
 80100f2:	b500      	push	{lr}
 80100f4:	b09c      	sub	sp, #112	; 0x70
 80100f6:	ab1d      	add	r3, sp, #116	; 0x74
 80100f8:	9002      	str	r0, [sp, #8]
 80100fa:	9006      	str	r0, [sp, #24]
 80100fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010100:	4809      	ldr	r0, [pc, #36]	; (8010128 <siprintf+0x38>)
 8010102:	9107      	str	r1, [sp, #28]
 8010104:	9104      	str	r1, [sp, #16]
 8010106:	4909      	ldr	r1, [pc, #36]	; (801012c <siprintf+0x3c>)
 8010108:	f853 2b04 	ldr.w	r2, [r3], #4
 801010c:	9105      	str	r1, [sp, #20]
 801010e:	6800      	ldr	r0, [r0, #0]
 8010110:	9301      	str	r3, [sp, #4]
 8010112:	a902      	add	r1, sp, #8
 8010114:	f002 fd80 	bl	8012c18 <_svfiprintf_r>
 8010118:	9b02      	ldr	r3, [sp, #8]
 801011a:	2200      	movs	r2, #0
 801011c:	701a      	strb	r2, [r3, #0]
 801011e:	b01c      	add	sp, #112	; 0x70
 8010120:	f85d eb04 	ldr.w	lr, [sp], #4
 8010124:	b003      	add	sp, #12
 8010126:	4770      	bx	lr
 8010128:	2000064c 	.word	0x2000064c
 801012c:	ffff0208 	.word	0xffff0208

08010130 <sulp>:
 8010130:	b570      	push	{r4, r5, r6, lr}
 8010132:	4604      	mov	r4, r0
 8010134:	460d      	mov	r5, r1
 8010136:	ec45 4b10 	vmov	d0, r4, r5
 801013a:	4616      	mov	r6, r2
 801013c:	f002 fbd0 	bl	80128e0 <__ulp>
 8010140:	ec51 0b10 	vmov	r0, r1, d0
 8010144:	b17e      	cbz	r6, 8010166 <sulp+0x36>
 8010146:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801014a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801014e:	2b00      	cmp	r3, #0
 8010150:	dd09      	ble.n	8010166 <sulp+0x36>
 8010152:	051b      	lsls	r3, r3, #20
 8010154:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010158:	2400      	movs	r4, #0
 801015a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801015e:	4622      	mov	r2, r4
 8010160:	462b      	mov	r3, r5
 8010162:	f7f0 fa69 	bl	8000638 <__aeabi_dmul>
 8010166:	bd70      	pop	{r4, r5, r6, pc}

08010168 <_strtod_l>:
 8010168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801016c:	461f      	mov	r7, r3
 801016e:	b0a1      	sub	sp, #132	; 0x84
 8010170:	2300      	movs	r3, #0
 8010172:	4681      	mov	r9, r0
 8010174:	4638      	mov	r0, r7
 8010176:	460e      	mov	r6, r1
 8010178:	9217      	str	r2, [sp, #92]	; 0x5c
 801017a:	931c      	str	r3, [sp, #112]	; 0x70
 801017c:	f002 f8bf 	bl	80122fe <__localeconv_l>
 8010180:	4680      	mov	r8, r0
 8010182:	6800      	ldr	r0, [r0, #0]
 8010184:	f7f0 f844 	bl	8000210 <strlen>
 8010188:	f04f 0a00 	mov.w	sl, #0
 801018c:	4604      	mov	r4, r0
 801018e:	f04f 0b00 	mov.w	fp, #0
 8010192:	961b      	str	r6, [sp, #108]	; 0x6c
 8010194:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010196:	781a      	ldrb	r2, [r3, #0]
 8010198:	2a0d      	cmp	r2, #13
 801019a:	d832      	bhi.n	8010202 <_strtod_l+0x9a>
 801019c:	2a09      	cmp	r2, #9
 801019e:	d236      	bcs.n	801020e <_strtod_l+0xa6>
 80101a0:	2a00      	cmp	r2, #0
 80101a2:	d03e      	beq.n	8010222 <_strtod_l+0xba>
 80101a4:	2300      	movs	r3, #0
 80101a6:	930d      	str	r3, [sp, #52]	; 0x34
 80101a8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80101aa:	782b      	ldrb	r3, [r5, #0]
 80101ac:	2b30      	cmp	r3, #48	; 0x30
 80101ae:	f040 80ac 	bne.w	801030a <_strtod_l+0x1a2>
 80101b2:	786b      	ldrb	r3, [r5, #1]
 80101b4:	2b58      	cmp	r3, #88	; 0x58
 80101b6:	d001      	beq.n	80101bc <_strtod_l+0x54>
 80101b8:	2b78      	cmp	r3, #120	; 0x78
 80101ba:	d167      	bne.n	801028c <_strtod_l+0x124>
 80101bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101be:	9301      	str	r3, [sp, #4]
 80101c0:	ab1c      	add	r3, sp, #112	; 0x70
 80101c2:	9300      	str	r3, [sp, #0]
 80101c4:	9702      	str	r7, [sp, #8]
 80101c6:	ab1d      	add	r3, sp, #116	; 0x74
 80101c8:	4a88      	ldr	r2, [pc, #544]	; (80103ec <_strtod_l+0x284>)
 80101ca:	a91b      	add	r1, sp, #108	; 0x6c
 80101cc:	4648      	mov	r0, r9
 80101ce:	f001 fdbc 	bl	8011d4a <__gethex>
 80101d2:	f010 0407 	ands.w	r4, r0, #7
 80101d6:	4606      	mov	r6, r0
 80101d8:	d005      	beq.n	80101e6 <_strtod_l+0x7e>
 80101da:	2c06      	cmp	r4, #6
 80101dc:	d12b      	bne.n	8010236 <_strtod_l+0xce>
 80101de:	3501      	adds	r5, #1
 80101e0:	2300      	movs	r3, #0
 80101e2:	951b      	str	r5, [sp, #108]	; 0x6c
 80101e4:	930d      	str	r3, [sp, #52]	; 0x34
 80101e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	f040 859a 	bne.w	8010d22 <_strtod_l+0xbba>
 80101ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101f0:	b1e3      	cbz	r3, 801022c <_strtod_l+0xc4>
 80101f2:	4652      	mov	r2, sl
 80101f4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80101f8:	ec43 2b10 	vmov	d0, r2, r3
 80101fc:	b021      	add	sp, #132	; 0x84
 80101fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010202:	2a2b      	cmp	r2, #43	; 0x2b
 8010204:	d015      	beq.n	8010232 <_strtod_l+0xca>
 8010206:	2a2d      	cmp	r2, #45	; 0x2d
 8010208:	d004      	beq.n	8010214 <_strtod_l+0xac>
 801020a:	2a20      	cmp	r2, #32
 801020c:	d1ca      	bne.n	80101a4 <_strtod_l+0x3c>
 801020e:	3301      	adds	r3, #1
 8010210:	931b      	str	r3, [sp, #108]	; 0x6c
 8010212:	e7bf      	b.n	8010194 <_strtod_l+0x2c>
 8010214:	2201      	movs	r2, #1
 8010216:	920d      	str	r2, [sp, #52]	; 0x34
 8010218:	1c5a      	adds	r2, r3, #1
 801021a:	921b      	str	r2, [sp, #108]	; 0x6c
 801021c:	785b      	ldrb	r3, [r3, #1]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d1c2      	bne.n	80101a8 <_strtod_l+0x40>
 8010222:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010224:	961b      	str	r6, [sp, #108]	; 0x6c
 8010226:	2b00      	cmp	r3, #0
 8010228:	f040 8579 	bne.w	8010d1e <_strtod_l+0xbb6>
 801022c:	4652      	mov	r2, sl
 801022e:	465b      	mov	r3, fp
 8010230:	e7e2      	b.n	80101f8 <_strtod_l+0x90>
 8010232:	2200      	movs	r2, #0
 8010234:	e7ef      	b.n	8010216 <_strtod_l+0xae>
 8010236:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010238:	b13a      	cbz	r2, 801024a <_strtod_l+0xe2>
 801023a:	2135      	movs	r1, #53	; 0x35
 801023c:	a81e      	add	r0, sp, #120	; 0x78
 801023e:	f002 fc47 	bl	8012ad0 <__copybits>
 8010242:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010244:	4648      	mov	r0, r9
 8010246:	f002 f8b3 	bl	80123b0 <_Bfree>
 801024a:	3c01      	subs	r4, #1
 801024c:	2c04      	cmp	r4, #4
 801024e:	d806      	bhi.n	801025e <_strtod_l+0xf6>
 8010250:	e8df f004 	tbb	[pc, r4]
 8010254:	1714030a 	.word	0x1714030a
 8010258:	0a          	.byte	0x0a
 8010259:	00          	.byte	0x00
 801025a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801025e:	0730      	lsls	r0, r6, #28
 8010260:	d5c1      	bpl.n	80101e6 <_strtod_l+0x7e>
 8010262:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010266:	e7be      	b.n	80101e6 <_strtod_l+0x7e>
 8010268:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801026c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801026e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010272:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010276:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801027a:	e7f0      	b.n	801025e <_strtod_l+0xf6>
 801027c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80103f0 <_strtod_l+0x288>
 8010280:	e7ed      	b.n	801025e <_strtod_l+0xf6>
 8010282:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010286:	f04f 3aff 	mov.w	sl, #4294967295
 801028a:	e7e8      	b.n	801025e <_strtod_l+0xf6>
 801028c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801028e:	1c5a      	adds	r2, r3, #1
 8010290:	921b      	str	r2, [sp, #108]	; 0x6c
 8010292:	785b      	ldrb	r3, [r3, #1]
 8010294:	2b30      	cmp	r3, #48	; 0x30
 8010296:	d0f9      	beq.n	801028c <_strtod_l+0x124>
 8010298:	2b00      	cmp	r3, #0
 801029a:	d0a4      	beq.n	80101e6 <_strtod_l+0x7e>
 801029c:	2301      	movs	r3, #1
 801029e:	2500      	movs	r5, #0
 80102a0:	9306      	str	r3, [sp, #24]
 80102a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80102a4:	9308      	str	r3, [sp, #32]
 80102a6:	9507      	str	r5, [sp, #28]
 80102a8:	9505      	str	r5, [sp, #20]
 80102aa:	220a      	movs	r2, #10
 80102ac:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80102ae:	7807      	ldrb	r7, [r0, #0]
 80102b0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80102b4:	b2d9      	uxtb	r1, r3
 80102b6:	2909      	cmp	r1, #9
 80102b8:	d929      	bls.n	801030e <_strtod_l+0x1a6>
 80102ba:	4622      	mov	r2, r4
 80102bc:	f8d8 1000 	ldr.w	r1, [r8]
 80102c0:	f002 ff25 	bl	801310e <strncmp>
 80102c4:	2800      	cmp	r0, #0
 80102c6:	d031      	beq.n	801032c <_strtod_l+0x1c4>
 80102c8:	2000      	movs	r0, #0
 80102ca:	9c05      	ldr	r4, [sp, #20]
 80102cc:	9004      	str	r0, [sp, #16]
 80102ce:	463b      	mov	r3, r7
 80102d0:	4602      	mov	r2, r0
 80102d2:	2b65      	cmp	r3, #101	; 0x65
 80102d4:	d001      	beq.n	80102da <_strtod_l+0x172>
 80102d6:	2b45      	cmp	r3, #69	; 0x45
 80102d8:	d114      	bne.n	8010304 <_strtod_l+0x19c>
 80102da:	b924      	cbnz	r4, 80102e6 <_strtod_l+0x17e>
 80102dc:	b910      	cbnz	r0, 80102e4 <_strtod_l+0x17c>
 80102de:	9b06      	ldr	r3, [sp, #24]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d09e      	beq.n	8010222 <_strtod_l+0xba>
 80102e4:	2400      	movs	r4, #0
 80102e6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80102e8:	1c73      	adds	r3, r6, #1
 80102ea:	931b      	str	r3, [sp, #108]	; 0x6c
 80102ec:	7873      	ldrb	r3, [r6, #1]
 80102ee:	2b2b      	cmp	r3, #43	; 0x2b
 80102f0:	d078      	beq.n	80103e4 <_strtod_l+0x27c>
 80102f2:	2b2d      	cmp	r3, #45	; 0x2d
 80102f4:	d070      	beq.n	80103d8 <_strtod_l+0x270>
 80102f6:	f04f 0c00 	mov.w	ip, #0
 80102fa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80102fe:	2f09      	cmp	r7, #9
 8010300:	d97c      	bls.n	80103fc <_strtod_l+0x294>
 8010302:	961b      	str	r6, [sp, #108]	; 0x6c
 8010304:	f04f 0e00 	mov.w	lr, #0
 8010308:	e09a      	b.n	8010440 <_strtod_l+0x2d8>
 801030a:	2300      	movs	r3, #0
 801030c:	e7c7      	b.n	801029e <_strtod_l+0x136>
 801030e:	9905      	ldr	r1, [sp, #20]
 8010310:	2908      	cmp	r1, #8
 8010312:	bfdd      	ittte	le
 8010314:	9907      	ldrle	r1, [sp, #28]
 8010316:	fb02 3301 	mlale	r3, r2, r1, r3
 801031a:	9307      	strle	r3, [sp, #28]
 801031c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8010320:	9b05      	ldr	r3, [sp, #20]
 8010322:	3001      	adds	r0, #1
 8010324:	3301      	adds	r3, #1
 8010326:	9305      	str	r3, [sp, #20]
 8010328:	901b      	str	r0, [sp, #108]	; 0x6c
 801032a:	e7bf      	b.n	80102ac <_strtod_l+0x144>
 801032c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801032e:	191a      	adds	r2, r3, r4
 8010330:	921b      	str	r2, [sp, #108]	; 0x6c
 8010332:	9a05      	ldr	r2, [sp, #20]
 8010334:	5d1b      	ldrb	r3, [r3, r4]
 8010336:	2a00      	cmp	r2, #0
 8010338:	d037      	beq.n	80103aa <_strtod_l+0x242>
 801033a:	9c05      	ldr	r4, [sp, #20]
 801033c:	4602      	mov	r2, r0
 801033e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8010342:	2909      	cmp	r1, #9
 8010344:	d913      	bls.n	801036e <_strtod_l+0x206>
 8010346:	2101      	movs	r1, #1
 8010348:	9104      	str	r1, [sp, #16]
 801034a:	e7c2      	b.n	80102d2 <_strtod_l+0x16a>
 801034c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801034e:	1c5a      	adds	r2, r3, #1
 8010350:	921b      	str	r2, [sp, #108]	; 0x6c
 8010352:	785b      	ldrb	r3, [r3, #1]
 8010354:	3001      	adds	r0, #1
 8010356:	2b30      	cmp	r3, #48	; 0x30
 8010358:	d0f8      	beq.n	801034c <_strtod_l+0x1e4>
 801035a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801035e:	2a08      	cmp	r2, #8
 8010360:	f200 84e4 	bhi.w	8010d2c <_strtod_l+0xbc4>
 8010364:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010366:	9208      	str	r2, [sp, #32]
 8010368:	4602      	mov	r2, r0
 801036a:	2000      	movs	r0, #0
 801036c:	4604      	mov	r4, r0
 801036e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8010372:	f100 0101 	add.w	r1, r0, #1
 8010376:	d012      	beq.n	801039e <_strtod_l+0x236>
 8010378:	440a      	add	r2, r1
 801037a:	eb00 0c04 	add.w	ip, r0, r4
 801037e:	4621      	mov	r1, r4
 8010380:	270a      	movs	r7, #10
 8010382:	458c      	cmp	ip, r1
 8010384:	d113      	bne.n	80103ae <_strtod_l+0x246>
 8010386:	1821      	adds	r1, r4, r0
 8010388:	2908      	cmp	r1, #8
 801038a:	f104 0401 	add.w	r4, r4, #1
 801038e:	4404      	add	r4, r0
 8010390:	dc19      	bgt.n	80103c6 <_strtod_l+0x25e>
 8010392:	9b07      	ldr	r3, [sp, #28]
 8010394:	210a      	movs	r1, #10
 8010396:	fb01 e303 	mla	r3, r1, r3, lr
 801039a:	9307      	str	r3, [sp, #28]
 801039c:	2100      	movs	r1, #0
 801039e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80103a0:	1c58      	adds	r0, r3, #1
 80103a2:	901b      	str	r0, [sp, #108]	; 0x6c
 80103a4:	785b      	ldrb	r3, [r3, #1]
 80103a6:	4608      	mov	r0, r1
 80103a8:	e7c9      	b.n	801033e <_strtod_l+0x1d6>
 80103aa:	9805      	ldr	r0, [sp, #20]
 80103ac:	e7d3      	b.n	8010356 <_strtod_l+0x1ee>
 80103ae:	2908      	cmp	r1, #8
 80103b0:	f101 0101 	add.w	r1, r1, #1
 80103b4:	dc03      	bgt.n	80103be <_strtod_l+0x256>
 80103b6:	9b07      	ldr	r3, [sp, #28]
 80103b8:	437b      	muls	r3, r7
 80103ba:	9307      	str	r3, [sp, #28]
 80103bc:	e7e1      	b.n	8010382 <_strtod_l+0x21a>
 80103be:	2910      	cmp	r1, #16
 80103c0:	bfd8      	it	le
 80103c2:	437d      	mulle	r5, r7
 80103c4:	e7dd      	b.n	8010382 <_strtod_l+0x21a>
 80103c6:	2c10      	cmp	r4, #16
 80103c8:	bfdc      	itt	le
 80103ca:	210a      	movle	r1, #10
 80103cc:	fb01 e505 	mlale	r5, r1, r5, lr
 80103d0:	e7e4      	b.n	801039c <_strtod_l+0x234>
 80103d2:	2301      	movs	r3, #1
 80103d4:	9304      	str	r3, [sp, #16]
 80103d6:	e781      	b.n	80102dc <_strtod_l+0x174>
 80103d8:	f04f 0c01 	mov.w	ip, #1
 80103dc:	1cb3      	adds	r3, r6, #2
 80103de:	931b      	str	r3, [sp, #108]	; 0x6c
 80103e0:	78b3      	ldrb	r3, [r6, #2]
 80103e2:	e78a      	b.n	80102fa <_strtod_l+0x192>
 80103e4:	f04f 0c00 	mov.w	ip, #0
 80103e8:	e7f8      	b.n	80103dc <_strtod_l+0x274>
 80103ea:	bf00      	nop
 80103ec:	08014280 	.word	0x08014280
 80103f0:	7ff00000 	.word	0x7ff00000
 80103f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80103f6:	1c5f      	adds	r7, r3, #1
 80103f8:	971b      	str	r7, [sp, #108]	; 0x6c
 80103fa:	785b      	ldrb	r3, [r3, #1]
 80103fc:	2b30      	cmp	r3, #48	; 0x30
 80103fe:	d0f9      	beq.n	80103f4 <_strtod_l+0x28c>
 8010400:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8010404:	2f08      	cmp	r7, #8
 8010406:	f63f af7d 	bhi.w	8010304 <_strtod_l+0x19c>
 801040a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801040e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010410:	930a      	str	r3, [sp, #40]	; 0x28
 8010412:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010414:	1c5f      	adds	r7, r3, #1
 8010416:	971b      	str	r7, [sp, #108]	; 0x6c
 8010418:	785b      	ldrb	r3, [r3, #1]
 801041a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801041e:	f1b8 0f09 	cmp.w	r8, #9
 8010422:	d937      	bls.n	8010494 <_strtod_l+0x32c>
 8010424:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010426:	1a7f      	subs	r7, r7, r1
 8010428:	2f08      	cmp	r7, #8
 801042a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801042e:	dc37      	bgt.n	80104a0 <_strtod_l+0x338>
 8010430:	45be      	cmp	lr, r7
 8010432:	bfa8      	it	ge
 8010434:	46be      	movge	lr, r7
 8010436:	f1bc 0f00 	cmp.w	ip, #0
 801043a:	d001      	beq.n	8010440 <_strtod_l+0x2d8>
 801043c:	f1ce 0e00 	rsb	lr, lr, #0
 8010440:	2c00      	cmp	r4, #0
 8010442:	d151      	bne.n	80104e8 <_strtod_l+0x380>
 8010444:	2800      	cmp	r0, #0
 8010446:	f47f aece 	bne.w	80101e6 <_strtod_l+0x7e>
 801044a:	9a06      	ldr	r2, [sp, #24]
 801044c:	2a00      	cmp	r2, #0
 801044e:	f47f aeca 	bne.w	80101e6 <_strtod_l+0x7e>
 8010452:	9a04      	ldr	r2, [sp, #16]
 8010454:	2a00      	cmp	r2, #0
 8010456:	f47f aee4 	bne.w	8010222 <_strtod_l+0xba>
 801045a:	2b4e      	cmp	r3, #78	; 0x4e
 801045c:	d027      	beq.n	80104ae <_strtod_l+0x346>
 801045e:	dc21      	bgt.n	80104a4 <_strtod_l+0x33c>
 8010460:	2b49      	cmp	r3, #73	; 0x49
 8010462:	f47f aede 	bne.w	8010222 <_strtod_l+0xba>
 8010466:	49a0      	ldr	r1, [pc, #640]	; (80106e8 <_strtod_l+0x580>)
 8010468:	a81b      	add	r0, sp, #108	; 0x6c
 801046a:	f001 fea1 	bl	80121b0 <__match>
 801046e:	2800      	cmp	r0, #0
 8010470:	f43f aed7 	beq.w	8010222 <_strtod_l+0xba>
 8010474:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010476:	499d      	ldr	r1, [pc, #628]	; (80106ec <_strtod_l+0x584>)
 8010478:	3b01      	subs	r3, #1
 801047a:	a81b      	add	r0, sp, #108	; 0x6c
 801047c:	931b      	str	r3, [sp, #108]	; 0x6c
 801047e:	f001 fe97 	bl	80121b0 <__match>
 8010482:	b910      	cbnz	r0, 801048a <_strtod_l+0x322>
 8010484:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010486:	3301      	adds	r3, #1
 8010488:	931b      	str	r3, [sp, #108]	; 0x6c
 801048a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8010700 <_strtod_l+0x598>
 801048e:	f04f 0a00 	mov.w	sl, #0
 8010492:	e6a8      	b.n	80101e6 <_strtod_l+0x7e>
 8010494:	210a      	movs	r1, #10
 8010496:	fb01 3e0e 	mla	lr, r1, lr, r3
 801049a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801049e:	e7b8      	b.n	8010412 <_strtod_l+0x2aa>
 80104a0:	46be      	mov	lr, r7
 80104a2:	e7c8      	b.n	8010436 <_strtod_l+0x2ce>
 80104a4:	2b69      	cmp	r3, #105	; 0x69
 80104a6:	d0de      	beq.n	8010466 <_strtod_l+0x2fe>
 80104a8:	2b6e      	cmp	r3, #110	; 0x6e
 80104aa:	f47f aeba 	bne.w	8010222 <_strtod_l+0xba>
 80104ae:	4990      	ldr	r1, [pc, #576]	; (80106f0 <_strtod_l+0x588>)
 80104b0:	a81b      	add	r0, sp, #108	; 0x6c
 80104b2:	f001 fe7d 	bl	80121b0 <__match>
 80104b6:	2800      	cmp	r0, #0
 80104b8:	f43f aeb3 	beq.w	8010222 <_strtod_l+0xba>
 80104bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80104be:	781b      	ldrb	r3, [r3, #0]
 80104c0:	2b28      	cmp	r3, #40	; 0x28
 80104c2:	d10e      	bne.n	80104e2 <_strtod_l+0x37a>
 80104c4:	aa1e      	add	r2, sp, #120	; 0x78
 80104c6:	498b      	ldr	r1, [pc, #556]	; (80106f4 <_strtod_l+0x58c>)
 80104c8:	a81b      	add	r0, sp, #108	; 0x6c
 80104ca:	f001 fe85 	bl	80121d8 <__hexnan>
 80104ce:	2805      	cmp	r0, #5
 80104d0:	d107      	bne.n	80104e2 <_strtod_l+0x37a>
 80104d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80104d4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80104d8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80104dc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80104e0:	e681      	b.n	80101e6 <_strtod_l+0x7e>
 80104e2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8010708 <_strtod_l+0x5a0>
 80104e6:	e7d2      	b.n	801048e <_strtod_l+0x326>
 80104e8:	ebae 0302 	sub.w	r3, lr, r2
 80104ec:	9306      	str	r3, [sp, #24]
 80104ee:	9b05      	ldr	r3, [sp, #20]
 80104f0:	9807      	ldr	r0, [sp, #28]
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	bf08      	it	eq
 80104f6:	4623      	moveq	r3, r4
 80104f8:	2c10      	cmp	r4, #16
 80104fa:	9305      	str	r3, [sp, #20]
 80104fc:	46a0      	mov	r8, r4
 80104fe:	bfa8      	it	ge
 8010500:	f04f 0810 	movge.w	r8, #16
 8010504:	f7f0 f81e 	bl	8000544 <__aeabi_ui2d>
 8010508:	2c09      	cmp	r4, #9
 801050a:	4682      	mov	sl, r0
 801050c:	468b      	mov	fp, r1
 801050e:	dc13      	bgt.n	8010538 <_strtod_l+0x3d0>
 8010510:	9b06      	ldr	r3, [sp, #24]
 8010512:	2b00      	cmp	r3, #0
 8010514:	f43f ae67 	beq.w	80101e6 <_strtod_l+0x7e>
 8010518:	9b06      	ldr	r3, [sp, #24]
 801051a:	dd7a      	ble.n	8010612 <_strtod_l+0x4aa>
 801051c:	2b16      	cmp	r3, #22
 801051e:	dc61      	bgt.n	80105e4 <_strtod_l+0x47c>
 8010520:	4a75      	ldr	r2, [pc, #468]	; (80106f8 <_strtod_l+0x590>)
 8010522:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8010526:	e9de 0100 	ldrd	r0, r1, [lr]
 801052a:	4652      	mov	r2, sl
 801052c:	465b      	mov	r3, fp
 801052e:	f7f0 f883 	bl	8000638 <__aeabi_dmul>
 8010532:	4682      	mov	sl, r0
 8010534:	468b      	mov	fp, r1
 8010536:	e656      	b.n	80101e6 <_strtod_l+0x7e>
 8010538:	4b6f      	ldr	r3, [pc, #444]	; (80106f8 <_strtod_l+0x590>)
 801053a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801053e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8010542:	f7f0 f879 	bl	8000638 <__aeabi_dmul>
 8010546:	4606      	mov	r6, r0
 8010548:	4628      	mov	r0, r5
 801054a:	460f      	mov	r7, r1
 801054c:	f7ef fffa 	bl	8000544 <__aeabi_ui2d>
 8010550:	4602      	mov	r2, r0
 8010552:	460b      	mov	r3, r1
 8010554:	4630      	mov	r0, r6
 8010556:	4639      	mov	r1, r7
 8010558:	f7ef feb8 	bl	80002cc <__adddf3>
 801055c:	2c0f      	cmp	r4, #15
 801055e:	4682      	mov	sl, r0
 8010560:	468b      	mov	fp, r1
 8010562:	ddd5      	ble.n	8010510 <_strtod_l+0x3a8>
 8010564:	9b06      	ldr	r3, [sp, #24]
 8010566:	eba4 0808 	sub.w	r8, r4, r8
 801056a:	4498      	add	r8, r3
 801056c:	f1b8 0f00 	cmp.w	r8, #0
 8010570:	f340 8096 	ble.w	80106a0 <_strtod_l+0x538>
 8010574:	f018 030f 	ands.w	r3, r8, #15
 8010578:	d00a      	beq.n	8010590 <_strtod_l+0x428>
 801057a:	495f      	ldr	r1, [pc, #380]	; (80106f8 <_strtod_l+0x590>)
 801057c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010580:	4652      	mov	r2, sl
 8010582:	465b      	mov	r3, fp
 8010584:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010588:	f7f0 f856 	bl	8000638 <__aeabi_dmul>
 801058c:	4682      	mov	sl, r0
 801058e:	468b      	mov	fp, r1
 8010590:	f038 080f 	bics.w	r8, r8, #15
 8010594:	d073      	beq.n	801067e <_strtod_l+0x516>
 8010596:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801059a:	dd47      	ble.n	801062c <_strtod_l+0x4c4>
 801059c:	2400      	movs	r4, #0
 801059e:	46a0      	mov	r8, r4
 80105a0:	9407      	str	r4, [sp, #28]
 80105a2:	9405      	str	r4, [sp, #20]
 80105a4:	2322      	movs	r3, #34	; 0x22
 80105a6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8010700 <_strtod_l+0x598>
 80105aa:	f8c9 3000 	str.w	r3, [r9]
 80105ae:	f04f 0a00 	mov.w	sl, #0
 80105b2:	9b07      	ldr	r3, [sp, #28]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	f43f ae16 	beq.w	80101e6 <_strtod_l+0x7e>
 80105ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80105bc:	4648      	mov	r0, r9
 80105be:	f001 fef7 	bl	80123b0 <_Bfree>
 80105c2:	9905      	ldr	r1, [sp, #20]
 80105c4:	4648      	mov	r0, r9
 80105c6:	f001 fef3 	bl	80123b0 <_Bfree>
 80105ca:	4641      	mov	r1, r8
 80105cc:	4648      	mov	r0, r9
 80105ce:	f001 feef 	bl	80123b0 <_Bfree>
 80105d2:	9907      	ldr	r1, [sp, #28]
 80105d4:	4648      	mov	r0, r9
 80105d6:	f001 feeb 	bl	80123b0 <_Bfree>
 80105da:	4621      	mov	r1, r4
 80105dc:	4648      	mov	r0, r9
 80105de:	f001 fee7 	bl	80123b0 <_Bfree>
 80105e2:	e600      	b.n	80101e6 <_strtod_l+0x7e>
 80105e4:	9a06      	ldr	r2, [sp, #24]
 80105e6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80105ea:	4293      	cmp	r3, r2
 80105ec:	dbba      	blt.n	8010564 <_strtod_l+0x3fc>
 80105ee:	4d42      	ldr	r5, [pc, #264]	; (80106f8 <_strtod_l+0x590>)
 80105f0:	f1c4 040f 	rsb	r4, r4, #15
 80105f4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80105f8:	4652      	mov	r2, sl
 80105fa:	465b      	mov	r3, fp
 80105fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010600:	f7f0 f81a 	bl	8000638 <__aeabi_dmul>
 8010604:	9b06      	ldr	r3, [sp, #24]
 8010606:	1b1c      	subs	r4, r3, r4
 8010608:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801060c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010610:	e78d      	b.n	801052e <_strtod_l+0x3c6>
 8010612:	f113 0f16 	cmn.w	r3, #22
 8010616:	dba5      	blt.n	8010564 <_strtod_l+0x3fc>
 8010618:	4a37      	ldr	r2, [pc, #220]	; (80106f8 <_strtod_l+0x590>)
 801061a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801061e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010622:	4650      	mov	r0, sl
 8010624:	4659      	mov	r1, fp
 8010626:	f7f0 f931 	bl	800088c <__aeabi_ddiv>
 801062a:	e782      	b.n	8010532 <_strtod_l+0x3ca>
 801062c:	2300      	movs	r3, #0
 801062e:	4e33      	ldr	r6, [pc, #204]	; (80106fc <_strtod_l+0x594>)
 8010630:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010634:	4650      	mov	r0, sl
 8010636:	4659      	mov	r1, fp
 8010638:	461d      	mov	r5, r3
 801063a:	f1b8 0f01 	cmp.w	r8, #1
 801063e:	dc21      	bgt.n	8010684 <_strtod_l+0x51c>
 8010640:	b10b      	cbz	r3, 8010646 <_strtod_l+0x4de>
 8010642:	4682      	mov	sl, r0
 8010644:	468b      	mov	fp, r1
 8010646:	4b2d      	ldr	r3, [pc, #180]	; (80106fc <_strtod_l+0x594>)
 8010648:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801064c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010650:	4652      	mov	r2, sl
 8010652:	465b      	mov	r3, fp
 8010654:	e9d5 0100 	ldrd	r0, r1, [r5]
 8010658:	f7ef ffee 	bl	8000638 <__aeabi_dmul>
 801065c:	4b28      	ldr	r3, [pc, #160]	; (8010700 <_strtod_l+0x598>)
 801065e:	460a      	mov	r2, r1
 8010660:	400b      	ands	r3, r1
 8010662:	4928      	ldr	r1, [pc, #160]	; (8010704 <_strtod_l+0x59c>)
 8010664:	428b      	cmp	r3, r1
 8010666:	4682      	mov	sl, r0
 8010668:	d898      	bhi.n	801059c <_strtod_l+0x434>
 801066a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801066e:	428b      	cmp	r3, r1
 8010670:	bf86      	itte	hi
 8010672:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801070c <_strtod_l+0x5a4>
 8010676:	f04f 3aff 	movhi.w	sl, #4294967295
 801067a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801067e:	2300      	movs	r3, #0
 8010680:	9304      	str	r3, [sp, #16]
 8010682:	e077      	b.n	8010774 <_strtod_l+0x60c>
 8010684:	f018 0f01 	tst.w	r8, #1
 8010688:	d006      	beq.n	8010698 <_strtod_l+0x530>
 801068a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801068e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010692:	f7ef ffd1 	bl	8000638 <__aeabi_dmul>
 8010696:	2301      	movs	r3, #1
 8010698:	3501      	adds	r5, #1
 801069a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801069e:	e7cc      	b.n	801063a <_strtod_l+0x4d2>
 80106a0:	d0ed      	beq.n	801067e <_strtod_l+0x516>
 80106a2:	f1c8 0800 	rsb	r8, r8, #0
 80106a6:	f018 020f 	ands.w	r2, r8, #15
 80106aa:	d00a      	beq.n	80106c2 <_strtod_l+0x55a>
 80106ac:	4b12      	ldr	r3, [pc, #72]	; (80106f8 <_strtod_l+0x590>)
 80106ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80106b2:	4650      	mov	r0, sl
 80106b4:	4659      	mov	r1, fp
 80106b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ba:	f7f0 f8e7 	bl	800088c <__aeabi_ddiv>
 80106be:	4682      	mov	sl, r0
 80106c0:	468b      	mov	fp, r1
 80106c2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80106c6:	d0da      	beq.n	801067e <_strtod_l+0x516>
 80106c8:	f1b8 0f1f 	cmp.w	r8, #31
 80106cc:	dd20      	ble.n	8010710 <_strtod_l+0x5a8>
 80106ce:	2400      	movs	r4, #0
 80106d0:	46a0      	mov	r8, r4
 80106d2:	9407      	str	r4, [sp, #28]
 80106d4:	9405      	str	r4, [sp, #20]
 80106d6:	2322      	movs	r3, #34	; 0x22
 80106d8:	f04f 0a00 	mov.w	sl, #0
 80106dc:	f04f 0b00 	mov.w	fp, #0
 80106e0:	f8c9 3000 	str.w	r3, [r9]
 80106e4:	e765      	b.n	80105b2 <_strtod_l+0x44a>
 80106e6:	bf00      	nop
 80106e8:	08014249 	.word	0x08014249
 80106ec:	080142d3 	.word	0x080142d3
 80106f0:	08014251 	.word	0x08014251
 80106f4:	08014294 	.word	0x08014294
 80106f8:	08014378 	.word	0x08014378
 80106fc:	08014350 	.word	0x08014350
 8010700:	7ff00000 	.word	0x7ff00000
 8010704:	7ca00000 	.word	0x7ca00000
 8010708:	fff80000 	.word	0xfff80000
 801070c:	7fefffff 	.word	0x7fefffff
 8010710:	f018 0310 	ands.w	r3, r8, #16
 8010714:	bf18      	it	ne
 8010716:	236a      	movne	r3, #106	; 0x6a
 8010718:	4da0      	ldr	r5, [pc, #640]	; (801099c <_strtod_l+0x834>)
 801071a:	9304      	str	r3, [sp, #16]
 801071c:	4650      	mov	r0, sl
 801071e:	4659      	mov	r1, fp
 8010720:	2300      	movs	r3, #0
 8010722:	f1b8 0f00 	cmp.w	r8, #0
 8010726:	f300 810a 	bgt.w	801093e <_strtod_l+0x7d6>
 801072a:	b10b      	cbz	r3, 8010730 <_strtod_l+0x5c8>
 801072c:	4682      	mov	sl, r0
 801072e:	468b      	mov	fp, r1
 8010730:	9b04      	ldr	r3, [sp, #16]
 8010732:	b1bb      	cbz	r3, 8010764 <_strtod_l+0x5fc>
 8010734:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8010738:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801073c:	2b00      	cmp	r3, #0
 801073e:	4659      	mov	r1, fp
 8010740:	dd10      	ble.n	8010764 <_strtod_l+0x5fc>
 8010742:	2b1f      	cmp	r3, #31
 8010744:	f340 8107 	ble.w	8010956 <_strtod_l+0x7ee>
 8010748:	2b34      	cmp	r3, #52	; 0x34
 801074a:	bfde      	ittt	le
 801074c:	3b20      	suble	r3, #32
 801074e:	f04f 32ff 	movle.w	r2, #4294967295
 8010752:	fa02 f303 	lslle.w	r3, r2, r3
 8010756:	f04f 0a00 	mov.w	sl, #0
 801075a:	bfcc      	ite	gt
 801075c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010760:	ea03 0b01 	andle.w	fp, r3, r1
 8010764:	2200      	movs	r2, #0
 8010766:	2300      	movs	r3, #0
 8010768:	4650      	mov	r0, sl
 801076a:	4659      	mov	r1, fp
 801076c:	f7f0 f9cc 	bl	8000b08 <__aeabi_dcmpeq>
 8010770:	2800      	cmp	r0, #0
 8010772:	d1ac      	bne.n	80106ce <_strtod_l+0x566>
 8010774:	9b07      	ldr	r3, [sp, #28]
 8010776:	9300      	str	r3, [sp, #0]
 8010778:	9a05      	ldr	r2, [sp, #20]
 801077a:	9908      	ldr	r1, [sp, #32]
 801077c:	4623      	mov	r3, r4
 801077e:	4648      	mov	r0, r9
 8010780:	f001 fe68 	bl	8012454 <__s2b>
 8010784:	9007      	str	r0, [sp, #28]
 8010786:	2800      	cmp	r0, #0
 8010788:	f43f af08 	beq.w	801059c <_strtod_l+0x434>
 801078c:	9a06      	ldr	r2, [sp, #24]
 801078e:	9b06      	ldr	r3, [sp, #24]
 8010790:	2a00      	cmp	r2, #0
 8010792:	f1c3 0300 	rsb	r3, r3, #0
 8010796:	bfa8      	it	ge
 8010798:	2300      	movge	r3, #0
 801079a:	930e      	str	r3, [sp, #56]	; 0x38
 801079c:	2400      	movs	r4, #0
 801079e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80107a2:	9316      	str	r3, [sp, #88]	; 0x58
 80107a4:	46a0      	mov	r8, r4
 80107a6:	9b07      	ldr	r3, [sp, #28]
 80107a8:	4648      	mov	r0, r9
 80107aa:	6859      	ldr	r1, [r3, #4]
 80107ac:	f001 fdcc 	bl	8012348 <_Balloc>
 80107b0:	9005      	str	r0, [sp, #20]
 80107b2:	2800      	cmp	r0, #0
 80107b4:	f43f aef6 	beq.w	80105a4 <_strtod_l+0x43c>
 80107b8:	9b07      	ldr	r3, [sp, #28]
 80107ba:	691a      	ldr	r2, [r3, #16]
 80107bc:	3202      	adds	r2, #2
 80107be:	f103 010c 	add.w	r1, r3, #12
 80107c2:	0092      	lsls	r2, r2, #2
 80107c4:	300c      	adds	r0, #12
 80107c6:	f7fe fd6b 	bl	800f2a0 <memcpy>
 80107ca:	aa1e      	add	r2, sp, #120	; 0x78
 80107cc:	a91d      	add	r1, sp, #116	; 0x74
 80107ce:	ec4b ab10 	vmov	d0, sl, fp
 80107d2:	4648      	mov	r0, r9
 80107d4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80107d8:	f002 f8f8 	bl	80129cc <__d2b>
 80107dc:	901c      	str	r0, [sp, #112]	; 0x70
 80107de:	2800      	cmp	r0, #0
 80107e0:	f43f aee0 	beq.w	80105a4 <_strtod_l+0x43c>
 80107e4:	2101      	movs	r1, #1
 80107e6:	4648      	mov	r0, r9
 80107e8:	f001 fec0 	bl	801256c <__i2b>
 80107ec:	4680      	mov	r8, r0
 80107ee:	2800      	cmp	r0, #0
 80107f0:	f43f aed8 	beq.w	80105a4 <_strtod_l+0x43c>
 80107f4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80107f6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80107f8:	2e00      	cmp	r6, #0
 80107fa:	bfab      	itete	ge
 80107fc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80107fe:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8010800:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8010802:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8010804:	bfac      	ite	ge
 8010806:	18f7      	addge	r7, r6, r3
 8010808:	1b9d      	sublt	r5, r3, r6
 801080a:	9b04      	ldr	r3, [sp, #16]
 801080c:	1af6      	subs	r6, r6, r3
 801080e:	4416      	add	r6, r2
 8010810:	4b63      	ldr	r3, [pc, #396]	; (80109a0 <_strtod_l+0x838>)
 8010812:	3e01      	subs	r6, #1
 8010814:	429e      	cmp	r6, r3
 8010816:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801081a:	f280 80af 	bge.w	801097c <_strtod_l+0x814>
 801081e:	1b9b      	subs	r3, r3, r6
 8010820:	2b1f      	cmp	r3, #31
 8010822:	eba2 0203 	sub.w	r2, r2, r3
 8010826:	f04f 0101 	mov.w	r1, #1
 801082a:	f300 809b 	bgt.w	8010964 <_strtod_l+0x7fc>
 801082e:	fa01 f303 	lsl.w	r3, r1, r3
 8010832:	930f      	str	r3, [sp, #60]	; 0x3c
 8010834:	2300      	movs	r3, #0
 8010836:	930a      	str	r3, [sp, #40]	; 0x28
 8010838:	18be      	adds	r6, r7, r2
 801083a:	9b04      	ldr	r3, [sp, #16]
 801083c:	42b7      	cmp	r7, r6
 801083e:	4415      	add	r5, r2
 8010840:	441d      	add	r5, r3
 8010842:	463b      	mov	r3, r7
 8010844:	bfa8      	it	ge
 8010846:	4633      	movge	r3, r6
 8010848:	42ab      	cmp	r3, r5
 801084a:	bfa8      	it	ge
 801084c:	462b      	movge	r3, r5
 801084e:	2b00      	cmp	r3, #0
 8010850:	bfc2      	ittt	gt
 8010852:	1af6      	subgt	r6, r6, r3
 8010854:	1aed      	subgt	r5, r5, r3
 8010856:	1aff      	subgt	r7, r7, r3
 8010858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801085a:	b1bb      	cbz	r3, 801088c <_strtod_l+0x724>
 801085c:	4641      	mov	r1, r8
 801085e:	461a      	mov	r2, r3
 8010860:	4648      	mov	r0, r9
 8010862:	f001 ff23 	bl	80126ac <__pow5mult>
 8010866:	4680      	mov	r8, r0
 8010868:	2800      	cmp	r0, #0
 801086a:	f43f ae9b 	beq.w	80105a4 <_strtod_l+0x43c>
 801086e:	4601      	mov	r1, r0
 8010870:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010872:	4648      	mov	r0, r9
 8010874:	f001 fe83 	bl	801257e <__multiply>
 8010878:	900c      	str	r0, [sp, #48]	; 0x30
 801087a:	2800      	cmp	r0, #0
 801087c:	f43f ae92 	beq.w	80105a4 <_strtod_l+0x43c>
 8010880:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010882:	4648      	mov	r0, r9
 8010884:	f001 fd94 	bl	80123b0 <_Bfree>
 8010888:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801088a:	931c      	str	r3, [sp, #112]	; 0x70
 801088c:	2e00      	cmp	r6, #0
 801088e:	dc7a      	bgt.n	8010986 <_strtod_l+0x81e>
 8010890:	9b06      	ldr	r3, [sp, #24]
 8010892:	2b00      	cmp	r3, #0
 8010894:	dd08      	ble.n	80108a8 <_strtod_l+0x740>
 8010896:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010898:	9905      	ldr	r1, [sp, #20]
 801089a:	4648      	mov	r0, r9
 801089c:	f001 ff06 	bl	80126ac <__pow5mult>
 80108a0:	9005      	str	r0, [sp, #20]
 80108a2:	2800      	cmp	r0, #0
 80108a4:	f43f ae7e 	beq.w	80105a4 <_strtod_l+0x43c>
 80108a8:	2d00      	cmp	r5, #0
 80108aa:	dd08      	ble.n	80108be <_strtod_l+0x756>
 80108ac:	462a      	mov	r2, r5
 80108ae:	9905      	ldr	r1, [sp, #20]
 80108b0:	4648      	mov	r0, r9
 80108b2:	f001 ff49 	bl	8012748 <__lshift>
 80108b6:	9005      	str	r0, [sp, #20]
 80108b8:	2800      	cmp	r0, #0
 80108ba:	f43f ae73 	beq.w	80105a4 <_strtod_l+0x43c>
 80108be:	2f00      	cmp	r7, #0
 80108c0:	dd08      	ble.n	80108d4 <_strtod_l+0x76c>
 80108c2:	4641      	mov	r1, r8
 80108c4:	463a      	mov	r2, r7
 80108c6:	4648      	mov	r0, r9
 80108c8:	f001 ff3e 	bl	8012748 <__lshift>
 80108cc:	4680      	mov	r8, r0
 80108ce:	2800      	cmp	r0, #0
 80108d0:	f43f ae68 	beq.w	80105a4 <_strtod_l+0x43c>
 80108d4:	9a05      	ldr	r2, [sp, #20]
 80108d6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80108d8:	4648      	mov	r0, r9
 80108da:	f001 ffa3 	bl	8012824 <__mdiff>
 80108de:	4604      	mov	r4, r0
 80108e0:	2800      	cmp	r0, #0
 80108e2:	f43f ae5f 	beq.w	80105a4 <_strtod_l+0x43c>
 80108e6:	68c3      	ldr	r3, [r0, #12]
 80108e8:	930c      	str	r3, [sp, #48]	; 0x30
 80108ea:	2300      	movs	r3, #0
 80108ec:	60c3      	str	r3, [r0, #12]
 80108ee:	4641      	mov	r1, r8
 80108f0:	f001 ff7e 	bl	80127f0 <__mcmp>
 80108f4:	2800      	cmp	r0, #0
 80108f6:	da55      	bge.n	80109a4 <_strtod_l+0x83c>
 80108f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108fa:	b9e3      	cbnz	r3, 8010936 <_strtod_l+0x7ce>
 80108fc:	f1ba 0f00 	cmp.w	sl, #0
 8010900:	d119      	bne.n	8010936 <_strtod_l+0x7ce>
 8010902:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010906:	b9b3      	cbnz	r3, 8010936 <_strtod_l+0x7ce>
 8010908:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801090c:	0d1b      	lsrs	r3, r3, #20
 801090e:	051b      	lsls	r3, r3, #20
 8010910:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010914:	d90f      	bls.n	8010936 <_strtod_l+0x7ce>
 8010916:	6963      	ldr	r3, [r4, #20]
 8010918:	b913      	cbnz	r3, 8010920 <_strtod_l+0x7b8>
 801091a:	6923      	ldr	r3, [r4, #16]
 801091c:	2b01      	cmp	r3, #1
 801091e:	dd0a      	ble.n	8010936 <_strtod_l+0x7ce>
 8010920:	4621      	mov	r1, r4
 8010922:	2201      	movs	r2, #1
 8010924:	4648      	mov	r0, r9
 8010926:	f001 ff0f 	bl	8012748 <__lshift>
 801092a:	4641      	mov	r1, r8
 801092c:	4604      	mov	r4, r0
 801092e:	f001 ff5f 	bl	80127f0 <__mcmp>
 8010932:	2800      	cmp	r0, #0
 8010934:	dc67      	bgt.n	8010a06 <_strtod_l+0x89e>
 8010936:	9b04      	ldr	r3, [sp, #16]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d171      	bne.n	8010a20 <_strtod_l+0x8b8>
 801093c:	e63d      	b.n	80105ba <_strtod_l+0x452>
 801093e:	f018 0f01 	tst.w	r8, #1
 8010942:	d004      	beq.n	801094e <_strtod_l+0x7e6>
 8010944:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010948:	f7ef fe76 	bl	8000638 <__aeabi_dmul>
 801094c:	2301      	movs	r3, #1
 801094e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010952:	3508      	adds	r5, #8
 8010954:	e6e5      	b.n	8010722 <_strtod_l+0x5ba>
 8010956:	f04f 32ff 	mov.w	r2, #4294967295
 801095a:	fa02 f303 	lsl.w	r3, r2, r3
 801095e:	ea03 0a0a 	and.w	sl, r3, sl
 8010962:	e6ff      	b.n	8010764 <_strtod_l+0x5fc>
 8010964:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8010968:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801096c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8010970:	36e2      	adds	r6, #226	; 0xe2
 8010972:	fa01 f306 	lsl.w	r3, r1, r6
 8010976:	930a      	str	r3, [sp, #40]	; 0x28
 8010978:	910f      	str	r1, [sp, #60]	; 0x3c
 801097a:	e75d      	b.n	8010838 <_strtod_l+0x6d0>
 801097c:	2300      	movs	r3, #0
 801097e:	930a      	str	r3, [sp, #40]	; 0x28
 8010980:	2301      	movs	r3, #1
 8010982:	930f      	str	r3, [sp, #60]	; 0x3c
 8010984:	e758      	b.n	8010838 <_strtod_l+0x6d0>
 8010986:	4632      	mov	r2, r6
 8010988:	991c      	ldr	r1, [sp, #112]	; 0x70
 801098a:	4648      	mov	r0, r9
 801098c:	f001 fedc 	bl	8012748 <__lshift>
 8010990:	901c      	str	r0, [sp, #112]	; 0x70
 8010992:	2800      	cmp	r0, #0
 8010994:	f47f af7c 	bne.w	8010890 <_strtod_l+0x728>
 8010998:	e604      	b.n	80105a4 <_strtod_l+0x43c>
 801099a:	bf00      	nop
 801099c:	080142a8 	.word	0x080142a8
 80109a0:	fffffc02 	.word	0xfffffc02
 80109a4:	465d      	mov	r5, fp
 80109a6:	f040 8086 	bne.w	8010ab6 <_strtod_l+0x94e>
 80109aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80109ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80109b0:	b32a      	cbz	r2, 80109fe <_strtod_l+0x896>
 80109b2:	4aaf      	ldr	r2, [pc, #700]	; (8010c70 <_strtod_l+0xb08>)
 80109b4:	4293      	cmp	r3, r2
 80109b6:	d153      	bne.n	8010a60 <_strtod_l+0x8f8>
 80109b8:	9b04      	ldr	r3, [sp, #16]
 80109ba:	4650      	mov	r0, sl
 80109bc:	b1d3      	cbz	r3, 80109f4 <_strtod_l+0x88c>
 80109be:	4aad      	ldr	r2, [pc, #692]	; (8010c74 <_strtod_l+0xb0c>)
 80109c0:	402a      	ands	r2, r5
 80109c2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80109c6:	f04f 31ff 	mov.w	r1, #4294967295
 80109ca:	d816      	bhi.n	80109fa <_strtod_l+0x892>
 80109cc:	0d12      	lsrs	r2, r2, #20
 80109ce:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80109d2:	fa01 f303 	lsl.w	r3, r1, r3
 80109d6:	4298      	cmp	r0, r3
 80109d8:	d142      	bne.n	8010a60 <_strtod_l+0x8f8>
 80109da:	4ba7      	ldr	r3, [pc, #668]	; (8010c78 <_strtod_l+0xb10>)
 80109dc:	429d      	cmp	r5, r3
 80109de:	d102      	bne.n	80109e6 <_strtod_l+0x87e>
 80109e0:	3001      	adds	r0, #1
 80109e2:	f43f addf 	beq.w	80105a4 <_strtod_l+0x43c>
 80109e6:	4ba3      	ldr	r3, [pc, #652]	; (8010c74 <_strtod_l+0xb0c>)
 80109e8:	402b      	ands	r3, r5
 80109ea:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80109ee:	f04f 0a00 	mov.w	sl, #0
 80109f2:	e7a0      	b.n	8010936 <_strtod_l+0x7ce>
 80109f4:	f04f 33ff 	mov.w	r3, #4294967295
 80109f8:	e7ed      	b.n	80109d6 <_strtod_l+0x86e>
 80109fa:	460b      	mov	r3, r1
 80109fc:	e7eb      	b.n	80109d6 <_strtod_l+0x86e>
 80109fe:	bb7b      	cbnz	r3, 8010a60 <_strtod_l+0x8f8>
 8010a00:	f1ba 0f00 	cmp.w	sl, #0
 8010a04:	d12c      	bne.n	8010a60 <_strtod_l+0x8f8>
 8010a06:	9904      	ldr	r1, [sp, #16]
 8010a08:	4a9a      	ldr	r2, [pc, #616]	; (8010c74 <_strtod_l+0xb0c>)
 8010a0a:	465b      	mov	r3, fp
 8010a0c:	b1f1      	cbz	r1, 8010a4c <_strtod_l+0x8e4>
 8010a0e:	ea02 010b 	and.w	r1, r2, fp
 8010a12:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010a16:	dc19      	bgt.n	8010a4c <_strtod_l+0x8e4>
 8010a18:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010a1c:	f77f ae5b 	ble.w	80106d6 <_strtod_l+0x56e>
 8010a20:	4a96      	ldr	r2, [pc, #600]	; (8010c7c <_strtod_l+0xb14>)
 8010a22:	2300      	movs	r3, #0
 8010a24:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8010a28:	4650      	mov	r0, sl
 8010a2a:	4659      	mov	r1, fp
 8010a2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010a30:	f7ef fe02 	bl	8000638 <__aeabi_dmul>
 8010a34:	4682      	mov	sl, r0
 8010a36:	468b      	mov	fp, r1
 8010a38:	2900      	cmp	r1, #0
 8010a3a:	f47f adbe 	bne.w	80105ba <_strtod_l+0x452>
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	f47f adbb 	bne.w	80105ba <_strtod_l+0x452>
 8010a44:	2322      	movs	r3, #34	; 0x22
 8010a46:	f8c9 3000 	str.w	r3, [r9]
 8010a4a:	e5b6      	b.n	80105ba <_strtod_l+0x452>
 8010a4c:	4013      	ands	r3, r2
 8010a4e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010a52:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010a56:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010a5a:	f04f 3aff 	mov.w	sl, #4294967295
 8010a5e:	e76a      	b.n	8010936 <_strtod_l+0x7ce>
 8010a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a62:	b193      	cbz	r3, 8010a8a <_strtod_l+0x922>
 8010a64:	422b      	tst	r3, r5
 8010a66:	f43f af66 	beq.w	8010936 <_strtod_l+0x7ce>
 8010a6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010a6c:	9a04      	ldr	r2, [sp, #16]
 8010a6e:	4650      	mov	r0, sl
 8010a70:	4659      	mov	r1, fp
 8010a72:	b173      	cbz	r3, 8010a92 <_strtod_l+0x92a>
 8010a74:	f7ff fb5c 	bl	8010130 <sulp>
 8010a78:	4602      	mov	r2, r0
 8010a7a:	460b      	mov	r3, r1
 8010a7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010a80:	f7ef fc24 	bl	80002cc <__adddf3>
 8010a84:	4682      	mov	sl, r0
 8010a86:	468b      	mov	fp, r1
 8010a88:	e755      	b.n	8010936 <_strtod_l+0x7ce>
 8010a8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010a8c:	ea13 0f0a 	tst.w	r3, sl
 8010a90:	e7e9      	b.n	8010a66 <_strtod_l+0x8fe>
 8010a92:	f7ff fb4d 	bl	8010130 <sulp>
 8010a96:	4602      	mov	r2, r0
 8010a98:	460b      	mov	r3, r1
 8010a9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010a9e:	f7ef fc13 	bl	80002c8 <__aeabi_dsub>
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	4682      	mov	sl, r0
 8010aa8:	468b      	mov	fp, r1
 8010aaa:	f7f0 f82d 	bl	8000b08 <__aeabi_dcmpeq>
 8010aae:	2800      	cmp	r0, #0
 8010ab0:	f47f ae11 	bne.w	80106d6 <_strtod_l+0x56e>
 8010ab4:	e73f      	b.n	8010936 <_strtod_l+0x7ce>
 8010ab6:	4641      	mov	r1, r8
 8010ab8:	4620      	mov	r0, r4
 8010aba:	f001 ffd6 	bl	8012a6a <__ratio>
 8010abe:	ec57 6b10 	vmov	r6, r7, d0
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010ac8:	ee10 0a10 	vmov	r0, s0
 8010acc:	4639      	mov	r1, r7
 8010ace:	f7f0 f82f 	bl	8000b30 <__aeabi_dcmple>
 8010ad2:	2800      	cmp	r0, #0
 8010ad4:	d077      	beq.n	8010bc6 <_strtod_l+0xa5e>
 8010ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d04a      	beq.n	8010b72 <_strtod_l+0xa0a>
 8010adc:	4b68      	ldr	r3, [pc, #416]	; (8010c80 <_strtod_l+0xb18>)
 8010ade:	2200      	movs	r2, #0
 8010ae0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010ae4:	4f66      	ldr	r7, [pc, #408]	; (8010c80 <_strtod_l+0xb18>)
 8010ae6:	2600      	movs	r6, #0
 8010ae8:	4b62      	ldr	r3, [pc, #392]	; (8010c74 <_strtod_l+0xb0c>)
 8010aea:	402b      	ands	r3, r5
 8010aec:	930f      	str	r3, [sp, #60]	; 0x3c
 8010aee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010af0:	4b64      	ldr	r3, [pc, #400]	; (8010c84 <_strtod_l+0xb1c>)
 8010af2:	429a      	cmp	r2, r3
 8010af4:	f040 80ce 	bne.w	8010c94 <_strtod_l+0xb2c>
 8010af8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010afc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010b00:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8010b04:	ec4b ab10 	vmov	d0, sl, fp
 8010b08:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8010b0c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010b10:	f001 fee6 	bl	80128e0 <__ulp>
 8010b14:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010b18:	ec53 2b10 	vmov	r2, r3, d0
 8010b1c:	f7ef fd8c 	bl	8000638 <__aeabi_dmul>
 8010b20:	4652      	mov	r2, sl
 8010b22:	465b      	mov	r3, fp
 8010b24:	f7ef fbd2 	bl	80002cc <__adddf3>
 8010b28:	460b      	mov	r3, r1
 8010b2a:	4952      	ldr	r1, [pc, #328]	; (8010c74 <_strtod_l+0xb0c>)
 8010b2c:	4a56      	ldr	r2, [pc, #344]	; (8010c88 <_strtod_l+0xb20>)
 8010b2e:	4019      	ands	r1, r3
 8010b30:	4291      	cmp	r1, r2
 8010b32:	4682      	mov	sl, r0
 8010b34:	d95b      	bls.n	8010bee <_strtod_l+0xa86>
 8010b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b38:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010b3c:	4293      	cmp	r3, r2
 8010b3e:	d103      	bne.n	8010b48 <_strtod_l+0x9e0>
 8010b40:	9b08      	ldr	r3, [sp, #32]
 8010b42:	3301      	adds	r3, #1
 8010b44:	f43f ad2e 	beq.w	80105a4 <_strtod_l+0x43c>
 8010b48:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8010c78 <_strtod_l+0xb10>
 8010b4c:	f04f 3aff 	mov.w	sl, #4294967295
 8010b50:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010b52:	4648      	mov	r0, r9
 8010b54:	f001 fc2c 	bl	80123b0 <_Bfree>
 8010b58:	9905      	ldr	r1, [sp, #20]
 8010b5a:	4648      	mov	r0, r9
 8010b5c:	f001 fc28 	bl	80123b0 <_Bfree>
 8010b60:	4641      	mov	r1, r8
 8010b62:	4648      	mov	r0, r9
 8010b64:	f001 fc24 	bl	80123b0 <_Bfree>
 8010b68:	4621      	mov	r1, r4
 8010b6a:	4648      	mov	r0, r9
 8010b6c:	f001 fc20 	bl	80123b0 <_Bfree>
 8010b70:	e619      	b.n	80107a6 <_strtod_l+0x63e>
 8010b72:	f1ba 0f00 	cmp.w	sl, #0
 8010b76:	d11a      	bne.n	8010bae <_strtod_l+0xa46>
 8010b78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b7c:	b9eb      	cbnz	r3, 8010bba <_strtod_l+0xa52>
 8010b7e:	2200      	movs	r2, #0
 8010b80:	4b3f      	ldr	r3, [pc, #252]	; (8010c80 <_strtod_l+0xb18>)
 8010b82:	4630      	mov	r0, r6
 8010b84:	4639      	mov	r1, r7
 8010b86:	f7ef ffc9 	bl	8000b1c <__aeabi_dcmplt>
 8010b8a:	b9c8      	cbnz	r0, 8010bc0 <_strtod_l+0xa58>
 8010b8c:	4630      	mov	r0, r6
 8010b8e:	4639      	mov	r1, r7
 8010b90:	2200      	movs	r2, #0
 8010b92:	4b3e      	ldr	r3, [pc, #248]	; (8010c8c <_strtod_l+0xb24>)
 8010b94:	f7ef fd50 	bl	8000638 <__aeabi_dmul>
 8010b98:	4606      	mov	r6, r0
 8010b9a:	460f      	mov	r7, r1
 8010b9c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8010ba0:	9618      	str	r6, [sp, #96]	; 0x60
 8010ba2:	9319      	str	r3, [sp, #100]	; 0x64
 8010ba4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8010ba8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010bac:	e79c      	b.n	8010ae8 <_strtod_l+0x980>
 8010bae:	f1ba 0f01 	cmp.w	sl, #1
 8010bb2:	d102      	bne.n	8010bba <_strtod_l+0xa52>
 8010bb4:	2d00      	cmp	r5, #0
 8010bb6:	f43f ad8e 	beq.w	80106d6 <_strtod_l+0x56e>
 8010bba:	2200      	movs	r2, #0
 8010bbc:	4b34      	ldr	r3, [pc, #208]	; (8010c90 <_strtod_l+0xb28>)
 8010bbe:	e78f      	b.n	8010ae0 <_strtod_l+0x978>
 8010bc0:	2600      	movs	r6, #0
 8010bc2:	4f32      	ldr	r7, [pc, #200]	; (8010c8c <_strtod_l+0xb24>)
 8010bc4:	e7ea      	b.n	8010b9c <_strtod_l+0xa34>
 8010bc6:	4b31      	ldr	r3, [pc, #196]	; (8010c8c <_strtod_l+0xb24>)
 8010bc8:	4630      	mov	r0, r6
 8010bca:	4639      	mov	r1, r7
 8010bcc:	2200      	movs	r2, #0
 8010bce:	f7ef fd33 	bl	8000638 <__aeabi_dmul>
 8010bd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010bd4:	4606      	mov	r6, r0
 8010bd6:	460f      	mov	r7, r1
 8010bd8:	b933      	cbnz	r3, 8010be8 <_strtod_l+0xa80>
 8010bda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010bde:	9010      	str	r0, [sp, #64]	; 0x40
 8010be0:	9311      	str	r3, [sp, #68]	; 0x44
 8010be2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010be6:	e7df      	b.n	8010ba8 <_strtod_l+0xa40>
 8010be8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8010bec:	e7f9      	b.n	8010be2 <_strtod_l+0xa7a>
 8010bee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010bf2:	9b04      	ldr	r3, [sp, #16]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d1ab      	bne.n	8010b50 <_strtod_l+0x9e8>
 8010bf8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010bfc:	0d1b      	lsrs	r3, r3, #20
 8010bfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010c00:	051b      	lsls	r3, r3, #20
 8010c02:	429a      	cmp	r2, r3
 8010c04:	465d      	mov	r5, fp
 8010c06:	d1a3      	bne.n	8010b50 <_strtod_l+0x9e8>
 8010c08:	4639      	mov	r1, r7
 8010c0a:	4630      	mov	r0, r6
 8010c0c:	f7ef ffc4 	bl	8000b98 <__aeabi_d2iz>
 8010c10:	f7ef fca8 	bl	8000564 <__aeabi_i2d>
 8010c14:	460b      	mov	r3, r1
 8010c16:	4602      	mov	r2, r0
 8010c18:	4639      	mov	r1, r7
 8010c1a:	4630      	mov	r0, r6
 8010c1c:	f7ef fb54 	bl	80002c8 <__aeabi_dsub>
 8010c20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c22:	4606      	mov	r6, r0
 8010c24:	460f      	mov	r7, r1
 8010c26:	b933      	cbnz	r3, 8010c36 <_strtod_l+0xace>
 8010c28:	f1ba 0f00 	cmp.w	sl, #0
 8010c2c:	d103      	bne.n	8010c36 <_strtod_l+0xace>
 8010c2e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8010c32:	2d00      	cmp	r5, #0
 8010c34:	d06d      	beq.n	8010d12 <_strtod_l+0xbaa>
 8010c36:	a30a      	add	r3, pc, #40	; (adr r3, 8010c60 <_strtod_l+0xaf8>)
 8010c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c3c:	4630      	mov	r0, r6
 8010c3e:	4639      	mov	r1, r7
 8010c40:	f7ef ff6c 	bl	8000b1c <__aeabi_dcmplt>
 8010c44:	2800      	cmp	r0, #0
 8010c46:	f47f acb8 	bne.w	80105ba <_strtod_l+0x452>
 8010c4a:	a307      	add	r3, pc, #28	; (adr r3, 8010c68 <_strtod_l+0xb00>)
 8010c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c50:	4630      	mov	r0, r6
 8010c52:	4639      	mov	r1, r7
 8010c54:	f7ef ff80 	bl	8000b58 <__aeabi_dcmpgt>
 8010c58:	2800      	cmp	r0, #0
 8010c5a:	f43f af79 	beq.w	8010b50 <_strtod_l+0x9e8>
 8010c5e:	e4ac      	b.n	80105ba <_strtod_l+0x452>
 8010c60:	94a03595 	.word	0x94a03595
 8010c64:	3fdfffff 	.word	0x3fdfffff
 8010c68:	35afe535 	.word	0x35afe535
 8010c6c:	3fe00000 	.word	0x3fe00000
 8010c70:	000fffff 	.word	0x000fffff
 8010c74:	7ff00000 	.word	0x7ff00000
 8010c78:	7fefffff 	.word	0x7fefffff
 8010c7c:	39500000 	.word	0x39500000
 8010c80:	3ff00000 	.word	0x3ff00000
 8010c84:	7fe00000 	.word	0x7fe00000
 8010c88:	7c9fffff 	.word	0x7c9fffff
 8010c8c:	3fe00000 	.word	0x3fe00000
 8010c90:	bff00000 	.word	0xbff00000
 8010c94:	9b04      	ldr	r3, [sp, #16]
 8010c96:	b333      	cbz	r3, 8010ce6 <_strtod_l+0xb7e>
 8010c98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c9a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010c9e:	d822      	bhi.n	8010ce6 <_strtod_l+0xb7e>
 8010ca0:	a327      	add	r3, pc, #156	; (adr r3, 8010d40 <_strtod_l+0xbd8>)
 8010ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca6:	4630      	mov	r0, r6
 8010ca8:	4639      	mov	r1, r7
 8010caa:	f7ef ff41 	bl	8000b30 <__aeabi_dcmple>
 8010cae:	b1a0      	cbz	r0, 8010cda <_strtod_l+0xb72>
 8010cb0:	4639      	mov	r1, r7
 8010cb2:	4630      	mov	r0, r6
 8010cb4:	f7ef ff98 	bl	8000be8 <__aeabi_d2uiz>
 8010cb8:	2800      	cmp	r0, #0
 8010cba:	bf08      	it	eq
 8010cbc:	2001      	moveq	r0, #1
 8010cbe:	f7ef fc41 	bl	8000544 <__aeabi_ui2d>
 8010cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010cc4:	4606      	mov	r6, r0
 8010cc6:	460f      	mov	r7, r1
 8010cc8:	bb03      	cbnz	r3, 8010d0c <_strtod_l+0xba4>
 8010cca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010cce:	9012      	str	r0, [sp, #72]	; 0x48
 8010cd0:	9313      	str	r3, [sp, #76]	; 0x4c
 8010cd2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8010cd6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010cda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010cdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010cde:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010ce2:	1a9b      	subs	r3, r3, r2
 8010ce4:	930b      	str	r3, [sp, #44]	; 0x2c
 8010ce6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8010cea:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8010cee:	f001 fdf7 	bl	80128e0 <__ulp>
 8010cf2:	4650      	mov	r0, sl
 8010cf4:	ec53 2b10 	vmov	r2, r3, d0
 8010cf8:	4659      	mov	r1, fp
 8010cfa:	f7ef fc9d 	bl	8000638 <__aeabi_dmul>
 8010cfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010d02:	f7ef fae3 	bl	80002cc <__adddf3>
 8010d06:	4682      	mov	sl, r0
 8010d08:	468b      	mov	fp, r1
 8010d0a:	e772      	b.n	8010bf2 <_strtod_l+0xa8a>
 8010d0c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8010d10:	e7df      	b.n	8010cd2 <_strtod_l+0xb6a>
 8010d12:	a30d      	add	r3, pc, #52	; (adr r3, 8010d48 <_strtod_l+0xbe0>)
 8010d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d18:	f7ef ff00 	bl	8000b1c <__aeabi_dcmplt>
 8010d1c:	e79c      	b.n	8010c58 <_strtod_l+0xaf0>
 8010d1e:	2300      	movs	r3, #0
 8010d20:	930d      	str	r3, [sp, #52]	; 0x34
 8010d22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010d24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010d26:	6013      	str	r3, [r2, #0]
 8010d28:	f7ff ba61 	b.w	80101ee <_strtod_l+0x86>
 8010d2c:	2b65      	cmp	r3, #101	; 0x65
 8010d2e:	f04f 0200 	mov.w	r2, #0
 8010d32:	f43f ab4e 	beq.w	80103d2 <_strtod_l+0x26a>
 8010d36:	2101      	movs	r1, #1
 8010d38:	4614      	mov	r4, r2
 8010d3a:	9104      	str	r1, [sp, #16]
 8010d3c:	f7ff bacb 	b.w	80102d6 <_strtod_l+0x16e>
 8010d40:	ffc00000 	.word	0xffc00000
 8010d44:	41dfffff 	.word	0x41dfffff
 8010d48:	94a03595 	.word	0x94a03595
 8010d4c:	3fcfffff 	.word	0x3fcfffff

08010d50 <_strtod_r>:
 8010d50:	4b05      	ldr	r3, [pc, #20]	; (8010d68 <_strtod_r+0x18>)
 8010d52:	681b      	ldr	r3, [r3, #0]
 8010d54:	b410      	push	{r4}
 8010d56:	6a1b      	ldr	r3, [r3, #32]
 8010d58:	4c04      	ldr	r4, [pc, #16]	; (8010d6c <_strtod_r+0x1c>)
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	bf08      	it	eq
 8010d5e:	4623      	moveq	r3, r4
 8010d60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010d64:	f7ff ba00 	b.w	8010168 <_strtod_l>
 8010d68:	2000064c 	.word	0x2000064c
 8010d6c:	200006b0 	.word	0x200006b0

08010d70 <_strtol_l.isra.0>:
 8010d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d74:	4680      	mov	r8, r0
 8010d76:	4689      	mov	r9, r1
 8010d78:	4692      	mov	sl, r2
 8010d7a:	461e      	mov	r6, r3
 8010d7c:	460f      	mov	r7, r1
 8010d7e:	463d      	mov	r5, r7
 8010d80:	9808      	ldr	r0, [sp, #32]
 8010d82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d86:	f001 fab7 	bl	80122f8 <__locale_ctype_ptr_l>
 8010d8a:	4420      	add	r0, r4
 8010d8c:	7843      	ldrb	r3, [r0, #1]
 8010d8e:	f013 0308 	ands.w	r3, r3, #8
 8010d92:	d132      	bne.n	8010dfa <_strtol_l.isra.0+0x8a>
 8010d94:	2c2d      	cmp	r4, #45	; 0x2d
 8010d96:	d132      	bne.n	8010dfe <_strtol_l.isra.0+0x8e>
 8010d98:	787c      	ldrb	r4, [r7, #1]
 8010d9a:	1cbd      	adds	r5, r7, #2
 8010d9c:	2201      	movs	r2, #1
 8010d9e:	2e00      	cmp	r6, #0
 8010da0:	d05d      	beq.n	8010e5e <_strtol_l.isra.0+0xee>
 8010da2:	2e10      	cmp	r6, #16
 8010da4:	d109      	bne.n	8010dba <_strtol_l.isra.0+0x4a>
 8010da6:	2c30      	cmp	r4, #48	; 0x30
 8010da8:	d107      	bne.n	8010dba <_strtol_l.isra.0+0x4a>
 8010daa:	782b      	ldrb	r3, [r5, #0]
 8010dac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010db0:	2b58      	cmp	r3, #88	; 0x58
 8010db2:	d14f      	bne.n	8010e54 <_strtol_l.isra.0+0xe4>
 8010db4:	786c      	ldrb	r4, [r5, #1]
 8010db6:	2610      	movs	r6, #16
 8010db8:	3502      	adds	r5, #2
 8010dba:	2a00      	cmp	r2, #0
 8010dbc:	bf14      	ite	ne
 8010dbe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8010dc2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8010dc6:	2700      	movs	r7, #0
 8010dc8:	fbb1 fcf6 	udiv	ip, r1, r6
 8010dcc:	4638      	mov	r0, r7
 8010dce:	fb06 1e1c 	mls	lr, r6, ip, r1
 8010dd2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8010dd6:	2b09      	cmp	r3, #9
 8010dd8:	d817      	bhi.n	8010e0a <_strtol_l.isra.0+0x9a>
 8010dda:	461c      	mov	r4, r3
 8010ddc:	42a6      	cmp	r6, r4
 8010dde:	dd23      	ble.n	8010e28 <_strtol_l.isra.0+0xb8>
 8010de0:	1c7b      	adds	r3, r7, #1
 8010de2:	d007      	beq.n	8010df4 <_strtol_l.isra.0+0x84>
 8010de4:	4584      	cmp	ip, r0
 8010de6:	d31c      	bcc.n	8010e22 <_strtol_l.isra.0+0xb2>
 8010de8:	d101      	bne.n	8010dee <_strtol_l.isra.0+0x7e>
 8010dea:	45a6      	cmp	lr, r4
 8010dec:	db19      	blt.n	8010e22 <_strtol_l.isra.0+0xb2>
 8010dee:	fb00 4006 	mla	r0, r0, r6, r4
 8010df2:	2701      	movs	r7, #1
 8010df4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010df8:	e7eb      	b.n	8010dd2 <_strtol_l.isra.0+0x62>
 8010dfa:	462f      	mov	r7, r5
 8010dfc:	e7bf      	b.n	8010d7e <_strtol_l.isra.0+0xe>
 8010dfe:	2c2b      	cmp	r4, #43	; 0x2b
 8010e00:	bf04      	itt	eq
 8010e02:	1cbd      	addeq	r5, r7, #2
 8010e04:	787c      	ldrbeq	r4, [r7, #1]
 8010e06:	461a      	mov	r2, r3
 8010e08:	e7c9      	b.n	8010d9e <_strtol_l.isra.0+0x2e>
 8010e0a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8010e0e:	2b19      	cmp	r3, #25
 8010e10:	d801      	bhi.n	8010e16 <_strtol_l.isra.0+0xa6>
 8010e12:	3c37      	subs	r4, #55	; 0x37
 8010e14:	e7e2      	b.n	8010ddc <_strtol_l.isra.0+0x6c>
 8010e16:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8010e1a:	2b19      	cmp	r3, #25
 8010e1c:	d804      	bhi.n	8010e28 <_strtol_l.isra.0+0xb8>
 8010e1e:	3c57      	subs	r4, #87	; 0x57
 8010e20:	e7dc      	b.n	8010ddc <_strtol_l.isra.0+0x6c>
 8010e22:	f04f 37ff 	mov.w	r7, #4294967295
 8010e26:	e7e5      	b.n	8010df4 <_strtol_l.isra.0+0x84>
 8010e28:	1c7b      	adds	r3, r7, #1
 8010e2a:	d108      	bne.n	8010e3e <_strtol_l.isra.0+0xce>
 8010e2c:	2322      	movs	r3, #34	; 0x22
 8010e2e:	f8c8 3000 	str.w	r3, [r8]
 8010e32:	4608      	mov	r0, r1
 8010e34:	f1ba 0f00 	cmp.w	sl, #0
 8010e38:	d107      	bne.n	8010e4a <_strtol_l.isra.0+0xda>
 8010e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e3e:	b102      	cbz	r2, 8010e42 <_strtol_l.isra.0+0xd2>
 8010e40:	4240      	negs	r0, r0
 8010e42:	f1ba 0f00 	cmp.w	sl, #0
 8010e46:	d0f8      	beq.n	8010e3a <_strtol_l.isra.0+0xca>
 8010e48:	b10f      	cbz	r7, 8010e4e <_strtol_l.isra.0+0xde>
 8010e4a:	f105 39ff 	add.w	r9, r5, #4294967295
 8010e4e:	f8ca 9000 	str.w	r9, [sl]
 8010e52:	e7f2      	b.n	8010e3a <_strtol_l.isra.0+0xca>
 8010e54:	2430      	movs	r4, #48	; 0x30
 8010e56:	2e00      	cmp	r6, #0
 8010e58:	d1af      	bne.n	8010dba <_strtol_l.isra.0+0x4a>
 8010e5a:	2608      	movs	r6, #8
 8010e5c:	e7ad      	b.n	8010dba <_strtol_l.isra.0+0x4a>
 8010e5e:	2c30      	cmp	r4, #48	; 0x30
 8010e60:	d0a3      	beq.n	8010daa <_strtol_l.isra.0+0x3a>
 8010e62:	260a      	movs	r6, #10
 8010e64:	e7a9      	b.n	8010dba <_strtol_l.isra.0+0x4a>
	...

08010e68 <_strtol_r>:
 8010e68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010e6a:	4c06      	ldr	r4, [pc, #24]	; (8010e84 <_strtol_r+0x1c>)
 8010e6c:	4d06      	ldr	r5, [pc, #24]	; (8010e88 <_strtol_r+0x20>)
 8010e6e:	6824      	ldr	r4, [r4, #0]
 8010e70:	6a24      	ldr	r4, [r4, #32]
 8010e72:	2c00      	cmp	r4, #0
 8010e74:	bf08      	it	eq
 8010e76:	462c      	moveq	r4, r5
 8010e78:	9400      	str	r4, [sp, #0]
 8010e7a:	f7ff ff79 	bl	8010d70 <_strtol_l.isra.0>
 8010e7e:	b003      	add	sp, #12
 8010e80:	bd30      	pop	{r4, r5, pc}
 8010e82:	bf00      	nop
 8010e84:	2000064c 	.word	0x2000064c
 8010e88:	200006b0 	.word	0x200006b0

08010e8c <quorem>:
 8010e8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e90:	6903      	ldr	r3, [r0, #16]
 8010e92:	690c      	ldr	r4, [r1, #16]
 8010e94:	42a3      	cmp	r3, r4
 8010e96:	4680      	mov	r8, r0
 8010e98:	f2c0 8082 	blt.w	8010fa0 <quorem+0x114>
 8010e9c:	3c01      	subs	r4, #1
 8010e9e:	f101 0714 	add.w	r7, r1, #20
 8010ea2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010ea6:	f100 0614 	add.w	r6, r0, #20
 8010eaa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8010eae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8010eb2:	eb06 030c 	add.w	r3, r6, ip
 8010eb6:	3501      	adds	r5, #1
 8010eb8:	eb07 090c 	add.w	r9, r7, ip
 8010ebc:	9301      	str	r3, [sp, #4]
 8010ebe:	fbb0 f5f5 	udiv	r5, r0, r5
 8010ec2:	b395      	cbz	r5, 8010f2a <quorem+0x9e>
 8010ec4:	f04f 0a00 	mov.w	sl, #0
 8010ec8:	4638      	mov	r0, r7
 8010eca:	46b6      	mov	lr, r6
 8010ecc:	46d3      	mov	fp, sl
 8010ece:	f850 2b04 	ldr.w	r2, [r0], #4
 8010ed2:	b293      	uxth	r3, r2
 8010ed4:	fb05 a303 	mla	r3, r5, r3, sl
 8010ed8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010edc:	b29b      	uxth	r3, r3
 8010ede:	ebab 0303 	sub.w	r3, fp, r3
 8010ee2:	0c12      	lsrs	r2, r2, #16
 8010ee4:	f8de b000 	ldr.w	fp, [lr]
 8010ee8:	fb05 a202 	mla	r2, r5, r2, sl
 8010eec:	fa13 f38b 	uxtah	r3, r3, fp
 8010ef0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8010ef4:	fa1f fb82 	uxth.w	fp, r2
 8010ef8:	f8de 2000 	ldr.w	r2, [lr]
 8010efc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8010f00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010f04:	b29b      	uxth	r3, r3
 8010f06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f0a:	4581      	cmp	r9, r0
 8010f0c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8010f10:	f84e 3b04 	str.w	r3, [lr], #4
 8010f14:	d2db      	bcs.n	8010ece <quorem+0x42>
 8010f16:	f856 300c 	ldr.w	r3, [r6, ip]
 8010f1a:	b933      	cbnz	r3, 8010f2a <quorem+0x9e>
 8010f1c:	9b01      	ldr	r3, [sp, #4]
 8010f1e:	3b04      	subs	r3, #4
 8010f20:	429e      	cmp	r6, r3
 8010f22:	461a      	mov	r2, r3
 8010f24:	d330      	bcc.n	8010f88 <quorem+0xfc>
 8010f26:	f8c8 4010 	str.w	r4, [r8, #16]
 8010f2a:	4640      	mov	r0, r8
 8010f2c:	f001 fc60 	bl	80127f0 <__mcmp>
 8010f30:	2800      	cmp	r0, #0
 8010f32:	db25      	blt.n	8010f80 <quorem+0xf4>
 8010f34:	3501      	adds	r5, #1
 8010f36:	4630      	mov	r0, r6
 8010f38:	f04f 0c00 	mov.w	ip, #0
 8010f3c:	f857 2b04 	ldr.w	r2, [r7], #4
 8010f40:	f8d0 e000 	ldr.w	lr, [r0]
 8010f44:	b293      	uxth	r3, r2
 8010f46:	ebac 0303 	sub.w	r3, ip, r3
 8010f4a:	0c12      	lsrs	r2, r2, #16
 8010f4c:	fa13 f38e 	uxtah	r3, r3, lr
 8010f50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010f54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010f58:	b29b      	uxth	r3, r3
 8010f5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f5e:	45b9      	cmp	r9, r7
 8010f60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010f64:	f840 3b04 	str.w	r3, [r0], #4
 8010f68:	d2e8      	bcs.n	8010f3c <quorem+0xb0>
 8010f6a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8010f6e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8010f72:	b92a      	cbnz	r2, 8010f80 <quorem+0xf4>
 8010f74:	3b04      	subs	r3, #4
 8010f76:	429e      	cmp	r6, r3
 8010f78:	461a      	mov	r2, r3
 8010f7a:	d30b      	bcc.n	8010f94 <quorem+0x108>
 8010f7c:	f8c8 4010 	str.w	r4, [r8, #16]
 8010f80:	4628      	mov	r0, r5
 8010f82:	b003      	add	sp, #12
 8010f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f88:	6812      	ldr	r2, [r2, #0]
 8010f8a:	3b04      	subs	r3, #4
 8010f8c:	2a00      	cmp	r2, #0
 8010f8e:	d1ca      	bne.n	8010f26 <quorem+0x9a>
 8010f90:	3c01      	subs	r4, #1
 8010f92:	e7c5      	b.n	8010f20 <quorem+0x94>
 8010f94:	6812      	ldr	r2, [r2, #0]
 8010f96:	3b04      	subs	r3, #4
 8010f98:	2a00      	cmp	r2, #0
 8010f9a:	d1ef      	bne.n	8010f7c <quorem+0xf0>
 8010f9c:	3c01      	subs	r4, #1
 8010f9e:	e7ea      	b.n	8010f76 <quorem+0xea>
 8010fa0:	2000      	movs	r0, #0
 8010fa2:	e7ee      	b.n	8010f82 <quorem+0xf6>
 8010fa4:	0000      	movs	r0, r0
	...

08010fa8 <_dtoa_r>:
 8010fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fac:	ec57 6b10 	vmov	r6, r7, d0
 8010fb0:	b097      	sub	sp, #92	; 0x5c
 8010fb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010fb4:	9106      	str	r1, [sp, #24]
 8010fb6:	4604      	mov	r4, r0
 8010fb8:	920b      	str	r2, [sp, #44]	; 0x2c
 8010fba:	9312      	str	r3, [sp, #72]	; 0x48
 8010fbc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010fc0:	e9cd 6700 	strd	r6, r7, [sp]
 8010fc4:	b93d      	cbnz	r5, 8010fd6 <_dtoa_r+0x2e>
 8010fc6:	2010      	movs	r0, #16
 8010fc8:	f7fe f95a 	bl	800f280 <malloc>
 8010fcc:	6260      	str	r0, [r4, #36]	; 0x24
 8010fce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010fd2:	6005      	str	r5, [r0, #0]
 8010fd4:	60c5      	str	r5, [r0, #12]
 8010fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010fd8:	6819      	ldr	r1, [r3, #0]
 8010fda:	b151      	cbz	r1, 8010ff2 <_dtoa_r+0x4a>
 8010fdc:	685a      	ldr	r2, [r3, #4]
 8010fde:	604a      	str	r2, [r1, #4]
 8010fe0:	2301      	movs	r3, #1
 8010fe2:	4093      	lsls	r3, r2
 8010fe4:	608b      	str	r3, [r1, #8]
 8010fe6:	4620      	mov	r0, r4
 8010fe8:	f001 f9e2 	bl	80123b0 <_Bfree>
 8010fec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010fee:	2200      	movs	r2, #0
 8010ff0:	601a      	str	r2, [r3, #0]
 8010ff2:	1e3b      	subs	r3, r7, #0
 8010ff4:	bfbb      	ittet	lt
 8010ff6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010ffa:	9301      	strlt	r3, [sp, #4]
 8010ffc:	2300      	movge	r3, #0
 8010ffe:	2201      	movlt	r2, #1
 8011000:	bfac      	ite	ge
 8011002:	f8c8 3000 	strge.w	r3, [r8]
 8011006:	f8c8 2000 	strlt.w	r2, [r8]
 801100a:	4baf      	ldr	r3, [pc, #700]	; (80112c8 <_dtoa_r+0x320>)
 801100c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011010:	ea33 0308 	bics.w	r3, r3, r8
 8011014:	d114      	bne.n	8011040 <_dtoa_r+0x98>
 8011016:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011018:	f242 730f 	movw	r3, #9999	; 0x270f
 801101c:	6013      	str	r3, [r2, #0]
 801101e:	9b00      	ldr	r3, [sp, #0]
 8011020:	b923      	cbnz	r3, 801102c <_dtoa_r+0x84>
 8011022:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8011026:	2800      	cmp	r0, #0
 8011028:	f000 8542 	beq.w	8011ab0 <_dtoa_r+0xb08>
 801102c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801102e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80112dc <_dtoa_r+0x334>
 8011032:	2b00      	cmp	r3, #0
 8011034:	f000 8544 	beq.w	8011ac0 <_dtoa_r+0xb18>
 8011038:	f10b 0303 	add.w	r3, fp, #3
 801103c:	f000 bd3e 	b.w	8011abc <_dtoa_r+0xb14>
 8011040:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011044:	2200      	movs	r2, #0
 8011046:	2300      	movs	r3, #0
 8011048:	4630      	mov	r0, r6
 801104a:	4639      	mov	r1, r7
 801104c:	f7ef fd5c 	bl	8000b08 <__aeabi_dcmpeq>
 8011050:	4681      	mov	r9, r0
 8011052:	b168      	cbz	r0, 8011070 <_dtoa_r+0xc8>
 8011054:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011056:	2301      	movs	r3, #1
 8011058:	6013      	str	r3, [r2, #0]
 801105a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801105c:	2b00      	cmp	r3, #0
 801105e:	f000 8524 	beq.w	8011aaa <_dtoa_r+0xb02>
 8011062:	4b9a      	ldr	r3, [pc, #616]	; (80112cc <_dtoa_r+0x324>)
 8011064:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011066:	f103 3bff 	add.w	fp, r3, #4294967295
 801106a:	6013      	str	r3, [r2, #0]
 801106c:	f000 bd28 	b.w	8011ac0 <_dtoa_r+0xb18>
 8011070:	aa14      	add	r2, sp, #80	; 0x50
 8011072:	a915      	add	r1, sp, #84	; 0x54
 8011074:	ec47 6b10 	vmov	d0, r6, r7
 8011078:	4620      	mov	r0, r4
 801107a:	f001 fca7 	bl	80129cc <__d2b>
 801107e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011082:	9004      	str	r0, [sp, #16]
 8011084:	2d00      	cmp	r5, #0
 8011086:	d07c      	beq.n	8011182 <_dtoa_r+0x1da>
 8011088:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801108c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8011090:	46b2      	mov	sl, r6
 8011092:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8011096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801109a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801109e:	2200      	movs	r2, #0
 80110a0:	4b8b      	ldr	r3, [pc, #556]	; (80112d0 <_dtoa_r+0x328>)
 80110a2:	4650      	mov	r0, sl
 80110a4:	4659      	mov	r1, fp
 80110a6:	f7ef f90f 	bl	80002c8 <__aeabi_dsub>
 80110aa:	a381      	add	r3, pc, #516	; (adr r3, 80112b0 <_dtoa_r+0x308>)
 80110ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110b0:	f7ef fac2 	bl	8000638 <__aeabi_dmul>
 80110b4:	a380      	add	r3, pc, #512	; (adr r3, 80112b8 <_dtoa_r+0x310>)
 80110b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110ba:	f7ef f907 	bl	80002cc <__adddf3>
 80110be:	4606      	mov	r6, r0
 80110c0:	4628      	mov	r0, r5
 80110c2:	460f      	mov	r7, r1
 80110c4:	f7ef fa4e 	bl	8000564 <__aeabi_i2d>
 80110c8:	a37d      	add	r3, pc, #500	; (adr r3, 80112c0 <_dtoa_r+0x318>)
 80110ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110ce:	f7ef fab3 	bl	8000638 <__aeabi_dmul>
 80110d2:	4602      	mov	r2, r0
 80110d4:	460b      	mov	r3, r1
 80110d6:	4630      	mov	r0, r6
 80110d8:	4639      	mov	r1, r7
 80110da:	f7ef f8f7 	bl	80002cc <__adddf3>
 80110de:	4606      	mov	r6, r0
 80110e0:	460f      	mov	r7, r1
 80110e2:	f7ef fd59 	bl	8000b98 <__aeabi_d2iz>
 80110e6:	2200      	movs	r2, #0
 80110e8:	4682      	mov	sl, r0
 80110ea:	2300      	movs	r3, #0
 80110ec:	4630      	mov	r0, r6
 80110ee:	4639      	mov	r1, r7
 80110f0:	f7ef fd14 	bl	8000b1c <__aeabi_dcmplt>
 80110f4:	b148      	cbz	r0, 801110a <_dtoa_r+0x162>
 80110f6:	4650      	mov	r0, sl
 80110f8:	f7ef fa34 	bl	8000564 <__aeabi_i2d>
 80110fc:	4632      	mov	r2, r6
 80110fe:	463b      	mov	r3, r7
 8011100:	f7ef fd02 	bl	8000b08 <__aeabi_dcmpeq>
 8011104:	b908      	cbnz	r0, 801110a <_dtoa_r+0x162>
 8011106:	f10a 3aff 	add.w	sl, sl, #4294967295
 801110a:	f1ba 0f16 	cmp.w	sl, #22
 801110e:	d859      	bhi.n	80111c4 <_dtoa_r+0x21c>
 8011110:	4970      	ldr	r1, [pc, #448]	; (80112d4 <_dtoa_r+0x32c>)
 8011112:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8011116:	e9dd 2300 	ldrd	r2, r3, [sp]
 801111a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801111e:	f7ef fd1b 	bl	8000b58 <__aeabi_dcmpgt>
 8011122:	2800      	cmp	r0, #0
 8011124:	d050      	beq.n	80111c8 <_dtoa_r+0x220>
 8011126:	f10a 3aff 	add.w	sl, sl, #4294967295
 801112a:	2300      	movs	r3, #0
 801112c:	930f      	str	r3, [sp, #60]	; 0x3c
 801112e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011130:	1b5d      	subs	r5, r3, r5
 8011132:	f1b5 0801 	subs.w	r8, r5, #1
 8011136:	bf49      	itett	mi
 8011138:	f1c5 0301 	rsbmi	r3, r5, #1
 801113c:	2300      	movpl	r3, #0
 801113e:	9305      	strmi	r3, [sp, #20]
 8011140:	f04f 0800 	movmi.w	r8, #0
 8011144:	bf58      	it	pl
 8011146:	9305      	strpl	r3, [sp, #20]
 8011148:	f1ba 0f00 	cmp.w	sl, #0
 801114c:	db3e      	blt.n	80111cc <_dtoa_r+0x224>
 801114e:	2300      	movs	r3, #0
 8011150:	44d0      	add	r8, sl
 8011152:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8011156:	9307      	str	r3, [sp, #28]
 8011158:	9b06      	ldr	r3, [sp, #24]
 801115a:	2b09      	cmp	r3, #9
 801115c:	f200 8090 	bhi.w	8011280 <_dtoa_r+0x2d8>
 8011160:	2b05      	cmp	r3, #5
 8011162:	bfc4      	itt	gt
 8011164:	3b04      	subgt	r3, #4
 8011166:	9306      	strgt	r3, [sp, #24]
 8011168:	9b06      	ldr	r3, [sp, #24]
 801116a:	f1a3 0302 	sub.w	r3, r3, #2
 801116e:	bfcc      	ite	gt
 8011170:	2500      	movgt	r5, #0
 8011172:	2501      	movle	r5, #1
 8011174:	2b03      	cmp	r3, #3
 8011176:	f200 808f 	bhi.w	8011298 <_dtoa_r+0x2f0>
 801117a:	e8df f003 	tbb	[pc, r3]
 801117e:	7f7d      	.short	0x7f7d
 8011180:	7131      	.short	0x7131
 8011182:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8011186:	441d      	add	r5, r3
 8011188:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801118c:	2820      	cmp	r0, #32
 801118e:	dd13      	ble.n	80111b8 <_dtoa_r+0x210>
 8011190:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8011194:	9b00      	ldr	r3, [sp, #0]
 8011196:	fa08 f800 	lsl.w	r8, r8, r0
 801119a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801119e:	fa23 f000 	lsr.w	r0, r3, r0
 80111a2:	ea48 0000 	orr.w	r0, r8, r0
 80111a6:	f7ef f9cd 	bl	8000544 <__aeabi_ui2d>
 80111aa:	2301      	movs	r3, #1
 80111ac:	4682      	mov	sl, r0
 80111ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80111b2:	3d01      	subs	r5, #1
 80111b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80111b6:	e772      	b.n	801109e <_dtoa_r+0xf6>
 80111b8:	9b00      	ldr	r3, [sp, #0]
 80111ba:	f1c0 0020 	rsb	r0, r0, #32
 80111be:	fa03 f000 	lsl.w	r0, r3, r0
 80111c2:	e7f0      	b.n	80111a6 <_dtoa_r+0x1fe>
 80111c4:	2301      	movs	r3, #1
 80111c6:	e7b1      	b.n	801112c <_dtoa_r+0x184>
 80111c8:	900f      	str	r0, [sp, #60]	; 0x3c
 80111ca:	e7b0      	b.n	801112e <_dtoa_r+0x186>
 80111cc:	9b05      	ldr	r3, [sp, #20]
 80111ce:	eba3 030a 	sub.w	r3, r3, sl
 80111d2:	9305      	str	r3, [sp, #20]
 80111d4:	f1ca 0300 	rsb	r3, sl, #0
 80111d8:	9307      	str	r3, [sp, #28]
 80111da:	2300      	movs	r3, #0
 80111dc:	930e      	str	r3, [sp, #56]	; 0x38
 80111de:	e7bb      	b.n	8011158 <_dtoa_r+0x1b0>
 80111e0:	2301      	movs	r3, #1
 80111e2:	930a      	str	r3, [sp, #40]	; 0x28
 80111e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	dd59      	ble.n	801129e <_dtoa_r+0x2f6>
 80111ea:	9302      	str	r3, [sp, #8]
 80111ec:	4699      	mov	r9, r3
 80111ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80111f0:	2200      	movs	r2, #0
 80111f2:	6072      	str	r2, [r6, #4]
 80111f4:	2204      	movs	r2, #4
 80111f6:	f102 0014 	add.w	r0, r2, #20
 80111fa:	4298      	cmp	r0, r3
 80111fc:	6871      	ldr	r1, [r6, #4]
 80111fe:	d953      	bls.n	80112a8 <_dtoa_r+0x300>
 8011200:	4620      	mov	r0, r4
 8011202:	f001 f8a1 	bl	8012348 <_Balloc>
 8011206:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011208:	6030      	str	r0, [r6, #0]
 801120a:	f1b9 0f0e 	cmp.w	r9, #14
 801120e:	f8d3 b000 	ldr.w	fp, [r3]
 8011212:	f200 80e6 	bhi.w	80113e2 <_dtoa_r+0x43a>
 8011216:	2d00      	cmp	r5, #0
 8011218:	f000 80e3 	beq.w	80113e2 <_dtoa_r+0x43a>
 801121c:	ed9d 7b00 	vldr	d7, [sp]
 8011220:	f1ba 0f00 	cmp.w	sl, #0
 8011224:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8011228:	dd74      	ble.n	8011314 <_dtoa_r+0x36c>
 801122a:	4a2a      	ldr	r2, [pc, #168]	; (80112d4 <_dtoa_r+0x32c>)
 801122c:	f00a 030f 	and.w	r3, sl, #15
 8011230:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011234:	ed93 7b00 	vldr	d7, [r3]
 8011238:	ea4f 162a 	mov.w	r6, sl, asr #4
 801123c:	06f0      	lsls	r0, r6, #27
 801123e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8011242:	d565      	bpl.n	8011310 <_dtoa_r+0x368>
 8011244:	4b24      	ldr	r3, [pc, #144]	; (80112d8 <_dtoa_r+0x330>)
 8011246:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801124a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801124e:	f7ef fb1d 	bl	800088c <__aeabi_ddiv>
 8011252:	e9cd 0100 	strd	r0, r1, [sp]
 8011256:	f006 060f 	and.w	r6, r6, #15
 801125a:	2503      	movs	r5, #3
 801125c:	4f1e      	ldr	r7, [pc, #120]	; (80112d8 <_dtoa_r+0x330>)
 801125e:	e04c      	b.n	80112fa <_dtoa_r+0x352>
 8011260:	2301      	movs	r3, #1
 8011262:	930a      	str	r3, [sp, #40]	; 0x28
 8011264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011266:	4453      	add	r3, sl
 8011268:	f103 0901 	add.w	r9, r3, #1
 801126c:	9302      	str	r3, [sp, #8]
 801126e:	464b      	mov	r3, r9
 8011270:	2b01      	cmp	r3, #1
 8011272:	bfb8      	it	lt
 8011274:	2301      	movlt	r3, #1
 8011276:	e7ba      	b.n	80111ee <_dtoa_r+0x246>
 8011278:	2300      	movs	r3, #0
 801127a:	e7b2      	b.n	80111e2 <_dtoa_r+0x23a>
 801127c:	2300      	movs	r3, #0
 801127e:	e7f0      	b.n	8011262 <_dtoa_r+0x2ba>
 8011280:	2501      	movs	r5, #1
 8011282:	2300      	movs	r3, #0
 8011284:	9306      	str	r3, [sp, #24]
 8011286:	950a      	str	r5, [sp, #40]	; 0x28
 8011288:	f04f 33ff 	mov.w	r3, #4294967295
 801128c:	9302      	str	r3, [sp, #8]
 801128e:	4699      	mov	r9, r3
 8011290:	2200      	movs	r2, #0
 8011292:	2312      	movs	r3, #18
 8011294:	920b      	str	r2, [sp, #44]	; 0x2c
 8011296:	e7aa      	b.n	80111ee <_dtoa_r+0x246>
 8011298:	2301      	movs	r3, #1
 801129a:	930a      	str	r3, [sp, #40]	; 0x28
 801129c:	e7f4      	b.n	8011288 <_dtoa_r+0x2e0>
 801129e:	2301      	movs	r3, #1
 80112a0:	9302      	str	r3, [sp, #8]
 80112a2:	4699      	mov	r9, r3
 80112a4:	461a      	mov	r2, r3
 80112a6:	e7f5      	b.n	8011294 <_dtoa_r+0x2ec>
 80112a8:	3101      	adds	r1, #1
 80112aa:	6071      	str	r1, [r6, #4]
 80112ac:	0052      	lsls	r2, r2, #1
 80112ae:	e7a2      	b.n	80111f6 <_dtoa_r+0x24e>
 80112b0:	636f4361 	.word	0x636f4361
 80112b4:	3fd287a7 	.word	0x3fd287a7
 80112b8:	8b60c8b3 	.word	0x8b60c8b3
 80112bc:	3fc68a28 	.word	0x3fc68a28
 80112c0:	509f79fb 	.word	0x509f79fb
 80112c4:	3fd34413 	.word	0x3fd34413
 80112c8:	7ff00000 	.word	0x7ff00000
 80112cc:	08014255 	.word	0x08014255
 80112d0:	3ff80000 	.word	0x3ff80000
 80112d4:	08014378 	.word	0x08014378
 80112d8:	08014350 	.word	0x08014350
 80112dc:	080142d9 	.word	0x080142d9
 80112e0:	07f1      	lsls	r1, r6, #31
 80112e2:	d508      	bpl.n	80112f6 <_dtoa_r+0x34e>
 80112e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80112e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80112ec:	f7ef f9a4 	bl	8000638 <__aeabi_dmul>
 80112f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80112f4:	3501      	adds	r5, #1
 80112f6:	1076      	asrs	r6, r6, #1
 80112f8:	3708      	adds	r7, #8
 80112fa:	2e00      	cmp	r6, #0
 80112fc:	d1f0      	bne.n	80112e0 <_dtoa_r+0x338>
 80112fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011302:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011306:	f7ef fac1 	bl	800088c <__aeabi_ddiv>
 801130a:	e9cd 0100 	strd	r0, r1, [sp]
 801130e:	e01a      	b.n	8011346 <_dtoa_r+0x39e>
 8011310:	2502      	movs	r5, #2
 8011312:	e7a3      	b.n	801125c <_dtoa_r+0x2b4>
 8011314:	f000 80a0 	beq.w	8011458 <_dtoa_r+0x4b0>
 8011318:	f1ca 0600 	rsb	r6, sl, #0
 801131c:	4b9f      	ldr	r3, [pc, #636]	; (801159c <_dtoa_r+0x5f4>)
 801131e:	4fa0      	ldr	r7, [pc, #640]	; (80115a0 <_dtoa_r+0x5f8>)
 8011320:	f006 020f 	and.w	r2, r6, #15
 8011324:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801132c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011330:	f7ef f982 	bl	8000638 <__aeabi_dmul>
 8011334:	e9cd 0100 	strd	r0, r1, [sp]
 8011338:	1136      	asrs	r6, r6, #4
 801133a:	2300      	movs	r3, #0
 801133c:	2502      	movs	r5, #2
 801133e:	2e00      	cmp	r6, #0
 8011340:	d17f      	bne.n	8011442 <_dtoa_r+0x49a>
 8011342:	2b00      	cmp	r3, #0
 8011344:	d1e1      	bne.n	801130a <_dtoa_r+0x362>
 8011346:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011348:	2b00      	cmp	r3, #0
 801134a:	f000 8087 	beq.w	801145c <_dtoa_r+0x4b4>
 801134e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011352:	2200      	movs	r2, #0
 8011354:	4b93      	ldr	r3, [pc, #588]	; (80115a4 <_dtoa_r+0x5fc>)
 8011356:	4630      	mov	r0, r6
 8011358:	4639      	mov	r1, r7
 801135a:	f7ef fbdf 	bl	8000b1c <__aeabi_dcmplt>
 801135e:	2800      	cmp	r0, #0
 8011360:	d07c      	beq.n	801145c <_dtoa_r+0x4b4>
 8011362:	f1b9 0f00 	cmp.w	r9, #0
 8011366:	d079      	beq.n	801145c <_dtoa_r+0x4b4>
 8011368:	9b02      	ldr	r3, [sp, #8]
 801136a:	2b00      	cmp	r3, #0
 801136c:	dd35      	ble.n	80113da <_dtoa_r+0x432>
 801136e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011372:	9308      	str	r3, [sp, #32]
 8011374:	4639      	mov	r1, r7
 8011376:	2200      	movs	r2, #0
 8011378:	4b8b      	ldr	r3, [pc, #556]	; (80115a8 <_dtoa_r+0x600>)
 801137a:	4630      	mov	r0, r6
 801137c:	f7ef f95c 	bl	8000638 <__aeabi_dmul>
 8011380:	e9cd 0100 	strd	r0, r1, [sp]
 8011384:	9f02      	ldr	r7, [sp, #8]
 8011386:	3501      	adds	r5, #1
 8011388:	4628      	mov	r0, r5
 801138a:	f7ef f8eb 	bl	8000564 <__aeabi_i2d>
 801138e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011392:	f7ef f951 	bl	8000638 <__aeabi_dmul>
 8011396:	2200      	movs	r2, #0
 8011398:	4b84      	ldr	r3, [pc, #528]	; (80115ac <_dtoa_r+0x604>)
 801139a:	f7ee ff97 	bl	80002cc <__adddf3>
 801139e:	4605      	mov	r5, r0
 80113a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80113a4:	2f00      	cmp	r7, #0
 80113a6:	d15d      	bne.n	8011464 <_dtoa_r+0x4bc>
 80113a8:	2200      	movs	r2, #0
 80113aa:	4b81      	ldr	r3, [pc, #516]	; (80115b0 <_dtoa_r+0x608>)
 80113ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80113b0:	f7ee ff8a 	bl	80002c8 <__aeabi_dsub>
 80113b4:	462a      	mov	r2, r5
 80113b6:	4633      	mov	r3, r6
 80113b8:	e9cd 0100 	strd	r0, r1, [sp]
 80113bc:	f7ef fbcc 	bl	8000b58 <__aeabi_dcmpgt>
 80113c0:	2800      	cmp	r0, #0
 80113c2:	f040 8288 	bne.w	80118d6 <_dtoa_r+0x92e>
 80113c6:	462a      	mov	r2, r5
 80113c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80113cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80113d0:	f7ef fba4 	bl	8000b1c <__aeabi_dcmplt>
 80113d4:	2800      	cmp	r0, #0
 80113d6:	f040 827c 	bne.w	80118d2 <_dtoa_r+0x92a>
 80113da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80113de:	e9cd 2300 	strd	r2, r3, [sp]
 80113e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	f2c0 8150 	blt.w	801168a <_dtoa_r+0x6e2>
 80113ea:	f1ba 0f0e 	cmp.w	sl, #14
 80113ee:	f300 814c 	bgt.w	801168a <_dtoa_r+0x6e2>
 80113f2:	4b6a      	ldr	r3, [pc, #424]	; (801159c <_dtoa_r+0x5f4>)
 80113f4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80113f8:	ed93 7b00 	vldr	d7, [r3]
 80113fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113fe:	2b00      	cmp	r3, #0
 8011400:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011404:	f280 80d8 	bge.w	80115b8 <_dtoa_r+0x610>
 8011408:	f1b9 0f00 	cmp.w	r9, #0
 801140c:	f300 80d4 	bgt.w	80115b8 <_dtoa_r+0x610>
 8011410:	f040 825e 	bne.w	80118d0 <_dtoa_r+0x928>
 8011414:	2200      	movs	r2, #0
 8011416:	4b66      	ldr	r3, [pc, #408]	; (80115b0 <_dtoa_r+0x608>)
 8011418:	ec51 0b17 	vmov	r0, r1, d7
 801141c:	f7ef f90c 	bl	8000638 <__aeabi_dmul>
 8011420:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011424:	f7ef fb8e 	bl	8000b44 <__aeabi_dcmpge>
 8011428:	464f      	mov	r7, r9
 801142a:	464e      	mov	r6, r9
 801142c:	2800      	cmp	r0, #0
 801142e:	f040 8234 	bne.w	801189a <_dtoa_r+0x8f2>
 8011432:	2331      	movs	r3, #49	; 0x31
 8011434:	f10b 0501 	add.w	r5, fp, #1
 8011438:	f88b 3000 	strb.w	r3, [fp]
 801143c:	f10a 0a01 	add.w	sl, sl, #1
 8011440:	e22f      	b.n	80118a2 <_dtoa_r+0x8fa>
 8011442:	07f2      	lsls	r2, r6, #31
 8011444:	d505      	bpl.n	8011452 <_dtoa_r+0x4aa>
 8011446:	e9d7 2300 	ldrd	r2, r3, [r7]
 801144a:	f7ef f8f5 	bl	8000638 <__aeabi_dmul>
 801144e:	3501      	adds	r5, #1
 8011450:	2301      	movs	r3, #1
 8011452:	1076      	asrs	r6, r6, #1
 8011454:	3708      	adds	r7, #8
 8011456:	e772      	b.n	801133e <_dtoa_r+0x396>
 8011458:	2502      	movs	r5, #2
 801145a:	e774      	b.n	8011346 <_dtoa_r+0x39e>
 801145c:	f8cd a020 	str.w	sl, [sp, #32]
 8011460:	464f      	mov	r7, r9
 8011462:	e791      	b.n	8011388 <_dtoa_r+0x3e0>
 8011464:	4b4d      	ldr	r3, [pc, #308]	; (801159c <_dtoa_r+0x5f4>)
 8011466:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801146a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801146e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011470:	2b00      	cmp	r3, #0
 8011472:	d047      	beq.n	8011504 <_dtoa_r+0x55c>
 8011474:	4602      	mov	r2, r0
 8011476:	460b      	mov	r3, r1
 8011478:	2000      	movs	r0, #0
 801147a:	494e      	ldr	r1, [pc, #312]	; (80115b4 <_dtoa_r+0x60c>)
 801147c:	f7ef fa06 	bl	800088c <__aeabi_ddiv>
 8011480:	462a      	mov	r2, r5
 8011482:	4633      	mov	r3, r6
 8011484:	f7ee ff20 	bl	80002c8 <__aeabi_dsub>
 8011488:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801148c:	465d      	mov	r5, fp
 801148e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011492:	f7ef fb81 	bl	8000b98 <__aeabi_d2iz>
 8011496:	4606      	mov	r6, r0
 8011498:	f7ef f864 	bl	8000564 <__aeabi_i2d>
 801149c:	4602      	mov	r2, r0
 801149e:	460b      	mov	r3, r1
 80114a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114a4:	f7ee ff10 	bl	80002c8 <__aeabi_dsub>
 80114a8:	3630      	adds	r6, #48	; 0x30
 80114aa:	f805 6b01 	strb.w	r6, [r5], #1
 80114ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80114b2:	e9cd 0100 	strd	r0, r1, [sp]
 80114b6:	f7ef fb31 	bl	8000b1c <__aeabi_dcmplt>
 80114ba:	2800      	cmp	r0, #0
 80114bc:	d163      	bne.n	8011586 <_dtoa_r+0x5de>
 80114be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80114c2:	2000      	movs	r0, #0
 80114c4:	4937      	ldr	r1, [pc, #220]	; (80115a4 <_dtoa_r+0x5fc>)
 80114c6:	f7ee feff 	bl	80002c8 <__aeabi_dsub>
 80114ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80114ce:	f7ef fb25 	bl	8000b1c <__aeabi_dcmplt>
 80114d2:	2800      	cmp	r0, #0
 80114d4:	f040 80b7 	bne.w	8011646 <_dtoa_r+0x69e>
 80114d8:	eba5 030b 	sub.w	r3, r5, fp
 80114dc:	429f      	cmp	r7, r3
 80114de:	f77f af7c 	ble.w	80113da <_dtoa_r+0x432>
 80114e2:	2200      	movs	r2, #0
 80114e4:	4b30      	ldr	r3, [pc, #192]	; (80115a8 <_dtoa_r+0x600>)
 80114e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80114ea:	f7ef f8a5 	bl	8000638 <__aeabi_dmul>
 80114ee:	2200      	movs	r2, #0
 80114f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80114f4:	4b2c      	ldr	r3, [pc, #176]	; (80115a8 <_dtoa_r+0x600>)
 80114f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114fa:	f7ef f89d 	bl	8000638 <__aeabi_dmul>
 80114fe:	e9cd 0100 	strd	r0, r1, [sp]
 8011502:	e7c4      	b.n	801148e <_dtoa_r+0x4e6>
 8011504:	462a      	mov	r2, r5
 8011506:	4633      	mov	r3, r6
 8011508:	f7ef f896 	bl	8000638 <__aeabi_dmul>
 801150c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8011510:	eb0b 0507 	add.w	r5, fp, r7
 8011514:	465e      	mov	r6, fp
 8011516:	e9dd 0100 	ldrd	r0, r1, [sp]
 801151a:	f7ef fb3d 	bl	8000b98 <__aeabi_d2iz>
 801151e:	4607      	mov	r7, r0
 8011520:	f7ef f820 	bl	8000564 <__aeabi_i2d>
 8011524:	3730      	adds	r7, #48	; 0x30
 8011526:	4602      	mov	r2, r0
 8011528:	460b      	mov	r3, r1
 801152a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801152e:	f7ee fecb 	bl	80002c8 <__aeabi_dsub>
 8011532:	f806 7b01 	strb.w	r7, [r6], #1
 8011536:	42ae      	cmp	r6, r5
 8011538:	e9cd 0100 	strd	r0, r1, [sp]
 801153c:	f04f 0200 	mov.w	r2, #0
 8011540:	d126      	bne.n	8011590 <_dtoa_r+0x5e8>
 8011542:	4b1c      	ldr	r3, [pc, #112]	; (80115b4 <_dtoa_r+0x60c>)
 8011544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8011548:	f7ee fec0 	bl	80002cc <__adddf3>
 801154c:	4602      	mov	r2, r0
 801154e:	460b      	mov	r3, r1
 8011550:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011554:	f7ef fb00 	bl	8000b58 <__aeabi_dcmpgt>
 8011558:	2800      	cmp	r0, #0
 801155a:	d174      	bne.n	8011646 <_dtoa_r+0x69e>
 801155c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011560:	2000      	movs	r0, #0
 8011562:	4914      	ldr	r1, [pc, #80]	; (80115b4 <_dtoa_r+0x60c>)
 8011564:	f7ee feb0 	bl	80002c8 <__aeabi_dsub>
 8011568:	4602      	mov	r2, r0
 801156a:	460b      	mov	r3, r1
 801156c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011570:	f7ef fad4 	bl	8000b1c <__aeabi_dcmplt>
 8011574:	2800      	cmp	r0, #0
 8011576:	f43f af30 	beq.w	80113da <_dtoa_r+0x432>
 801157a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801157e:	2b30      	cmp	r3, #48	; 0x30
 8011580:	f105 32ff 	add.w	r2, r5, #4294967295
 8011584:	d002      	beq.n	801158c <_dtoa_r+0x5e4>
 8011586:	f8dd a020 	ldr.w	sl, [sp, #32]
 801158a:	e04a      	b.n	8011622 <_dtoa_r+0x67a>
 801158c:	4615      	mov	r5, r2
 801158e:	e7f4      	b.n	801157a <_dtoa_r+0x5d2>
 8011590:	4b05      	ldr	r3, [pc, #20]	; (80115a8 <_dtoa_r+0x600>)
 8011592:	f7ef f851 	bl	8000638 <__aeabi_dmul>
 8011596:	e9cd 0100 	strd	r0, r1, [sp]
 801159a:	e7bc      	b.n	8011516 <_dtoa_r+0x56e>
 801159c:	08014378 	.word	0x08014378
 80115a0:	08014350 	.word	0x08014350
 80115a4:	3ff00000 	.word	0x3ff00000
 80115a8:	40240000 	.word	0x40240000
 80115ac:	401c0000 	.word	0x401c0000
 80115b0:	40140000 	.word	0x40140000
 80115b4:	3fe00000 	.word	0x3fe00000
 80115b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80115bc:	465d      	mov	r5, fp
 80115be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80115c2:	4630      	mov	r0, r6
 80115c4:	4639      	mov	r1, r7
 80115c6:	f7ef f961 	bl	800088c <__aeabi_ddiv>
 80115ca:	f7ef fae5 	bl	8000b98 <__aeabi_d2iz>
 80115ce:	4680      	mov	r8, r0
 80115d0:	f7ee ffc8 	bl	8000564 <__aeabi_i2d>
 80115d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80115d8:	f7ef f82e 	bl	8000638 <__aeabi_dmul>
 80115dc:	4602      	mov	r2, r0
 80115de:	460b      	mov	r3, r1
 80115e0:	4630      	mov	r0, r6
 80115e2:	4639      	mov	r1, r7
 80115e4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80115e8:	f7ee fe6e 	bl	80002c8 <__aeabi_dsub>
 80115ec:	f805 6b01 	strb.w	r6, [r5], #1
 80115f0:	eba5 060b 	sub.w	r6, r5, fp
 80115f4:	45b1      	cmp	r9, r6
 80115f6:	4602      	mov	r2, r0
 80115f8:	460b      	mov	r3, r1
 80115fa:	d139      	bne.n	8011670 <_dtoa_r+0x6c8>
 80115fc:	f7ee fe66 	bl	80002cc <__adddf3>
 8011600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011604:	4606      	mov	r6, r0
 8011606:	460f      	mov	r7, r1
 8011608:	f7ef faa6 	bl	8000b58 <__aeabi_dcmpgt>
 801160c:	b9c8      	cbnz	r0, 8011642 <_dtoa_r+0x69a>
 801160e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011612:	4630      	mov	r0, r6
 8011614:	4639      	mov	r1, r7
 8011616:	f7ef fa77 	bl	8000b08 <__aeabi_dcmpeq>
 801161a:	b110      	cbz	r0, 8011622 <_dtoa_r+0x67a>
 801161c:	f018 0f01 	tst.w	r8, #1
 8011620:	d10f      	bne.n	8011642 <_dtoa_r+0x69a>
 8011622:	9904      	ldr	r1, [sp, #16]
 8011624:	4620      	mov	r0, r4
 8011626:	f000 fec3 	bl	80123b0 <_Bfree>
 801162a:	2300      	movs	r3, #0
 801162c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801162e:	702b      	strb	r3, [r5, #0]
 8011630:	f10a 0301 	add.w	r3, sl, #1
 8011634:	6013      	str	r3, [r2, #0]
 8011636:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011638:	2b00      	cmp	r3, #0
 801163a:	f000 8241 	beq.w	8011ac0 <_dtoa_r+0xb18>
 801163e:	601d      	str	r5, [r3, #0]
 8011640:	e23e      	b.n	8011ac0 <_dtoa_r+0xb18>
 8011642:	f8cd a020 	str.w	sl, [sp, #32]
 8011646:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801164a:	2a39      	cmp	r2, #57	; 0x39
 801164c:	f105 33ff 	add.w	r3, r5, #4294967295
 8011650:	d108      	bne.n	8011664 <_dtoa_r+0x6bc>
 8011652:	459b      	cmp	fp, r3
 8011654:	d10a      	bne.n	801166c <_dtoa_r+0x6c4>
 8011656:	9b08      	ldr	r3, [sp, #32]
 8011658:	3301      	adds	r3, #1
 801165a:	9308      	str	r3, [sp, #32]
 801165c:	2330      	movs	r3, #48	; 0x30
 801165e:	f88b 3000 	strb.w	r3, [fp]
 8011662:	465b      	mov	r3, fp
 8011664:	781a      	ldrb	r2, [r3, #0]
 8011666:	3201      	adds	r2, #1
 8011668:	701a      	strb	r2, [r3, #0]
 801166a:	e78c      	b.n	8011586 <_dtoa_r+0x5de>
 801166c:	461d      	mov	r5, r3
 801166e:	e7ea      	b.n	8011646 <_dtoa_r+0x69e>
 8011670:	2200      	movs	r2, #0
 8011672:	4b9b      	ldr	r3, [pc, #620]	; (80118e0 <_dtoa_r+0x938>)
 8011674:	f7ee ffe0 	bl	8000638 <__aeabi_dmul>
 8011678:	2200      	movs	r2, #0
 801167a:	2300      	movs	r3, #0
 801167c:	4606      	mov	r6, r0
 801167e:	460f      	mov	r7, r1
 8011680:	f7ef fa42 	bl	8000b08 <__aeabi_dcmpeq>
 8011684:	2800      	cmp	r0, #0
 8011686:	d09a      	beq.n	80115be <_dtoa_r+0x616>
 8011688:	e7cb      	b.n	8011622 <_dtoa_r+0x67a>
 801168a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801168c:	2a00      	cmp	r2, #0
 801168e:	f000 808b 	beq.w	80117a8 <_dtoa_r+0x800>
 8011692:	9a06      	ldr	r2, [sp, #24]
 8011694:	2a01      	cmp	r2, #1
 8011696:	dc6e      	bgt.n	8011776 <_dtoa_r+0x7ce>
 8011698:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801169a:	2a00      	cmp	r2, #0
 801169c:	d067      	beq.n	801176e <_dtoa_r+0x7c6>
 801169e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80116a2:	9f07      	ldr	r7, [sp, #28]
 80116a4:	9d05      	ldr	r5, [sp, #20]
 80116a6:	9a05      	ldr	r2, [sp, #20]
 80116a8:	2101      	movs	r1, #1
 80116aa:	441a      	add	r2, r3
 80116ac:	4620      	mov	r0, r4
 80116ae:	9205      	str	r2, [sp, #20]
 80116b0:	4498      	add	r8, r3
 80116b2:	f000 ff5b 	bl	801256c <__i2b>
 80116b6:	4606      	mov	r6, r0
 80116b8:	2d00      	cmp	r5, #0
 80116ba:	dd0c      	ble.n	80116d6 <_dtoa_r+0x72e>
 80116bc:	f1b8 0f00 	cmp.w	r8, #0
 80116c0:	dd09      	ble.n	80116d6 <_dtoa_r+0x72e>
 80116c2:	4545      	cmp	r5, r8
 80116c4:	9a05      	ldr	r2, [sp, #20]
 80116c6:	462b      	mov	r3, r5
 80116c8:	bfa8      	it	ge
 80116ca:	4643      	movge	r3, r8
 80116cc:	1ad2      	subs	r2, r2, r3
 80116ce:	9205      	str	r2, [sp, #20]
 80116d0:	1aed      	subs	r5, r5, r3
 80116d2:	eba8 0803 	sub.w	r8, r8, r3
 80116d6:	9b07      	ldr	r3, [sp, #28]
 80116d8:	b1eb      	cbz	r3, 8011716 <_dtoa_r+0x76e>
 80116da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d067      	beq.n	80117b0 <_dtoa_r+0x808>
 80116e0:	b18f      	cbz	r7, 8011706 <_dtoa_r+0x75e>
 80116e2:	4631      	mov	r1, r6
 80116e4:	463a      	mov	r2, r7
 80116e6:	4620      	mov	r0, r4
 80116e8:	f000 ffe0 	bl	80126ac <__pow5mult>
 80116ec:	9a04      	ldr	r2, [sp, #16]
 80116ee:	4601      	mov	r1, r0
 80116f0:	4606      	mov	r6, r0
 80116f2:	4620      	mov	r0, r4
 80116f4:	f000 ff43 	bl	801257e <__multiply>
 80116f8:	9904      	ldr	r1, [sp, #16]
 80116fa:	9008      	str	r0, [sp, #32]
 80116fc:	4620      	mov	r0, r4
 80116fe:	f000 fe57 	bl	80123b0 <_Bfree>
 8011702:	9b08      	ldr	r3, [sp, #32]
 8011704:	9304      	str	r3, [sp, #16]
 8011706:	9b07      	ldr	r3, [sp, #28]
 8011708:	1bda      	subs	r2, r3, r7
 801170a:	d004      	beq.n	8011716 <_dtoa_r+0x76e>
 801170c:	9904      	ldr	r1, [sp, #16]
 801170e:	4620      	mov	r0, r4
 8011710:	f000 ffcc 	bl	80126ac <__pow5mult>
 8011714:	9004      	str	r0, [sp, #16]
 8011716:	2101      	movs	r1, #1
 8011718:	4620      	mov	r0, r4
 801171a:	f000 ff27 	bl	801256c <__i2b>
 801171e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011720:	4607      	mov	r7, r0
 8011722:	2b00      	cmp	r3, #0
 8011724:	f000 81d0 	beq.w	8011ac8 <_dtoa_r+0xb20>
 8011728:	461a      	mov	r2, r3
 801172a:	4601      	mov	r1, r0
 801172c:	4620      	mov	r0, r4
 801172e:	f000 ffbd 	bl	80126ac <__pow5mult>
 8011732:	9b06      	ldr	r3, [sp, #24]
 8011734:	2b01      	cmp	r3, #1
 8011736:	4607      	mov	r7, r0
 8011738:	dc40      	bgt.n	80117bc <_dtoa_r+0x814>
 801173a:	9b00      	ldr	r3, [sp, #0]
 801173c:	2b00      	cmp	r3, #0
 801173e:	d139      	bne.n	80117b4 <_dtoa_r+0x80c>
 8011740:	9b01      	ldr	r3, [sp, #4]
 8011742:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011746:	2b00      	cmp	r3, #0
 8011748:	d136      	bne.n	80117b8 <_dtoa_r+0x810>
 801174a:	9b01      	ldr	r3, [sp, #4]
 801174c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011750:	0d1b      	lsrs	r3, r3, #20
 8011752:	051b      	lsls	r3, r3, #20
 8011754:	b12b      	cbz	r3, 8011762 <_dtoa_r+0x7ba>
 8011756:	9b05      	ldr	r3, [sp, #20]
 8011758:	3301      	adds	r3, #1
 801175a:	9305      	str	r3, [sp, #20]
 801175c:	f108 0801 	add.w	r8, r8, #1
 8011760:	2301      	movs	r3, #1
 8011762:	9307      	str	r3, [sp, #28]
 8011764:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011766:	2b00      	cmp	r3, #0
 8011768:	d12a      	bne.n	80117c0 <_dtoa_r+0x818>
 801176a:	2001      	movs	r0, #1
 801176c:	e030      	b.n	80117d0 <_dtoa_r+0x828>
 801176e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011770:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011774:	e795      	b.n	80116a2 <_dtoa_r+0x6fa>
 8011776:	9b07      	ldr	r3, [sp, #28]
 8011778:	f109 37ff 	add.w	r7, r9, #4294967295
 801177c:	42bb      	cmp	r3, r7
 801177e:	bfbf      	itttt	lt
 8011780:	9b07      	ldrlt	r3, [sp, #28]
 8011782:	9707      	strlt	r7, [sp, #28]
 8011784:	1afa      	sublt	r2, r7, r3
 8011786:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8011788:	bfbb      	ittet	lt
 801178a:	189b      	addlt	r3, r3, r2
 801178c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801178e:	1bdf      	subge	r7, r3, r7
 8011790:	2700      	movlt	r7, #0
 8011792:	f1b9 0f00 	cmp.w	r9, #0
 8011796:	bfb5      	itete	lt
 8011798:	9b05      	ldrlt	r3, [sp, #20]
 801179a:	9d05      	ldrge	r5, [sp, #20]
 801179c:	eba3 0509 	sublt.w	r5, r3, r9
 80117a0:	464b      	movge	r3, r9
 80117a2:	bfb8      	it	lt
 80117a4:	2300      	movlt	r3, #0
 80117a6:	e77e      	b.n	80116a6 <_dtoa_r+0x6fe>
 80117a8:	9f07      	ldr	r7, [sp, #28]
 80117aa:	9d05      	ldr	r5, [sp, #20]
 80117ac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80117ae:	e783      	b.n	80116b8 <_dtoa_r+0x710>
 80117b0:	9a07      	ldr	r2, [sp, #28]
 80117b2:	e7ab      	b.n	801170c <_dtoa_r+0x764>
 80117b4:	2300      	movs	r3, #0
 80117b6:	e7d4      	b.n	8011762 <_dtoa_r+0x7ba>
 80117b8:	9b00      	ldr	r3, [sp, #0]
 80117ba:	e7d2      	b.n	8011762 <_dtoa_r+0x7ba>
 80117bc:	2300      	movs	r3, #0
 80117be:	9307      	str	r3, [sp, #28]
 80117c0:	693b      	ldr	r3, [r7, #16]
 80117c2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80117c6:	6918      	ldr	r0, [r3, #16]
 80117c8:	f000 fe82 	bl	80124d0 <__hi0bits>
 80117cc:	f1c0 0020 	rsb	r0, r0, #32
 80117d0:	4440      	add	r0, r8
 80117d2:	f010 001f 	ands.w	r0, r0, #31
 80117d6:	d047      	beq.n	8011868 <_dtoa_r+0x8c0>
 80117d8:	f1c0 0320 	rsb	r3, r0, #32
 80117dc:	2b04      	cmp	r3, #4
 80117de:	dd3b      	ble.n	8011858 <_dtoa_r+0x8b0>
 80117e0:	9b05      	ldr	r3, [sp, #20]
 80117e2:	f1c0 001c 	rsb	r0, r0, #28
 80117e6:	4403      	add	r3, r0
 80117e8:	9305      	str	r3, [sp, #20]
 80117ea:	4405      	add	r5, r0
 80117ec:	4480      	add	r8, r0
 80117ee:	9b05      	ldr	r3, [sp, #20]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	dd05      	ble.n	8011800 <_dtoa_r+0x858>
 80117f4:	461a      	mov	r2, r3
 80117f6:	9904      	ldr	r1, [sp, #16]
 80117f8:	4620      	mov	r0, r4
 80117fa:	f000 ffa5 	bl	8012748 <__lshift>
 80117fe:	9004      	str	r0, [sp, #16]
 8011800:	f1b8 0f00 	cmp.w	r8, #0
 8011804:	dd05      	ble.n	8011812 <_dtoa_r+0x86a>
 8011806:	4639      	mov	r1, r7
 8011808:	4642      	mov	r2, r8
 801180a:	4620      	mov	r0, r4
 801180c:	f000 ff9c 	bl	8012748 <__lshift>
 8011810:	4607      	mov	r7, r0
 8011812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011814:	b353      	cbz	r3, 801186c <_dtoa_r+0x8c4>
 8011816:	4639      	mov	r1, r7
 8011818:	9804      	ldr	r0, [sp, #16]
 801181a:	f000 ffe9 	bl	80127f0 <__mcmp>
 801181e:	2800      	cmp	r0, #0
 8011820:	da24      	bge.n	801186c <_dtoa_r+0x8c4>
 8011822:	2300      	movs	r3, #0
 8011824:	220a      	movs	r2, #10
 8011826:	9904      	ldr	r1, [sp, #16]
 8011828:	4620      	mov	r0, r4
 801182a:	f000 fdd8 	bl	80123de <__multadd>
 801182e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011830:	9004      	str	r0, [sp, #16]
 8011832:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011836:	2b00      	cmp	r3, #0
 8011838:	f000 814d 	beq.w	8011ad6 <_dtoa_r+0xb2e>
 801183c:	2300      	movs	r3, #0
 801183e:	4631      	mov	r1, r6
 8011840:	220a      	movs	r2, #10
 8011842:	4620      	mov	r0, r4
 8011844:	f000 fdcb 	bl	80123de <__multadd>
 8011848:	9b02      	ldr	r3, [sp, #8]
 801184a:	2b00      	cmp	r3, #0
 801184c:	4606      	mov	r6, r0
 801184e:	dc4f      	bgt.n	80118f0 <_dtoa_r+0x948>
 8011850:	9b06      	ldr	r3, [sp, #24]
 8011852:	2b02      	cmp	r3, #2
 8011854:	dd4c      	ble.n	80118f0 <_dtoa_r+0x948>
 8011856:	e011      	b.n	801187c <_dtoa_r+0x8d4>
 8011858:	d0c9      	beq.n	80117ee <_dtoa_r+0x846>
 801185a:	9a05      	ldr	r2, [sp, #20]
 801185c:	331c      	adds	r3, #28
 801185e:	441a      	add	r2, r3
 8011860:	9205      	str	r2, [sp, #20]
 8011862:	441d      	add	r5, r3
 8011864:	4498      	add	r8, r3
 8011866:	e7c2      	b.n	80117ee <_dtoa_r+0x846>
 8011868:	4603      	mov	r3, r0
 801186a:	e7f6      	b.n	801185a <_dtoa_r+0x8b2>
 801186c:	f1b9 0f00 	cmp.w	r9, #0
 8011870:	dc38      	bgt.n	80118e4 <_dtoa_r+0x93c>
 8011872:	9b06      	ldr	r3, [sp, #24]
 8011874:	2b02      	cmp	r3, #2
 8011876:	dd35      	ble.n	80118e4 <_dtoa_r+0x93c>
 8011878:	f8cd 9008 	str.w	r9, [sp, #8]
 801187c:	9b02      	ldr	r3, [sp, #8]
 801187e:	b963      	cbnz	r3, 801189a <_dtoa_r+0x8f2>
 8011880:	4639      	mov	r1, r7
 8011882:	2205      	movs	r2, #5
 8011884:	4620      	mov	r0, r4
 8011886:	f000 fdaa 	bl	80123de <__multadd>
 801188a:	4601      	mov	r1, r0
 801188c:	4607      	mov	r7, r0
 801188e:	9804      	ldr	r0, [sp, #16]
 8011890:	f000 ffae 	bl	80127f0 <__mcmp>
 8011894:	2800      	cmp	r0, #0
 8011896:	f73f adcc 	bgt.w	8011432 <_dtoa_r+0x48a>
 801189a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801189c:	465d      	mov	r5, fp
 801189e:	ea6f 0a03 	mvn.w	sl, r3
 80118a2:	f04f 0900 	mov.w	r9, #0
 80118a6:	4639      	mov	r1, r7
 80118a8:	4620      	mov	r0, r4
 80118aa:	f000 fd81 	bl	80123b0 <_Bfree>
 80118ae:	2e00      	cmp	r6, #0
 80118b0:	f43f aeb7 	beq.w	8011622 <_dtoa_r+0x67a>
 80118b4:	f1b9 0f00 	cmp.w	r9, #0
 80118b8:	d005      	beq.n	80118c6 <_dtoa_r+0x91e>
 80118ba:	45b1      	cmp	r9, r6
 80118bc:	d003      	beq.n	80118c6 <_dtoa_r+0x91e>
 80118be:	4649      	mov	r1, r9
 80118c0:	4620      	mov	r0, r4
 80118c2:	f000 fd75 	bl	80123b0 <_Bfree>
 80118c6:	4631      	mov	r1, r6
 80118c8:	4620      	mov	r0, r4
 80118ca:	f000 fd71 	bl	80123b0 <_Bfree>
 80118ce:	e6a8      	b.n	8011622 <_dtoa_r+0x67a>
 80118d0:	2700      	movs	r7, #0
 80118d2:	463e      	mov	r6, r7
 80118d4:	e7e1      	b.n	801189a <_dtoa_r+0x8f2>
 80118d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80118da:	463e      	mov	r6, r7
 80118dc:	e5a9      	b.n	8011432 <_dtoa_r+0x48a>
 80118de:	bf00      	nop
 80118e0:	40240000 	.word	0x40240000
 80118e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118e6:	f8cd 9008 	str.w	r9, [sp, #8]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	f000 80fa 	beq.w	8011ae4 <_dtoa_r+0xb3c>
 80118f0:	2d00      	cmp	r5, #0
 80118f2:	dd05      	ble.n	8011900 <_dtoa_r+0x958>
 80118f4:	4631      	mov	r1, r6
 80118f6:	462a      	mov	r2, r5
 80118f8:	4620      	mov	r0, r4
 80118fa:	f000 ff25 	bl	8012748 <__lshift>
 80118fe:	4606      	mov	r6, r0
 8011900:	9b07      	ldr	r3, [sp, #28]
 8011902:	2b00      	cmp	r3, #0
 8011904:	d04c      	beq.n	80119a0 <_dtoa_r+0x9f8>
 8011906:	6871      	ldr	r1, [r6, #4]
 8011908:	4620      	mov	r0, r4
 801190a:	f000 fd1d 	bl	8012348 <_Balloc>
 801190e:	6932      	ldr	r2, [r6, #16]
 8011910:	3202      	adds	r2, #2
 8011912:	4605      	mov	r5, r0
 8011914:	0092      	lsls	r2, r2, #2
 8011916:	f106 010c 	add.w	r1, r6, #12
 801191a:	300c      	adds	r0, #12
 801191c:	f7fd fcc0 	bl	800f2a0 <memcpy>
 8011920:	2201      	movs	r2, #1
 8011922:	4629      	mov	r1, r5
 8011924:	4620      	mov	r0, r4
 8011926:	f000 ff0f 	bl	8012748 <__lshift>
 801192a:	9b00      	ldr	r3, [sp, #0]
 801192c:	f8cd b014 	str.w	fp, [sp, #20]
 8011930:	f003 0301 	and.w	r3, r3, #1
 8011934:	46b1      	mov	r9, r6
 8011936:	9307      	str	r3, [sp, #28]
 8011938:	4606      	mov	r6, r0
 801193a:	4639      	mov	r1, r7
 801193c:	9804      	ldr	r0, [sp, #16]
 801193e:	f7ff faa5 	bl	8010e8c <quorem>
 8011942:	4649      	mov	r1, r9
 8011944:	4605      	mov	r5, r0
 8011946:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801194a:	9804      	ldr	r0, [sp, #16]
 801194c:	f000 ff50 	bl	80127f0 <__mcmp>
 8011950:	4632      	mov	r2, r6
 8011952:	9000      	str	r0, [sp, #0]
 8011954:	4639      	mov	r1, r7
 8011956:	4620      	mov	r0, r4
 8011958:	f000 ff64 	bl	8012824 <__mdiff>
 801195c:	68c3      	ldr	r3, [r0, #12]
 801195e:	4602      	mov	r2, r0
 8011960:	bb03      	cbnz	r3, 80119a4 <_dtoa_r+0x9fc>
 8011962:	4601      	mov	r1, r0
 8011964:	9008      	str	r0, [sp, #32]
 8011966:	9804      	ldr	r0, [sp, #16]
 8011968:	f000 ff42 	bl	80127f0 <__mcmp>
 801196c:	9a08      	ldr	r2, [sp, #32]
 801196e:	4603      	mov	r3, r0
 8011970:	4611      	mov	r1, r2
 8011972:	4620      	mov	r0, r4
 8011974:	9308      	str	r3, [sp, #32]
 8011976:	f000 fd1b 	bl	80123b0 <_Bfree>
 801197a:	9b08      	ldr	r3, [sp, #32]
 801197c:	b9a3      	cbnz	r3, 80119a8 <_dtoa_r+0xa00>
 801197e:	9a06      	ldr	r2, [sp, #24]
 8011980:	b992      	cbnz	r2, 80119a8 <_dtoa_r+0xa00>
 8011982:	9a07      	ldr	r2, [sp, #28]
 8011984:	b982      	cbnz	r2, 80119a8 <_dtoa_r+0xa00>
 8011986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801198a:	d029      	beq.n	80119e0 <_dtoa_r+0xa38>
 801198c:	9b00      	ldr	r3, [sp, #0]
 801198e:	2b00      	cmp	r3, #0
 8011990:	dd01      	ble.n	8011996 <_dtoa_r+0x9ee>
 8011992:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8011996:	9b05      	ldr	r3, [sp, #20]
 8011998:	1c5d      	adds	r5, r3, #1
 801199a:	f883 8000 	strb.w	r8, [r3]
 801199e:	e782      	b.n	80118a6 <_dtoa_r+0x8fe>
 80119a0:	4630      	mov	r0, r6
 80119a2:	e7c2      	b.n	801192a <_dtoa_r+0x982>
 80119a4:	2301      	movs	r3, #1
 80119a6:	e7e3      	b.n	8011970 <_dtoa_r+0x9c8>
 80119a8:	9a00      	ldr	r2, [sp, #0]
 80119aa:	2a00      	cmp	r2, #0
 80119ac:	db04      	blt.n	80119b8 <_dtoa_r+0xa10>
 80119ae:	d125      	bne.n	80119fc <_dtoa_r+0xa54>
 80119b0:	9a06      	ldr	r2, [sp, #24]
 80119b2:	bb1a      	cbnz	r2, 80119fc <_dtoa_r+0xa54>
 80119b4:	9a07      	ldr	r2, [sp, #28]
 80119b6:	bb0a      	cbnz	r2, 80119fc <_dtoa_r+0xa54>
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	ddec      	ble.n	8011996 <_dtoa_r+0x9ee>
 80119bc:	2201      	movs	r2, #1
 80119be:	9904      	ldr	r1, [sp, #16]
 80119c0:	4620      	mov	r0, r4
 80119c2:	f000 fec1 	bl	8012748 <__lshift>
 80119c6:	4639      	mov	r1, r7
 80119c8:	9004      	str	r0, [sp, #16]
 80119ca:	f000 ff11 	bl	80127f0 <__mcmp>
 80119ce:	2800      	cmp	r0, #0
 80119d0:	dc03      	bgt.n	80119da <_dtoa_r+0xa32>
 80119d2:	d1e0      	bne.n	8011996 <_dtoa_r+0x9ee>
 80119d4:	f018 0f01 	tst.w	r8, #1
 80119d8:	d0dd      	beq.n	8011996 <_dtoa_r+0x9ee>
 80119da:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80119de:	d1d8      	bne.n	8011992 <_dtoa_r+0x9ea>
 80119e0:	9b05      	ldr	r3, [sp, #20]
 80119e2:	9a05      	ldr	r2, [sp, #20]
 80119e4:	1c5d      	adds	r5, r3, #1
 80119e6:	2339      	movs	r3, #57	; 0x39
 80119e8:	7013      	strb	r3, [r2, #0]
 80119ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80119ee:	2b39      	cmp	r3, #57	; 0x39
 80119f0:	f105 32ff 	add.w	r2, r5, #4294967295
 80119f4:	d04f      	beq.n	8011a96 <_dtoa_r+0xaee>
 80119f6:	3301      	adds	r3, #1
 80119f8:	7013      	strb	r3, [r2, #0]
 80119fa:	e754      	b.n	80118a6 <_dtoa_r+0x8fe>
 80119fc:	9a05      	ldr	r2, [sp, #20]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	f102 0501 	add.w	r5, r2, #1
 8011a04:	dd06      	ble.n	8011a14 <_dtoa_r+0xa6c>
 8011a06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8011a0a:	d0e9      	beq.n	80119e0 <_dtoa_r+0xa38>
 8011a0c:	f108 0801 	add.w	r8, r8, #1
 8011a10:	9b05      	ldr	r3, [sp, #20]
 8011a12:	e7c2      	b.n	801199a <_dtoa_r+0x9f2>
 8011a14:	9a02      	ldr	r2, [sp, #8]
 8011a16:	f805 8c01 	strb.w	r8, [r5, #-1]
 8011a1a:	eba5 030b 	sub.w	r3, r5, fp
 8011a1e:	4293      	cmp	r3, r2
 8011a20:	d021      	beq.n	8011a66 <_dtoa_r+0xabe>
 8011a22:	2300      	movs	r3, #0
 8011a24:	220a      	movs	r2, #10
 8011a26:	9904      	ldr	r1, [sp, #16]
 8011a28:	4620      	mov	r0, r4
 8011a2a:	f000 fcd8 	bl	80123de <__multadd>
 8011a2e:	45b1      	cmp	r9, r6
 8011a30:	9004      	str	r0, [sp, #16]
 8011a32:	f04f 0300 	mov.w	r3, #0
 8011a36:	f04f 020a 	mov.w	r2, #10
 8011a3a:	4649      	mov	r1, r9
 8011a3c:	4620      	mov	r0, r4
 8011a3e:	d105      	bne.n	8011a4c <_dtoa_r+0xaa4>
 8011a40:	f000 fccd 	bl	80123de <__multadd>
 8011a44:	4681      	mov	r9, r0
 8011a46:	4606      	mov	r6, r0
 8011a48:	9505      	str	r5, [sp, #20]
 8011a4a:	e776      	b.n	801193a <_dtoa_r+0x992>
 8011a4c:	f000 fcc7 	bl	80123de <__multadd>
 8011a50:	4631      	mov	r1, r6
 8011a52:	4681      	mov	r9, r0
 8011a54:	2300      	movs	r3, #0
 8011a56:	220a      	movs	r2, #10
 8011a58:	4620      	mov	r0, r4
 8011a5a:	f000 fcc0 	bl	80123de <__multadd>
 8011a5e:	4606      	mov	r6, r0
 8011a60:	e7f2      	b.n	8011a48 <_dtoa_r+0xaa0>
 8011a62:	f04f 0900 	mov.w	r9, #0
 8011a66:	2201      	movs	r2, #1
 8011a68:	9904      	ldr	r1, [sp, #16]
 8011a6a:	4620      	mov	r0, r4
 8011a6c:	f000 fe6c 	bl	8012748 <__lshift>
 8011a70:	4639      	mov	r1, r7
 8011a72:	9004      	str	r0, [sp, #16]
 8011a74:	f000 febc 	bl	80127f0 <__mcmp>
 8011a78:	2800      	cmp	r0, #0
 8011a7a:	dcb6      	bgt.n	80119ea <_dtoa_r+0xa42>
 8011a7c:	d102      	bne.n	8011a84 <_dtoa_r+0xadc>
 8011a7e:	f018 0f01 	tst.w	r8, #1
 8011a82:	d1b2      	bne.n	80119ea <_dtoa_r+0xa42>
 8011a84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011a88:	2b30      	cmp	r3, #48	; 0x30
 8011a8a:	f105 32ff 	add.w	r2, r5, #4294967295
 8011a8e:	f47f af0a 	bne.w	80118a6 <_dtoa_r+0x8fe>
 8011a92:	4615      	mov	r5, r2
 8011a94:	e7f6      	b.n	8011a84 <_dtoa_r+0xadc>
 8011a96:	4593      	cmp	fp, r2
 8011a98:	d105      	bne.n	8011aa6 <_dtoa_r+0xafe>
 8011a9a:	2331      	movs	r3, #49	; 0x31
 8011a9c:	f10a 0a01 	add.w	sl, sl, #1
 8011aa0:	f88b 3000 	strb.w	r3, [fp]
 8011aa4:	e6ff      	b.n	80118a6 <_dtoa_r+0x8fe>
 8011aa6:	4615      	mov	r5, r2
 8011aa8:	e79f      	b.n	80119ea <_dtoa_r+0xa42>
 8011aaa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8011b10 <_dtoa_r+0xb68>
 8011aae:	e007      	b.n	8011ac0 <_dtoa_r+0xb18>
 8011ab0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ab2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8011b14 <_dtoa_r+0xb6c>
 8011ab6:	b11b      	cbz	r3, 8011ac0 <_dtoa_r+0xb18>
 8011ab8:	f10b 0308 	add.w	r3, fp, #8
 8011abc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011abe:	6013      	str	r3, [r2, #0]
 8011ac0:	4658      	mov	r0, fp
 8011ac2:	b017      	add	sp, #92	; 0x5c
 8011ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ac8:	9b06      	ldr	r3, [sp, #24]
 8011aca:	2b01      	cmp	r3, #1
 8011acc:	f77f ae35 	ble.w	801173a <_dtoa_r+0x792>
 8011ad0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011ad2:	9307      	str	r3, [sp, #28]
 8011ad4:	e649      	b.n	801176a <_dtoa_r+0x7c2>
 8011ad6:	9b02      	ldr	r3, [sp, #8]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	dc03      	bgt.n	8011ae4 <_dtoa_r+0xb3c>
 8011adc:	9b06      	ldr	r3, [sp, #24]
 8011ade:	2b02      	cmp	r3, #2
 8011ae0:	f73f aecc 	bgt.w	801187c <_dtoa_r+0x8d4>
 8011ae4:	465d      	mov	r5, fp
 8011ae6:	4639      	mov	r1, r7
 8011ae8:	9804      	ldr	r0, [sp, #16]
 8011aea:	f7ff f9cf 	bl	8010e8c <quorem>
 8011aee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8011af2:	f805 8b01 	strb.w	r8, [r5], #1
 8011af6:	9a02      	ldr	r2, [sp, #8]
 8011af8:	eba5 030b 	sub.w	r3, r5, fp
 8011afc:	429a      	cmp	r2, r3
 8011afe:	ddb0      	ble.n	8011a62 <_dtoa_r+0xaba>
 8011b00:	2300      	movs	r3, #0
 8011b02:	220a      	movs	r2, #10
 8011b04:	9904      	ldr	r1, [sp, #16]
 8011b06:	4620      	mov	r0, r4
 8011b08:	f000 fc69 	bl	80123de <__multadd>
 8011b0c:	9004      	str	r0, [sp, #16]
 8011b0e:	e7ea      	b.n	8011ae6 <_dtoa_r+0xb3e>
 8011b10:	08014254 	.word	0x08014254
 8011b14:	080142d0 	.word	0x080142d0

08011b18 <std>:
 8011b18:	2300      	movs	r3, #0
 8011b1a:	b510      	push	{r4, lr}
 8011b1c:	4604      	mov	r4, r0
 8011b1e:	e9c0 3300 	strd	r3, r3, [r0]
 8011b22:	6083      	str	r3, [r0, #8]
 8011b24:	8181      	strh	r1, [r0, #12]
 8011b26:	6643      	str	r3, [r0, #100]	; 0x64
 8011b28:	81c2      	strh	r2, [r0, #14]
 8011b2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b2e:	6183      	str	r3, [r0, #24]
 8011b30:	4619      	mov	r1, r3
 8011b32:	2208      	movs	r2, #8
 8011b34:	305c      	adds	r0, #92	; 0x5c
 8011b36:	f7fd fbbe 	bl	800f2b6 <memset>
 8011b3a:	4b05      	ldr	r3, [pc, #20]	; (8011b50 <std+0x38>)
 8011b3c:	6263      	str	r3, [r4, #36]	; 0x24
 8011b3e:	4b05      	ldr	r3, [pc, #20]	; (8011b54 <std+0x3c>)
 8011b40:	62a3      	str	r3, [r4, #40]	; 0x28
 8011b42:	4b05      	ldr	r3, [pc, #20]	; (8011b58 <std+0x40>)
 8011b44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011b46:	4b05      	ldr	r3, [pc, #20]	; (8011b5c <std+0x44>)
 8011b48:	6224      	str	r4, [r4, #32]
 8011b4a:	6323      	str	r3, [r4, #48]	; 0x30
 8011b4c:	bd10      	pop	{r4, pc}
 8011b4e:	bf00      	nop
 8011b50:	08013089 	.word	0x08013089
 8011b54:	080130ab 	.word	0x080130ab
 8011b58:	080130e3 	.word	0x080130e3
 8011b5c:	08013107 	.word	0x08013107

08011b60 <_cleanup_r>:
 8011b60:	4901      	ldr	r1, [pc, #4]	; (8011b68 <_cleanup_r+0x8>)
 8011b62:	f000 b885 	b.w	8011c70 <_fwalk_reent>
 8011b66:	bf00      	nop
 8011b68:	08013421 	.word	0x08013421

08011b6c <__sfmoreglue>:
 8011b6c:	b570      	push	{r4, r5, r6, lr}
 8011b6e:	1e4a      	subs	r2, r1, #1
 8011b70:	2568      	movs	r5, #104	; 0x68
 8011b72:	4355      	muls	r5, r2
 8011b74:	460e      	mov	r6, r1
 8011b76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011b7a:	f7fd fbf3 	bl	800f364 <_malloc_r>
 8011b7e:	4604      	mov	r4, r0
 8011b80:	b140      	cbz	r0, 8011b94 <__sfmoreglue+0x28>
 8011b82:	2100      	movs	r1, #0
 8011b84:	e9c0 1600 	strd	r1, r6, [r0]
 8011b88:	300c      	adds	r0, #12
 8011b8a:	60a0      	str	r0, [r4, #8]
 8011b8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011b90:	f7fd fb91 	bl	800f2b6 <memset>
 8011b94:	4620      	mov	r0, r4
 8011b96:	bd70      	pop	{r4, r5, r6, pc}

08011b98 <__sinit>:
 8011b98:	6983      	ldr	r3, [r0, #24]
 8011b9a:	b510      	push	{r4, lr}
 8011b9c:	4604      	mov	r4, r0
 8011b9e:	bb33      	cbnz	r3, 8011bee <__sinit+0x56>
 8011ba0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011ba4:	6503      	str	r3, [r0, #80]	; 0x50
 8011ba6:	4b12      	ldr	r3, [pc, #72]	; (8011bf0 <__sinit+0x58>)
 8011ba8:	4a12      	ldr	r2, [pc, #72]	; (8011bf4 <__sinit+0x5c>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	6282      	str	r2, [r0, #40]	; 0x28
 8011bae:	4298      	cmp	r0, r3
 8011bb0:	bf04      	itt	eq
 8011bb2:	2301      	moveq	r3, #1
 8011bb4:	6183      	streq	r3, [r0, #24]
 8011bb6:	f000 f81f 	bl	8011bf8 <__sfp>
 8011bba:	6060      	str	r0, [r4, #4]
 8011bbc:	4620      	mov	r0, r4
 8011bbe:	f000 f81b 	bl	8011bf8 <__sfp>
 8011bc2:	60a0      	str	r0, [r4, #8]
 8011bc4:	4620      	mov	r0, r4
 8011bc6:	f000 f817 	bl	8011bf8 <__sfp>
 8011bca:	2200      	movs	r2, #0
 8011bcc:	60e0      	str	r0, [r4, #12]
 8011bce:	2104      	movs	r1, #4
 8011bd0:	6860      	ldr	r0, [r4, #4]
 8011bd2:	f7ff ffa1 	bl	8011b18 <std>
 8011bd6:	2201      	movs	r2, #1
 8011bd8:	2109      	movs	r1, #9
 8011bda:	68a0      	ldr	r0, [r4, #8]
 8011bdc:	f7ff ff9c 	bl	8011b18 <std>
 8011be0:	2202      	movs	r2, #2
 8011be2:	2112      	movs	r1, #18
 8011be4:	68e0      	ldr	r0, [r4, #12]
 8011be6:	f7ff ff97 	bl	8011b18 <std>
 8011bea:	2301      	movs	r3, #1
 8011bec:	61a3      	str	r3, [r4, #24]
 8011bee:	bd10      	pop	{r4, pc}
 8011bf0:	08014240 	.word	0x08014240
 8011bf4:	08011b61 	.word	0x08011b61

08011bf8 <__sfp>:
 8011bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bfa:	4b1b      	ldr	r3, [pc, #108]	; (8011c68 <__sfp+0x70>)
 8011bfc:	681e      	ldr	r6, [r3, #0]
 8011bfe:	69b3      	ldr	r3, [r6, #24]
 8011c00:	4607      	mov	r7, r0
 8011c02:	b913      	cbnz	r3, 8011c0a <__sfp+0x12>
 8011c04:	4630      	mov	r0, r6
 8011c06:	f7ff ffc7 	bl	8011b98 <__sinit>
 8011c0a:	3648      	adds	r6, #72	; 0x48
 8011c0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011c10:	3b01      	subs	r3, #1
 8011c12:	d503      	bpl.n	8011c1c <__sfp+0x24>
 8011c14:	6833      	ldr	r3, [r6, #0]
 8011c16:	b133      	cbz	r3, 8011c26 <__sfp+0x2e>
 8011c18:	6836      	ldr	r6, [r6, #0]
 8011c1a:	e7f7      	b.n	8011c0c <__sfp+0x14>
 8011c1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011c20:	b16d      	cbz	r5, 8011c3e <__sfp+0x46>
 8011c22:	3468      	adds	r4, #104	; 0x68
 8011c24:	e7f4      	b.n	8011c10 <__sfp+0x18>
 8011c26:	2104      	movs	r1, #4
 8011c28:	4638      	mov	r0, r7
 8011c2a:	f7ff ff9f 	bl	8011b6c <__sfmoreglue>
 8011c2e:	6030      	str	r0, [r6, #0]
 8011c30:	2800      	cmp	r0, #0
 8011c32:	d1f1      	bne.n	8011c18 <__sfp+0x20>
 8011c34:	230c      	movs	r3, #12
 8011c36:	603b      	str	r3, [r7, #0]
 8011c38:	4604      	mov	r4, r0
 8011c3a:	4620      	mov	r0, r4
 8011c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c3e:	4b0b      	ldr	r3, [pc, #44]	; (8011c6c <__sfp+0x74>)
 8011c40:	6665      	str	r5, [r4, #100]	; 0x64
 8011c42:	e9c4 5500 	strd	r5, r5, [r4]
 8011c46:	60a5      	str	r5, [r4, #8]
 8011c48:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011c4c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011c50:	2208      	movs	r2, #8
 8011c52:	4629      	mov	r1, r5
 8011c54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011c58:	f7fd fb2d 	bl	800f2b6 <memset>
 8011c5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011c60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011c64:	e7e9      	b.n	8011c3a <__sfp+0x42>
 8011c66:	bf00      	nop
 8011c68:	08014240 	.word	0x08014240
 8011c6c:	ffff0001 	.word	0xffff0001

08011c70 <_fwalk_reent>:
 8011c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c74:	4680      	mov	r8, r0
 8011c76:	4689      	mov	r9, r1
 8011c78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011c7c:	2600      	movs	r6, #0
 8011c7e:	b914      	cbnz	r4, 8011c86 <_fwalk_reent+0x16>
 8011c80:	4630      	mov	r0, r6
 8011c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c86:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011c8a:	3f01      	subs	r7, #1
 8011c8c:	d501      	bpl.n	8011c92 <_fwalk_reent+0x22>
 8011c8e:	6824      	ldr	r4, [r4, #0]
 8011c90:	e7f5      	b.n	8011c7e <_fwalk_reent+0xe>
 8011c92:	89ab      	ldrh	r3, [r5, #12]
 8011c94:	2b01      	cmp	r3, #1
 8011c96:	d907      	bls.n	8011ca8 <_fwalk_reent+0x38>
 8011c98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011c9c:	3301      	adds	r3, #1
 8011c9e:	d003      	beq.n	8011ca8 <_fwalk_reent+0x38>
 8011ca0:	4629      	mov	r1, r5
 8011ca2:	4640      	mov	r0, r8
 8011ca4:	47c8      	blx	r9
 8011ca6:	4306      	orrs	r6, r0
 8011ca8:	3568      	adds	r5, #104	; 0x68
 8011caa:	e7ee      	b.n	8011c8a <_fwalk_reent+0x1a>

08011cac <rshift>:
 8011cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011cae:	6906      	ldr	r6, [r0, #16]
 8011cb0:	114b      	asrs	r3, r1, #5
 8011cb2:	429e      	cmp	r6, r3
 8011cb4:	f100 0414 	add.w	r4, r0, #20
 8011cb8:	dd30      	ble.n	8011d1c <rshift+0x70>
 8011cba:	f011 011f 	ands.w	r1, r1, #31
 8011cbe:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8011cc2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8011cc6:	d108      	bne.n	8011cda <rshift+0x2e>
 8011cc8:	4621      	mov	r1, r4
 8011cca:	42b2      	cmp	r2, r6
 8011ccc:	460b      	mov	r3, r1
 8011cce:	d211      	bcs.n	8011cf4 <rshift+0x48>
 8011cd0:	f852 3b04 	ldr.w	r3, [r2], #4
 8011cd4:	f841 3b04 	str.w	r3, [r1], #4
 8011cd8:	e7f7      	b.n	8011cca <rshift+0x1e>
 8011cda:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8011cde:	f1c1 0c20 	rsb	ip, r1, #32
 8011ce2:	40cd      	lsrs	r5, r1
 8011ce4:	3204      	adds	r2, #4
 8011ce6:	4623      	mov	r3, r4
 8011ce8:	42b2      	cmp	r2, r6
 8011cea:	4617      	mov	r7, r2
 8011cec:	d30c      	bcc.n	8011d08 <rshift+0x5c>
 8011cee:	601d      	str	r5, [r3, #0]
 8011cf0:	b105      	cbz	r5, 8011cf4 <rshift+0x48>
 8011cf2:	3304      	adds	r3, #4
 8011cf4:	1b1a      	subs	r2, r3, r4
 8011cf6:	42a3      	cmp	r3, r4
 8011cf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011cfc:	bf08      	it	eq
 8011cfe:	2300      	moveq	r3, #0
 8011d00:	6102      	str	r2, [r0, #16]
 8011d02:	bf08      	it	eq
 8011d04:	6143      	streq	r3, [r0, #20]
 8011d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d08:	683f      	ldr	r7, [r7, #0]
 8011d0a:	fa07 f70c 	lsl.w	r7, r7, ip
 8011d0e:	433d      	orrs	r5, r7
 8011d10:	f843 5b04 	str.w	r5, [r3], #4
 8011d14:	f852 5b04 	ldr.w	r5, [r2], #4
 8011d18:	40cd      	lsrs	r5, r1
 8011d1a:	e7e5      	b.n	8011ce8 <rshift+0x3c>
 8011d1c:	4623      	mov	r3, r4
 8011d1e:	e7e9      	b.n	8011cf4 <rshift+0x48>

08011d20 <__hexdig_fun>:
 8011d20:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011d24:	2b09      	cmp	r3, #9
 8011d26:	d802      	bhi.n	8011d2e <__hexdig_fun+0xe>
 8011d28:	3820      	subs	r0, #32
 8011d2a:	b2c0      	uxtb	r0, r0
 8011d2c:	4770      	bx	lr
 8011d2e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011d32:	2b05      	cmp	r3, #5
 8011d34:	d801      	bhi.n	8011d3a <__hexdig_fun+0x1a>
 8011d36:	3847      	subs	r0, #71	; 0x47
 8011d38:	e7f7      	b.n	8011d2a <__hexdig_fun+0xa>
 8011d3a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011d3e:	2b05      	cmp	r3, #5
 8011d40:	d801      	bhi.n	8011d46 <__hexdig_fun+0x26>
 8011d42:	3827      	subs	r0, #39	; 0x27
 8011d44:	e7f1      	b.n	8011d2a <__hexdig_fun+0xa>
 8011d46:	2000      	movs	r0, #0
 8011d48:	4770      	bx	lr

08011d4a <__gethex>:
 8011d4a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d4e:	b08b      	sub	sp, #44	; 0x2c
 8011d50:	468a      	mov	sl, r1
 8011d52:	9002      	str	r0, [sp, #8]
 8011d54:	9816      	ldr	r0, [sp, #88]	; 0x58
 8011d56:	9306      	str	r3, [sp, #24]
 8011d58:	4690      	mov	r8, r2
 8011d5a:	f000 fad0 	bl	80122fe <__localeconv_l>
 8011d5e:	6803      	ldr	r3, [r0, #0]
 8011d60:	9303      	str	r3, [sp, #12]
 8011d62:	4618      	mov	r0, r3
 8011d64:	f7ee fa54 	bl	8000210 <strlen>
 8011d68:	9b03      	ldr	r3, [sp, #12]
 8011d6a:	9001      	str	r0, [sp, #4]
 8011d6c:	4403      	add	r3, r0
 8011d6e:	f04f 0b00 	mov.w	fp, #0
 8011d72:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011d76:	9307      	str	r3, [sp, #28]
 8011d78:	f8da 3000 	ldr.w	r3, [sl]
 8011d7c:	3302      	adds	r3, #2
 8011d7e:	461f      	mov	r7, r3
 8011d80:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011d84:	2830      	cmp	r0, #48	; 0x30
 8011d86:	d06c      	beq.n	8011e62 <__gethex+0x118>
 8011d88:	f7ff ffca 	bl	8011d20 <__hexdig_fun>
 8011d8c:	4604      	mov	r4, r0
 8011d8e:	2800      	cmp	r0, #0
 8011d90:	d16a      	bne.n	8011e68 <__gethex+0x11e>
 8011d92:	9a01      	ldr	r2, [sp, #4]
 8011d94:	9903      	ldr	r1, [sp, #12]
 8011d96:	4638      	mov	r0, r7
 8011d98:	f001 f9b9 	bl	801310e <strncmp>
 8011d9c:	2800      	cmp	r0, #0
 8011d9e:	d166      	bne.n	8011e6e <__gethex+0x124>
 8011da0:	9b01      	ldr	r3, [sp, #4]
 8011da2:	5cf8      	ldrb	r0, [r7, r3]
 8011da4:	18fe      	adds	r6, r7, r3
 8011da6:	f7ff ffbb 	bl	8011d20 <__hexdig_fun>
 8011daa:	2800      	cmp	r0, #0
 8011dac:	d062      	beq.n	8011e74 <__gethex+0x12a>
 8011dae:	4633      	mov	r3, r6
 8011db0:	7818      	ldrb	r0, [r3, #0]
 8011db2:	2830      	cmp	r0, #48	; 0x30
 8011db4:	461f      	mov	r7, r3
 8011db6:	f103 0301 	add.w	r3, r3, #1
 8011dba:	d0f9      	beq.n	8011db0 <__gethex+0x66>
 8011dbc:	f7ff ffb0 	bl	8011d20 <__hexdig_fun>
 8011dc0:	fab0 f580 	clz	r5, r0
 8011dc4:	096d      	lsrs	r5, r5, #5
 8011dc6:	4634      	mov	r4, r6
 8011dc8:	f04f 0b01 	mov.w	fp, #1
 8011dcc:	463a      	mov	r2, r7
 8011dce:	4616      	mov	r6, r2
 8011dd0:	3201      	adds	r2, #1
 8011dd2:	7830      	ldrb	r0, [r6, #0]
 8011dd4:	f7ff ffa4 	bl	8011d20 <__hexdig_fun>
 8011dd8:	2800      	cmp	r0, #0
 8011dda:	d1f8      	bne.n	8011dce <__gethex+0x84>
 8011ddc:	9a01      	ldr	r2, [sp, #4]
 8011dde:	9903      	ldr	r1, [sp, #12]
 8011de0:	4630      	mov	r0, r6
 8011de2:	f001 f994 	bl	801310e <strncmp>
 8011de6:	b950      	cbnz	r0, 8011dfe <__gethex+0xb4>
 8011de8:	b954      	cbnz	r4, 8011e00 <__gethex+0xb6>
 8011dea:	9b01      	ldr	r3, [sp, #4]
 8011dec:	18f4      	adds	r4, r6, r3
 8011dee:	4622      	mov	r2, r4
 8011df0:	4616      	mov	r6, r2
 8011df2:	3201      	adds	r2, #1
 8011df4:	7830      	ldrb	r0, [r6, #0]
 8011df6:	f7ff ff93 	bl	8011d20 <__hexdig_fun>
 8011dfa:	2800      	cmp	r0, #0
 8011dfc:	d1f8      	bne.n	8011df0 <__gethex+0xa6>
 8011dfe:	b10c      	cbz	r4, 8011e04 <__gethex+0xba>
 8011e00:	1ba4      	subs	r4, r4, r6
 8011e02:	00a4      	lsls	r4, r4, #2
 8011e04:	7833      	ldrb	r3, [r6, #0]
 8011e06:	2b50      	cmp	r3, #80	; 0x50
 8011e08:	d001      	beq.n	8011e0e <__gethex+0xc4>
 8011e0a:	2b70      	cmp	r3, #112	; 0x70
 8011e0c:	d140      	bne.n	8011e90 <__gethex+0x146>
 8011e0e:	7873      	ldrb	r3, [r6, #1]
 8011e10:	2b2b      	cmp	r3, #43	; 0x2b
 8011e12:	d031      	beq.n	8011e78 <__gethex+0x12e>
 8011e14:	2b2d      	cmp	r3, #45	; 0x2d
 8011e16:	d033      	beq.n	8011e80 <__gethex+0x136>
 8011e18:	1c71      	adds	r1, r6, #1
 8011e1a:	f04f 0900 	mov.w	r9, #0
 8011e1e:	7808      	ldrb	r0, [r1, #0]
 8011e20:	f7ff ff7e 	bl	8011d20 <__hexdig_fun>
 8011e24:	1e43      	subs	r3, r0, #1
 8011e26:	b2db      	uxtb	r3, r3
 8011e28:	2b18      	cmp	r3, #24
 8011e2a:	d831      	bhi.n	8011e90 <__gethex+0x146>
 8011e2c:	f1a0 0210 	sub.w	r2, r0, #16
 8011e30:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011e34:	f7ff ff74 	bl	8011d20 <__hexdig_fun>
 8011e38:	1e43      	subs	r3, r0, #1
 8011e3a:	b2db      	uxtb	r3, r3
 8011e3c:	2b18      	cmp	r3, #24
 8011e3e:	d922      	bls.n	8011e86 <__gethex+0x13c>
 8011e40:	f1b9 0f00 	cmp.w	r9, #0
 8011e44:	d000      	beq.n	8011e48 <__gethex+0xfe>
 8011e46:	4252      	negs	r2, r2
 8011e48:	4414      	add	r4, r2
 8011e4a:	f8ca 1000 	str.w	r1, [sl]
 8011e4e:	b30d      	cbz	r5, 8011e94 <__gethex+0x14a>
 8011e50:	f1bb 0f00 	cmp.w	fp, #0
 8011e54:	bf0c      	ite	eq
 8011e56:	2706      	moveq	r7, #6
 8011e58:	2700      	movne	r7, #0
 8011e5a:	4638      	mov	r0, r7
 8011e5c:	b00b      	add	sp, #44	; 0x2c
 8011e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e62:	f10b 0b01 	add.w	fp, fp, #1
 8011e66:	e78a      	b.n	8011d7e <__gethex+0x34>
 8011e68:	2500      	movs	r5, #0
 8011e6a:	462c      	mov	r4, r5
 8011e6c:	e7ae      	b.n	8011dcc <__gethex+0x82>
 8011e6e:	463e      	mov	r6, r7
 8011e70:	2501      	movs	r5, #1
 8011e72:	e7c7      	b.n	8011e04 <__gethex+0xba>
 8011e74:	4604      	mov	r4, r0
 8011e76:	e7fb      	b.n	8011e70 <__gethex+0x126>
 8011e78:	f04f 0900 	mov.w	r9, #0
 8011e7c:	1cb1      	adds	r1, r6, #2
 8011e7e:	e7ce      	b.n	8011e1e <__gethex+0xd4>
 8011e80:	f04f 0901 	mov.w	r9, #1
 8011e84:	e7fa      	b.n	8011e7c <__gethex+0x132>
 8011e86:	230a      	movs	r3, #10
 8011e88:	fb03 0202 	mla	r2, r3, r2, r0
 8011e8c:	3a10      	subs	r2, #16
 8011e8e:	e7cf      	b.n	8011e30 <__gethex+0xe6>
 8011e90:	4631      	mov	r1, r6
 8011e92:	e7da      	b.n	8011e4a <__gethex+0x100>
 8011e94:	1bf3      	subs	r3, r6, r7
 8011e96:	3b01      	subs	r3, #1
 8011e98:	4629      	mov	r1, r5
 8011e9a:	2b07      	cmp	r3, #7
 8011e9c:	dc49      	bgt.n	8011f32 <__gethex+0x1e8>
 8011e9e:	9802      	ldr	r0, [sp, #8]
 8011ea0:	f000 fa52 	bl	8012348 <_Balloc>
 8011ea4:	9b01      	ldr	r3, [sp, #4]
 8011ea6:	f100 0914 	add.w	r9, r0, #20
 8011eaa:	f04f 0b00 	mov.w	fp, #0
 8011eae:	f1c3 0301 	rsb	r3, r3, #1
 8011eb2:	4605      	mov	r5, r0
 8011eb4:	f8cd 9010 	str.w	r9, [sp, #16]
 8011eb8:	46da      	mov	sl, fp
 8011eba:	9308      	str	r3, [sp, #32]
 8011ebc:	42b7      	cmp	r7, r6
 8011ebe:	d33b      	bcc.n	8011f38 <__gethex+0x1ee>
 8011ec0:	9804      	ldr	r0, [sp, #16]
 8011ec2:	f840 ab04 	str.w	sl, [r0], #4
 8011ec6:	eba0 0009 	sub.w	r0, r0, r9
 8011eca:	1080      	asrs	r0, r0, #2
 8011ecc:	6128      	str	r0, [r5, #16]
 8011ece:	0147      	lsls	r7, r0, #5
 8011ed0:	4650      	mov	r0, sl
 8011ed2:	f000 fafd 	bl	80124d0 <__hi0bits>
 8011ed6:	f8d8 6000 	ldr.w	r6, [r8]
 8011eda:	1a3f      	subs	r7, r7, r0
 8011edc:	42b7      	cmp	r7, r6
 8011ede:	dd64      	ble.n	8011faa <__gethex+0x260>
 8011ee0:	1bbf      	subs	r7, r7, r6
 8011ee2:	4639      	mov	r1, r7
 8011ee4:	4628      	mov	r0, r5
 8011ee6:	f000 fe0d 	bl	8012b04 <__any_on>
 8011eea:	4682      	mov	sl, r0
 8011eec:	b178      	cbz	r0, 8011f0e <__gethex+0x1c4>
 8011eee:	1e7b      	subs	r3, r7, #1
 8011ef0:	1159      	asrs	r1, r3, #5
 8011ef2:	f003 021f 	and.w	r2, r3, #31
 8011ef6:	f04f 0a01 	mov.w	sl, #1
 8011efa:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011efe:	fa0a f202 	lsl.w	r2, sl, r2
 8011f02:	420a      	tst	r2, r1
 8011f04:	d003      	beq.n	8011f0e <__gethex+0x1c4>
 8011f06:	4553      	cmp	r3, sl
 8011f08:	dc46      	bgt.n	8011f98 <__gethex+0x24e>
 8011f0a:	f04f 0a02 	mov.w	sl, #2
 8011f0e:	4639      	mov	r1, r7
 8011f10:	4628      	mov	r0, r5
 8011f12:	f7ff fecb 	bl	8011cac <rshift>
 8011f16:	443c      	add	r4, r7
 8011f18:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011f1c:	42a3      	cmp	r3, r4
 8011f1e:	da52      	bge.n	8011fc6 <__gethex+0x27c>
 8011f20:	4629      	mov	r1, r5
 8011f22:	9802      	ldr	r0, [sp, #8]
 8011f24:	f000 fa44 	bl	80123b0 <_Bfree>
 8011f28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	6013      	str	r3, [r2, #0]
 8011f2e:	27a3      	movs	r7, #163	; 0xa3
 8011f30:	e793      	b.n	8011e5a <__gethex+0x110>
 8011f32:	3101      	adds	r1, #1
 8011f34:	105b      	asrs	r3, r3, #1
 8011f36:	e7b0      	b.n	8011e9a <__gethex+0x150>
 8011f38:	1e73      	subs	r3, r6, #1
 8011f3a:	9305      	str	r3, [sp, #20]
 8011f3c:	9a07      	ldr	r2, [sp, #28]
 8011f3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011f42:	4293      	cmp	r3, r2
 8011f44:	d018      	beq.n	8011f78 <__gethex+0x22e>
 8011f46:	f1bb 0f20 	cmp.w	fp, #32
 8011f4a:	d107      	bne.n	8011f5c <__gethex+0x212>
 8011f4c:	9b04      	ldr	r3, [sp, #16]
 8011f4e:	f8c3 a000 	str.w	sl, [r3]
 8011f52:	3304      	adds	r3, #4
 8011f54:	f04f 0a00 	mov.w	sl, #0
 8011f58:	9304      	str	r3, [sp, #16]
 8011f5a:	46d3      	mov	fp, sl
 8011f5c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011f60:	f7ff fede 	bl	8011d20 <__hexdig_fun>
 8011f64:	f000 000f 	and.w	r0, r0, #15
 8011f68:	fa00 f00b 	lsl.w	r0, r0, fp
 8011f6c:	ea4a 0a00 	orr.w	sl, sl, r0
 8011f70:	f10b 0b04 	add.w	fp, fp, #4
 8011f74:	9b05      	ldr	r3, [sp, #20]
 8011f76:	e00d      	b.n	8011f94 <__gethex+0x24a>
 8011f78:	9b05      	ldr	r3, [sp, #20]
 8011f7a:	9a08      	ldr	r2, [sp, #32]
 8011f7c:	4413      	add	r3, r2
 8011f7e:	42bb      	cmp	r3, r7
 8011f80:	d3e1      	bcc.n	8011f46 <__gethex+0x1fc>
 8011f82:	4618      	mov	r0, r3
 8011f84:	9a01      	ldr	r2, [sp, #4]
 8011f86:	9903      	ldr	r1, [sp, #12]
 8011f88:	9309      	str	r3, [sp, #36]	; 0x24
 8011f8a:	f001 f8c0 	bl	801310e <strncmp>
 8011f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f90:	2800      	cmp	r0, #0
 8011f92:	d1d8      	bne.n	8011f46 <__gethex+0x1fc>
 8011f94:	461e      	mov	r6, r3
 8011f96:	e791      	b.n	8011ebc <__gethex+0x172>
 8011f98:	1eb9      	subs	r1, r7, #2
 8011f9a:	4628      	mov	r0, r5
 8011f9c:	f000 fdb2 	bl	8012b04 <__any_on>
 8011fa0:	2800      	cmp	r0, #0
 8011fa2:	d0b2      	beq.n	8011f0a <__gethex+0x1c0>
 8011fa4:	f04f 0a03 	mov.w	sl, #3
 8011fa8:	e7b1      	b.n	8011f0e <__gethex+0x1c4>
 8011faa:	da09      	bge.n	8011fc0 <__gethex+0x276>
 8011fac:	1bf7      	subs	r7, r6, r7
 8011fae:	4629      	mov	r1, r5
 8011fb0:	463a      	mov	r2, r7
 8011fb2:	9802      	ldr	r0, [sp, #8]
 8011fb4:	f000 fbc8 	bl	8012748 <__lshift>
 8011fb8:	1be4      	subs	r4, r4, r7
 8011fba:	4605      	mov	r5, r0
 8011fbc:	f100 0914 	add.w	r9, r0, #20
 8011fc0:	f04f 0a00 	mov.w	sl, #0
 8011fc4:	e7a8      	b.n	8011f18 <__gethex+0x1ce>
 8011fc6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011fca:	42a0      	cmp	r0, r4
 8011fcc:	dd6a      	ble.n	80120a4 <__gethex+0x35a>
 8011fce:	1b04      	subs	r4, r0, r4
 8011fd0:	42a6      	cmp	r6, r4
 8011fd2:	dc2e      	bgt.n	8012032 <__gethex+0x2e8>
 8011fd4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011fd8:	2b02      	cmp	r3, #2
 8011fda:	d022      	beq.n	8012022 <__gethex+0x2d8>
 8011fdc:	2b03      	cmp	r3, #3
 8011fde:	d024      	beq.n	801202a <__gethex+0x2e0>
 8011fe0:	2b01      	cmp	r3, #1
 8011fe2:	d115      	bne.n	8012010 <__gethex+0x2c6>
 8011fe4:	42a6      	cmp	r6, r4
 8011fe6:	d113      	bne.n	8012010 <__gethex+0x2c6>
 8011fe8:	2e01      	cmp	r6, #1
 8011fea:	dc0b      	bgt.n	8012004 <__gethex+0x2ba>
 8011fec:	9a06      	ldr	r2, [sp, #24]
 8011fee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011ff2:	6013      	str	r3, [r2, #0]
 8011ff4:	2301      	movs	r3, #1
 8011ff6:	612b      	str	r3, [r5, #16]
 8011ff8:	f8c9 3000 	str.w	r3, [r9]
 8011ffc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ffe:	2762      	movs	r7, #98	; 0x62
 8012000:	601d      	str	r5, [r3, #0]
 8012002:	e72a      	b.n	8011e5a <__gethex+0x110>
 8012004:	1e71      	subs	r1, r6, #1
 8012006:	4628      	mov	r0, r5
 8012008:	f000 fd7c 	bl	8012b04 <__any_on>
 801200c:	2800      	cmp	r0, #0
 801200e:	d1ed      	bne.n	8011fec <__gethex+0x2a2>
 8012010:	4629      	mov	r1, r5
 8012012:	9802      	ldr	r0, [sp, #8]
 8012014:	f000 f9cc 	bl	80123b0 <_Bfree>
 8012018:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801201a:	2300      	movs	r3, #0
 801201c:	6013      	str	r3, [r2, #0]
 801201e:	2750      	movs	r7, #80	; 0x50
 8012020:	e71b      	b.n	8011e5a <__gethex+0x110>
 8012022:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012024:	2b00      	cmp	r3, #0
 8012026:	d0e1      	beq.n	8011fec <__gethex+0x2a2>
 8012028:	e7f2      	b.n	8012010 <__gethex+0x2c6>
 801202a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801202c:	2b00      	cmp	r3, #0
 801202e:	d1dd      	bne.n	8011fec <__gethex+0x2a2>
 8012030:	e7ee      	b.n	8012010 <__gethex+0x2c6>
 8012032:	1e67      	subs	r7, r4, #1
 8012034:	f1ba 0f00 	cmp.w	sl, #0
 8012038:	d131      	bne.n	801209e <__gethex+0x354>
 801203a:	b127      	cbz	r7, 8012046 <__gethex+0x2fc>
 801203c:	4639      	mov	r1, r7
 801203e:	4628      	mov	r0, r5
 8012040:	f000 fd60 	bl	8012b04 <__any_on>
 8012044:	4682      	mov	sl, r0
 8012046:	117a      	asrs	r2, r7, #5
 8012048:	2301      	movs	r3, #1
 801204a:	f007 071f 	and.w	r7, r7, #31
 801204e:	fa03 f707 	lsl.w	r7, r3, r7
 8012052:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8012056:	4621      	mov	r1, r4
 8012058:	421f      	tst	r7, r3
 801205a:	4628      	mov	r0, r5
 801205c:	bf18      	it	ne
 801205e:	f04a 0a02 	orrne.w	sl, sl, #2
 8012062:	1b36      	subs	r6, r6, r4
 8012064:	f7ff fe22 	bl	8011cac <rshift>
 8012068:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801206c:	2702      	movs	r7, #2
 801206e:	f1ba 0f00 	cmp.w	sl, #0
 8012072:	d048      	beq.n	8012106 <__gethex+0x3bc>
 8012074:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012078:	2b02      	cmp	r3, #2
 801207a:	d015      	beq.n	80120a8 <__gethex+0x35e>
 801207c:	2b03      	cmp	r3, #3
 801207e:	d017      	beq.n	80120b0 <__gethex+0x366>
 8012080:	2b01      	cmp	r3, #1
 8012082:	d109      	bne.n	8012098 <__gethex+0x34e>
 8012084:	f01a 0f02 	tst.w	sl, #2
 8012088:	d006      	beq.n	8012098 <__gethex+0x34e>
 801208a:	f8d9 3000 	ldr.w	r3, [r9]
 801208e:	ea4a 0a03 	orr.w	sl, sl, r3
 8012092:	f01a 0f01 	tst.w	sl, #1
 8012096:	d10e      	bne.n	80120b6 <__gethex+0x36c>
 8012098:	f047 0710 	orr.w	r7, r7, #16
 801209c:	e033      	b.n	8012106 <__gethex+0x3bc>
 801209e:	f04f 0a01 	mov.w	sl, #1
 80120a2:	e7d0      	b.n	8012046 <__gethex+0x2fc>
 80120a4:	2701      	movs	r7, #1
 80120a6:	e7e2      	b.n	801206e <__gethex+0x324>
 80120a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80120aa:	f1c3 0301 	rsb	r3, r3, #1
 80120ae:	9315      	str	r3, [sp, #84]	; 0x54
 80120b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d0f0      	beq.n	8012098 <__gethex+0x34e>
 80120b6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80120ba:	f105 0314 	add.w	r3, r5, #20
 80120be:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80120c2:	eb03 010a 	add.w	r1, r3, sl
 80120c6:	f04f 0c00 	mov.w	ip, #0
 80120ca:	4618      	mov	r0, r3
 80120cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80120d0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80120d4:	d01c      	beq.n	8012110 <__gethex+0x3c6>
 80120d6:	3201      	adds	r2, #1
 80120d8:	6002      	str	r2, [r0, #0]
 80120da:	2f02      	cmp	r7, #2
 80120dc:	f105 0314 	add.w	r3, r5, #20
 80120e0:	d138      	bne.n	8012154 <__gethex+0x40a>
 80120e2:	f8d8 2000 	ldr.w	r2, [r8]
 80120e6:	3a01      	subs	r2, #1
 80120e8:	42b2      	cmp	r2, r6
 80120ea:	d10a      	bne.n	8012102 <__gethex+0x3b8>
 80120ec:	1171      	asrs	r1, r6, #5
 80120ee:	2201      	movs	r2, #1
 80120f0:	f006 061f 	and.w	r6, r6, #31
 80120f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80120f8:	fa02 f606 	lsl.w	r6, r2, r6
 80120fc:	421e      	tst	r6, r3
 80120fe:	bf18      	it	ne
 8012100:	4617      	movne	r7, r2
 8012102:	f047 0720 	orr.w	r7, r7, #32
 8012106:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012108:	601d      	str	r5, [r3, #0]
 801210a:	9b06      	ldr	r3, [sp, #24]
 801210c:	601c      	str	r4, [r3, #0]
 801210e:	e6a4      	b.n	8011e5a <__gethex+0x110>
 8012110:	4299      	cmp	r1, r3
 8012112:	f843 cc04 	str.w	ip, [r3, #-4]
 8012116:	d8d8      	bhi.n	80120ca <__gethex+0x380>
 8012118:	68ab      	ldr	r3, [r5, #8]
 801211a:	4599      	cmp	r9, r3
 801211c:	db12      	blt.n	8012144 <__gethex+0x3fa>
 801211e:	6869      	ldr	r1, [r5, #4]
 8012120:	9802      	ldr	r0, [sp, #8]
 8012122:	3101      	adds	r1, #1
 8012124:	f000 f910 	bl	8012348 <_Balloc>
 8012128:	692a      	ldr	r2, [r5, #16]
 801212a:	3202      	adds	r2, #2
 801212c:	f105 010c 	add.w	r1, r5, #12
 8012130:	4683      	mov	fp, r0
 8012132:	0092      	lsls	r2, r2, #2
 8012134:	300c      	adds	r0, #12
 8012136:	f7fd f8b3 	bl	800f2a0 <memcpy>
 801213a:	4629      	mov	r1, r5
 801213c:	9802      	ldr	r0, [sp, #8]
 801213e:	f000 f937 	bl	80123b0 <_Bfree>
 8012142:	465d      	mov	r5, fp
 8012144:	692b      	ldr	r3, [r5, #16]
 8012146:	1c5a      	adds	r2, r3, #1
 8012148:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801214c:	612a      	str	r2, [r5, #16]
 801214e:	2201      	movs	r2, #1
 8012150:	615a      	str	r2, [r3, #20]
 8012152:	e7c2      	b.n	80120da <__gethex+0x390>
 8012154:	692a      	ldr	r2, [r5, #16]
 8012156:	454a      	cmp	r2, r9
 8012158:	dd0b      	ble.n	8012172 <__gethex+0x428>
 801215a:	2101      	movs	r1, #1
 801215c:	4628      	mov	r0, r5
 801215e:	f7ff fda5 	bl	8011cac <rshift>
 8012162:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012166:	3401      	adds	r4, #1
 8012168:	42a3      	cmp	r3, r4
 801216a:	f6ff aed9 	blt.w	8011f20 <__gethex+0x1d6>
 801216e:	2701      	movs	r7, #1
 8012170:	e7c7      	b.n	8012102 <__gethex+0x3b8>
 8012172:	f016 061f 	ands.w	r6, r6, #31
 8012176:	d0fa      	beq.n	801216e <__gethex+0x424>
 8012178:	449a      	add	sl, r3
 801217a:	f1c6 0620 	rsb	r6, r6, #32
 801217e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8012182:	f000 f9a5 	bl	80124d0 <__hi0bits>
 8012186:	42b0      	cmp	r0, r6
 8012188:	dbe7      	blt.n	801215a <__gethex+0x410>
 801218a:	e7f0      	b.n	801216e <__gethex+0x424>

0801218c <L_shift>:
 801218c:	f1c2 0208 	rsb	r2, r2, #8
 8012190:	0092      	lsls	r2, r2, #2
 8012192:	b570      	push	{r4, r5, r6, lr}
 8012194:	f1c2 0620 	rsb	r6, r2, #32
 8012198:	6843      	ldr	r3, [r0, #4]
 801219a:	6804      	ldr	r4, [r0, #0]
 801219c:	fa03 f506 	lsl.w	r5, r3, r6
 80121a0:	432c      	orrs	r4, r5
 80121a2:	40d3      	lsrs	r3, r2
 80121a4:	6004      	str	r4, [r0, #0]
 80121a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80121aa:	4288      	cmp	r0, r1
 80121ac:	d3f4      	bcc.n	8012198 <L_shift+0xc>
 80121ae:	bd70      	pop	{r4, r5, r6, pc}

080121b0 <__match>:
 80121b0:	b530      	push	{r4, r5, lr}
 80121b2:	6803      	ldr	r3, [r0, #0]
 80121b4:	3301      	adds	r3, #1
 80121b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80121ba:	b914      	cbnz	r4, 80121c2 <__match+0x12>
 80121bc:	6003      	str	r3, [r0, #0]
 80121be:	2001      	movs	r0, #1
 80121c0:	bd30      	pop	{r4, r5, pc}
 80121c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80121ca:	2d19      	cmp	r5, #25
 80121cc:	bf98      	it	ls
 80121ce:	3220      	addls	r2, #32
 80121d0:	42a2      	cmp	r2, r4
 80121d2:	d0f0      	beq.n	80121b6 <__match+0x6>
 80121d4:	2000      	movs	r0, #0
 80121d6:	e7f3      	b.n	80121c0 <__match+0x10>

080121d8 <__hexnan>:
 80121d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121dc:	680b      	ldr	r3, [r1, #0]
 80121de:	6801      	ldr	r1, [r0, #0]
 80121e0:	115f      	asrs	r7, r3, #5
 80121e2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80121e6:	f013 031f 	ands.w	r3, r3, #31
 80121ea:	b087      	sub	sp, #28
 80121ec:	bf18      	it	ne
 80121ee:	3704      	addne	r7, #4
 80121f0:	2500      	movs	r5, #0
 80121f2:	1f3e      	subs	r6, r7, #4
 80121f4:	4682      	mov	sl, r0
 80121f6:	4690      	mov	r8, r2
 80121f8:	9301      	str	r3, [sp, #4]
 80121fa:	f847 5c04 	str.w	r5, [r7, #-4]
 80121fe:	46b1      	mov	r9, r6
 8012200:	4634      	mov	r4, r6
 8012202:	9502      	str	r5, [sp, #8]
 8012204:	46ab      	mov	fp, r5
 8012206:	784a      	ldrb	r2, [r1, #1]
 8012208:	1c4b      	adds	r3, r1, #1
 801220a:	9303      	str	r3, [sp, #12]
 801220c:	b342      	cbz	r2, 8012260 <__hexnan+0x88>
 801220e:	4610      	mov	r0, r2
 8012210:	9105      	str	r1, [sp, #20]
 8012212:	9204      	str	r2, [sp, #16]
 8012214:	f7ff fd84 	bl	8011d20 <__hexdig_fun>
 8012218:	2800      	cmp	r0, #0
 801221a:	d143      	bne.n	80122a4 <__hexnan+0xcc>
 801221c:	9a04      	ldr	r2, [sp, #16]
 801221e:	9905      	ldr	r1, [sp, #20]
 8012220:	2a20      	cmp	r2, #32
 8012222:	d818      	bhi.n	8012256 <__hexnan+0x7e>
 8012224:	9b02      	ldr	r3, [sp, #8]
 8012226:	459b      	cmp	fp, r3
 8012228:	dd13      	ble.n	8012252 <__hexnan+0x7a>
 801222a:	454c      	cmp	r4, r9
 801222c:	d206      	bcs.n	801223c <__hexnan+0x64>
 801222e:	2d07      	cmp	r5, #7
 8012230:	dc04      	bgt.n	801223c <__hexnan+0x64>
 8012232:	462a      	mov	r2, r5
 8012234:	4649      	mov	r1, r9
 8012236:	4620      	mov	r0, r4
 8012238:	f7ff ffa8 	bl	801218c <L_shift>
 801223c:	4544      	cmp	r4, r8
 801223e:	d944      	bls.n	80122ca <__hexnan+0xf2>
 8012240:	2300      	movs	r3, #0
 8012242:	f1a4 0904 	sub.w	r9, r4, #4
 8012246:	f844 3c04 	str.w	r3, [r4, #-4]
 801224a:	f8cd b008 	str.w	fp, [sp, #8]
 801224e:	464c      	mov	r4, r9
 8012250:	461d      	mov	r5, r3
 8012252:	9903      	ldr	r1, [sp, #12]
 8012254:	e7d7      	b.n	8012206 <__hexnan+0x2e>
 8012256:	2a29      	cmp	r2, #41	; 0x29
 8012258:	d14a      	bne.n	80122f0 <__hexnan+0x118>
 801225a:	3102      	adds	r1, #2
 801225c:	f8ca 1000 	str.w	r1, [sl]
 8012260:	f1bb 0f00 	cmp.w	fp, #0
 8012264:	d044      	beq.n	80122f0 <__hexnan+0x118>
 8012266:	454c      	cmp	r4, r9
 8012268:	d206      	bcs.n	8012278 <__hexnan+0xa0>
 801226a:	2d07      	cmp	r5, #7
 801226c:	dc04      	bgt.n	8012278 <__hexnan+0xa0>
 801226e:	462a      	mov	r2, r5
 8012270:	4649      	mov	r1, r9
 8012272:	4620      	mov	r0, r4
 8012274:	f7ff ff8a 	bl	801218c <L_shift>
 8012278:	4544      	cmp	r4, r8
 801227a:	d928      	bls.n	80122ce <__hexnan+0xf6>
 801227c:	4643      	mov	r3, r8
 801227e:	f854 2b04 	ldr.w	r2, [r4], #4
 8012282:	f843 2b04 	str.w	r2, [r3], #4
 8012286:	42a6      	cmp	r6, r4
 8012288:	d2f9      	bcs.n	801227e <__hexnan+0xa6>
 801228a:	2200      	movs	r2, #0
 801228c:	f843 2b04 	str.w	r2, [r3], #4
 8012290:	429e      	cmp	r6, r3
 8012292:	d2fb      	bcs.n	801228c <__hexnan+0xb4>
 8012294:	6833      	ldr	r3, [r6, #0]
 8012296:	b91b      	cbnz	r3, 80122a0 <__hexnan+0xc8>
 8012298:	4546      	cmp	r6, r8
 801229a:	d127      	bne.n	80122ec <__hexnan+0x114>
 801229c:	2301      	movs	r3, #1
 801229e:	6033      	str	r3, [r6, #0]
 80122a0:	2005      	movs	r0, #5
 80122a2:	e026      	b.n	80122f2 <__hexnan+0x11a>
 80122a4:	3501      	adds	r5, #1
 80122a6:	2d08      	cmp	r5, #8
 80122a8:	f10b 0b01 	add.w	fp, fp, #1
 80122ac:	dd06      	ble.n	80122bc <__hexnan+0xe4>
 80122ae:	4544      	cmp	r4, r8
 80122b0:	d9cf      	bls.n	8012252 <__hexnan+0x7a>
 80122b2:	2300      	movs	r3, #0
 80122b4:	f844 3c04 	str.w	r3, [r4, #-4]
 80122b8:	2501      	movs	r5, #1
 80122ba:	3c04      	subs	r4, #4
 80122bc:	6822      	ldr	r2, [r4, #0]
 80122be:	f000 000f 	and.w	r0, r0, #15
 80122c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80122c6:	6020      	str	r0, [r4, #0]
 80122c8:	e7c3      	b.n	8012252 <__hexnan+0x7a>
 80122ca:	2508      	movs	r5, #8
 80122cc:	e7c1      	b.n	8012252 <__hexnan+0x7a>
 80122ce:	9b01      	ldr	r3, [sp, #4]
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d0df      	beq.n	8012294 <__hexnan+0xbc>
 80122d4:	f04f 32ff 	mov.w	r2, #4294967295
 80122d8:	f1c3 0320 	rsb	r3, r3, #32
 80122dc:	fa22 f303 	lsr.w	r3, r2, r3
 80122e0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80122e4:	401a      	ands	r2, r3
 80122e6:	f847 2c04 	str.w	r2, [r7, #-4]
 80122ea:	e7d3      	b.n	8012294 <__hexnan+0xbc>
 80122ec:	3e04      	subs	r6, #4
 80122ee:	e7d1      	b.n	8012294 <__hexnan+0xbc>
 80122f0:	2004      	movs	r0, #4
 80122f2:	b007      	add	sp, #28
 80122f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080122f8 <__locale_ctype_ptr_l>:
 80122f8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80122fc:	4770      	bx	lr

080122fe <__localeconv_l>:
 80122fe:	30f0      	adds	r0, #240	; 0xf0
 8012300:	4770      	bx	lr
	...

08012304 <_localeconv_r>:
 8012304:	4b04      	ldr	r3, [pc, #16]	; (8012318 <_localeconv_r+0x14>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	6a18      	ldr	r0, [r3, #32]
 801230a:	4b04      	ldr	r3, [pc, #16]	; (801231c <_localeconv_r+0x18>)
 801230c:	2800      	cmp	r0, #0
 801230e:	bf08      	it	eq
 8012310:	4618      	moveq	r0, r3
 8012312:	30f0      	adds	r0, #240	; 0xf0
 8012314:	4770      	bx	lr
 8012316:	bf00      	nop
 8012318:	2000064c 	.word	0x2000064c
 801231c:	200006b0 	.word	0x200006b0

08012320 <__ascii_mbtowc>:
 8012320:	b082      	sub	sp, #8
 8012322:	b901      	cbnz	r1, 8012326 <__ascii_mbtowc+0x6>
 8012324:	a901      	add	r1, sp, #4
 8012326:	b142      	cbz	r2, 801233a <__ascii_mbtowc+0x1a>
 8012328:	b14b      	cbz	r3, 801233e <__ascii_mbtowc+0x1e>
 801232a:	7813      	ldrb	r3, [r2, #0]
 801232c:	600b      	str	r3, [r1, #0]
 801232e:	7812      	ldrb	r2, [r2, #0]
 8012330:	1c10      	adds	r0, r2, #0
 8012332:	bf18      	it	ne
 8012334:	2001      	movne	r0, #1
 8012336:	b002      	add	sp, #8
 8012338:	4770      	bx	lr
 801233a:	4610      	mov	r0, r2
 801233c:	e7fb      	b.n	8012336 <__ascii_mbtowc+0x16>
 801233e:	f06f 0001 	mvn.w	r0, #1
 8012342:	e7f8      	b.n	8012336 <__ascii_mbtowc+0x16>

08012344 <__malloc_lock>:
 8012344:	4770      	bx	lr

08012346 <__malloc_unlock>:
 8012346:	4770      	bx	lr

08012348 <_Balloc>:
 8012348:	b570      	push	{r4, r5, r6, lr}
 801234a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801234c:	4604      	mov	r4, r0
 801234e:	460e      	mov	r6, r1
 8012350:	b93d      	cbnz	r5, 8012362 <_Balloc+0x1a>
 8012352:	2010      	movs	r0, #16
 8012354:	f7fc ff94 	bl	800f280 <malloc>
 8012358:	6260      	str	r0, [r4, #36]	; 0x24
 801235a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801235e:	6005      	str	r5, [r0, #0]
 8012360:	60c5      	str	r5, [r0, #12]
 8012362:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012364:	68eb      	ldr	r3, [r5, #12]
 8012366:	b183      	cbz	r3, 801238a <_Balloc+0x42>
 8012368:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801236a:	68db      	ldr	r3, [r3, #12]
 801236c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012370:	b9b8      	cbnz	r0, 80123a2 <_Balloc+0x5a>
 8012372:	2101      	movs	r1, #1
 8012374:	fa01 f506 	lsl.w	r5, r1, r6
 8012378:	1d6a      	adds	r2, r5, #5
 801237a:	0092      	lsls	r2, r2, #2
 801237c:	4620      	mov	r0, r4
 801237e:	f000 fbe2 	bl	8012b46 <_calloc_r>
 8012382:	b160      	cbz	r0, 801239e <_Balloc+0x56>
 8012384:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8012388:	e00e      	b.n	80123a8 <_Balloc+0x60>
 801238a:	2221      	movs	r2, #33	; 0x21
 801238c:	2104      	movs	r1, #4
 801238e:	4620      	mov	r0, r4
 8012390:	f000 fbd9 	bl	8012b46 <_calloc_r>
 8012394:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012396:	60e8      	str	r0, [r5, #12]
 8012398:	68db      	ldr	r3, [r3, #12]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d1e4      	bne.n	8012368 <_Balloc+0x20>
 801239e:	2000      	movs	r0, #0
 80123a0:	bd70      	pop	{r4, r5, r6, pc}
 80123a2:	6802      	ldr	r2, [r0, #0]
 80123a4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80123a8:	2300      	movs	r3, #0
 80123aa:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80123ae:	e7f7      	b.n	80123a0 <_Balloc+0x58>

080123b0 <_Bfree>:
 80123b0:	b570      	push	{r4, r5, r6, lr}
 80123b2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80123b4:	4606      	mov	r6, r0
 80123b6:	460d      	mov	r5, r1
 80123b8:	b93c      	cbnz	r4, 80123ca <_Bfree+0x1a>
 80123ba:	2010      	movs	r0, #16
 80123bc:	f7fc ff60 	bl	800f280 <malloc>
 80123c0:	6270      	str	r0, [r6, #36]	; 0x24
 80123c2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80123c6:	6004      	str	r4, [r0, #0]
 80123c8:	60c4      	str	r4, [r0, #12]
 80123ca:	b13d      	cbz	r5, 80123dc <_Bfree+0x2c>
 80123cc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80123ce:	686a      	ldr	r2, [r5, #4]
 80123d0:	68db      	ldr	r3, [r3, #12]
 80123d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80123d6:	6029      	str	r1, [r5, #0]
 80123d8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80123dc:	bd70      	pop	{r4, r5, r6, pc}

080123de <__multadd>:
 80123de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123e2:	690d      	ldr	r5, [r1, #16]
 80123e4:	461f      	mov	r7, r3
 80123e6:	4606      	mov	r6, r0
 80123e8:	460c      	mov	r4, r1
 80123ea:	f101 0c14 	add.w	ip, r1, #20
 80123ee:	2300      	movs	r3, #0
 80123f0:	f8dc 0000 	ldr.w	r0, [ip]
 80123f4:	b281      	uxth	r1, r0
 80123f6:	fb02 7101 	mla	r1, r2, r1, r7
 80123fa:	0c0f      	lsrs	r7, r1, #16
 80123fc:	0c00      	lsrs	r0, r0, #16
 80123fe:	fb02 7000 	mla	r0, r2, r0, r7
 8012402:	b289      	uxth	r1, r1
 8012404:	3301      	adds	r3, #1
 8012406:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801240a:	429d      	cmp	r5, r3
 801240c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8012410:	f84c 1b04 	str.w	r1, [ip], #4
 8012414:	dcec      	bgt.n	80123f0 <__multadd+0x12>
 8012416:	b1d7      	cbz	r7, 801244e <__multadd+0x70>
 8012418:	68a3      	ldr	r3, [r4, #8]
 801241a:	42ab      	cmp	r3, r5
 801241c:	dc12      	bgt.n	8012444 <__multadd+0x66>
 801241e:	6861      	ldr	r1, [r4, #4]
 8012420:	4630      	mov	r0, r6
 8012422:	3101      	adds	r1, #1
 8012424:	f7ff ff90 	bl	8012348 <_Balloc>
 8012428:	6922      	ldr	r2, [r4, #16]
 801242a:	3202      	adds	r2, #2
 801242c:	f104 010c 	add.w	r1, r4, #12
 8012430:	4680      	mov	r8, r0
 8012432:	0092      	lsls	r2, r2, #2
 8012434:	300c      	adds	r0, #12
 8012436:	f7fc ff33 	bl	800f2a0 <memcpy>
 801243a:	4621      	mov	r1, r4
 801243c:	4630      	mov	r0, r6
 801243e:	f7ff ffb7 	bl	80123b0 <_Bfree>
 8012442:	4644      	mov	r4, r8
 8012444:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012448:	3501      	adds	r5, #1
 801244a:	615f      	str	r7, [r3, #20]
 801244c:	6125      	str	r5, [r4, #16]
 801244e:	4620      	mov	r0, r4
 8012450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012454 <__s2b>:
 8012454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012458:	460c      	mov	r4, r1
 801245a:	4615      	mov	r5, r2
 801245c:	461f      	mov	r7, r3
 801245e:	2209      	movs	r2, #9
 8012460:	3308      	adds	r3, #8
 8012462:	4606      	mov	r6, r0
 8012464:	fb93 f3f2 	sdiv	r3, r3, r2
 8012468:	2100      	movs	r1, #0
 801246a:	2201      	movs	r2, #1
 801246c:	429a      	cmp	r2, r3
 801246e:	db20      	blt.n	80124b2 <__s2b+0x5e>
 8012470:	4630      	mov	r0, r6
 8012472:	f7ff ff69 	bl	8012348 <_Balloc>
 8012476:	9b08      	ldr	r3, [sp, #32]
 8012478:	6143      	str	r3, [r0, #20]
 801247a:	2d09      	cmp	r5, #9
 801247c:	f04f 0301 	mov.w	r3, #1
 8012480:	6103      	str	r3, [r0, #16]
 8012482:	dd19      	ble.n	80124b8 <__s2b+0x64>
 8012484:	f104 0809 	add.w	r8, r4, #9
 8012488:	46c1      	mov	r9, r8
 801248a:	442c      	add	r4, r5
 801248c:	f819 3b01 	ldrb.w	r3, [r9], #1
 8012490:	4601      	mov	r1, r0
 8012492:	3b30      	subs	r3, #48	; 0x30
 8012494:	220a      	movs	r2, #10
 8012496:	4630      	mov	r0, r6
 8012498:	f7ff ffa1 	bl	80123de <__multadd>
 801249c:	45a1      	cmp	r9, r4
 801249e:	d1f5      	bne.n	801248c <__s2b+0x38>
 80124a0:	eb08 0405 	add.w	r4, r8, r5
 80124a4:	3c08      	subs	r4, #8
 80124a6:	1b2d      	subs	r5, r5, r4
 80124a8:	1963      	adds	r3, r4, r5
 80124aa:	42bb      	cmp	r3, r7
 80124ac:	db07      	blt.n	80124be <__s2b+0x6a>
 80124ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124b2:	0052      	lsls	r2, r2, #1
 80124b4:	3101      	adds	r1, #1
 80124b6:	e7d9      	b.n	801246c <__s2b+0x18>
 80124b8:	340a      	adds	r4, #10
 80124ba:	2509      	movs	r5, #9
 80124bc:	e7f3      	b.n	80124a6 <__s2b+0x52>
 80124be:	f814 3b01 	ldrb.w	r3, [r4], #1
 80124c2:	4601      	mov	r1, r0
 80124c4:	3b30      	subs	r3, #48	; 0x30
 80124c6:	220a      	movs	r2, #10
 80124c8:	4630      	mov	r0, r6
 80124ca:	f7ff ff88 	bl	80123de <__multadd>
 80124ce:	e7eb      	b.n	80124a8 <__s2b+0x54>

080124d0 <__hi0bits>:
 80124d0:	0c02      	lsrs	r2, r0, #16
 80124d2:	0412      	lsls	r2, r2, #16
 80124d4:	4603      	mov	r3, r0
 80124d6:	b9b2      	cbnz	r2, 8012506 <__hi0bits+0x36>
 80124d8:	0403      	lsls	r3, r0, #16
 80124da:	2010      	movs	r0, #16
 80124dc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80124e0:	bf04      	itt	eq
 80124e2:	021b      	lsleq	r3, r3, #8
 80124e4:	3008      	addeq	r0, #8
 80124e6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80124ea:	bf04      	itt	eq
 80124ec:	011b      	lsleq	r3, r3, #4
 80124ee:	3004      	addeq	r0, #4
 80124f0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80124f4:	bf04      	itt	eq
 80124f6:	009b      	lsleq	r3, r3, #2
 80124f8:	3002      	addeq	r0, #2
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	db06      	blt.n	801250c <__hi0bits+0x3c>
 80124fe:	005b      	lsls	r3, r3, #1
 8012500:	d503      	bpl.n	801250a <__hi0bits+0x3a>
 8012502:	3001      	adds	r0, #1
 8012504:	4770      	bx	lr
 8012506:	2000      	movs	r0, #0
 8012508:	e7e8      	b.n	80124dc <__hi0bits+0xc>
 801250a:	2020      	movs	r0, #32
 801250c:	4770      	bx	lr

0801250e <__lo0bits>:
 801250e:	6803      	ldr	r3, [r0, #0]
 8012510:	f013 0207 	ands.w	r2, r3, #7
 8012514:	4601      	mov	r1, r0
 8012516:	d00b      	beq.n	8012530 <__lo0bits+0x22>
 8012518:	07da      	lsls	r2, r3, #31
 801251a:	d423      	bmi.n	8012564 <__lo0bits+0x56>
 801251c:	0798      	lsls	r0, r3, #30
 801251e:	bf49      	itett	mi
 8012520:	085b      	lsrmi	r3, r3, #1
 8012522:	089b      	lsrpl	r3, r3, #2
 8012524:	2001      	movmi	r0, #1
 8012526:	600b      	strmi	r3, [r1, #0]
 8012528:	bf5c      	itt	pl
 801252a:	600b      	strpl	r3, [r1, #0]
 801252c:	2002      	movpl	r0, #2
 801252e:	4770      	bx	lr
 8012530:	b298      	uxth	r0, r3
 8012532:	b9a8      	cbnz	r0, 8012560 <__lo0bits+0x52>
 8012534:	0c1b      	lsrs	r3, r3, #16
 8012536:	2010      	movs	r0, #16
 8012538:	f013 0fff 	tst.w	r3, #255	; 0xff
 801253c:	bf04      	itt	eq
 801253e:	0a1b      	lsreq	r3, r3, #8
 8012540:	3008      	addeq	r0, #8
 8012542:	071a      	lsls	r2, r3, #28
 8012544:	bf04      	itt	eq
 8012546:	091b      	lsreq	r3, r3, #4
 8012548:	3004      	addeq	r0, #4
 801254a:	079a      	lsls	r2, r3, #30
 801254c:	bf04      	itt	eq
 801254e:	089b      	lsreq	r3, r3, #2
 8012550:	3002      	addeq	r0, #2
 8012552:	07da      	lsls	r2, r3, #31
 8012554:	d402      	bmi.n	801255c <__lo0bits+0x4e>
 8012556:	085b      	lsrs	r3, r3, #1
 8012558:	d006      	beq.n	8012568 <__lo0bits+0x5a>
 801255a:	3001      	adds	r0, #1
 801255c:	600b      	str	r3, [r1, #0]
 801255e:	4770      	bx	lr
 8012560:	4610      	mov	r0, r2
 8012562:	e7e9      	b.n	8012538 <__lo0bits+0x2a>
 8012564:	2000      	movs	r0, #0
 8012566:	4770      	bx	lr
 8012568:	2020      	movs	r0, #32
 801256a:	4770      	bx	lr

0801256c <__i2b>:
 801256c:	b510      	push	{r4, lr}
 801256e:	460c      	mov	r4, r1
 8012570:	2101      	movs	r1, #1
 8012572:	f7ff fee9 	bl	8012348 <_Balloc>
 8012576:	2201      	movs	r2, #1
 8012578:	6144      	str	r4, [r0, #20]
 801257a:	6102      	str	r2, [r0, #16]
 801257c:	bd10      	pop	{r4, pc}

0801257e <__multiply>:
 801257e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012582:	4614      	mov	r4, r2
 8012584:	690a      	ldr	r2, [r1, #16]
 8012586:	6923      	ldr	r3, [r4, #16]
 8012588:	429a      	cmp	r2, r3
 801258a:	bfb8      	it	lt
 801258c:	460b      	movlt	r3, r1
 801258e:	4688      	mov	r8, r1
 8012590:	bfbc      	itt	lt
 8012592:	46a0      	movlt	r8, r4
 8012594:	461c      	movlt	r4, r3
 8012596:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801259a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801259e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80125a2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80125a6:	eb07 0609 	add.w	r6, r7, r9
 80125aa:	42b3      	cmp	r3, r6
 80125ac:	bfb8      	it	lt
 80125ae:	3101      	addlt	r1, #1
 80125b0:	f7ff feca 	bl	8012348 <_Balloc>
 80125b4:	f100 0514 	add.w	r5, r0, #20
 80125b8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80125bc:	462b      	mov	r3, r5
 80125be:	2200      	movs	r2, #0
 80125c0:	4573      	cmp	r3, lr
 80125c2:	d316      	bcc.n	80125f2 <__multiply+0x74>
 80125c4:	f104 0214 	add.w	r2, r4, #20
 80125c8:	f108 0114 	add.w	r1, r8, #20
 80125cc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80125d0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80125d4:	9300      	str	r3, [sp, #0]
 80125d6:	9b00      	ldr	r3, [sp, #0]
 80125d8:	9201      	str	r2, [sp, #4]
 80125da:	4293      	cmp	r3, r2
 80125dc:	d80c      	bhi.n	80125f8 <__multiply+0x7a>
 80125de:	2e00      	cmp	r6, #0
 80125e0:	dd03      	ble.n	80125ea <__multiply+0x6c>
 80125e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d05d      	beq.n	80126a6 <__multiply+0x128>
 80125ea:	6106      	str	r6, [r0, #16]
 80125ec:	b003      	add	sp, #12
 80125ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125f2:	f843 2b04 	str.w	r2, [r3], #4
 80125f6:	e7e3      	b.n	80125c0 <__multiply+0x42>
 80125f8:	f8b2 b000 	ldrh.w	fp, [r2]
 80125fc:	f1bb 0f00 	cmp.w	fp, #0
 8012600:	d023      	beq.n	801264a <__multiply+0xcc>
 8012602:	4689      	mov	r9, r1
 8012604:	46ac      	mov	ip, r5
 8012606:	f04f 0800 	mov.w	r8, #0
 801260a:	f859 4b04 	ldr.w	r4, [r9], #4
 801260e:	f8dc a000 	ldr.w	sl, [ip]
 8012612:	b2a3      	uxth	r3, r4
 8012614:	fa1f fa8a 	uxth.w	sl, sl
 8012618:	fb0b a303 	mla	r3, fp, r3, sl
 801261c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012620:	f8dc 4000 	ldr.w	r4, [ip]
 8012624:	4443      	add	r3, r8
 8012626:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801262a:	fb0b 840a 	mla	r4, fp, sl, r8
 801262e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8012632:	46e2      	mov	sl, ip
 8012634:	b29b      	uxth	r3, r3
 8012636:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801263a:	454f      	cmp	r7, r9
 801263c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8012640:	f84a 3b04 	str.w	r3, [sl], #4
 8012644:	d82b      	bhi.n	801269e <__multiply+0x120>
 8012646:	f8cc 8004 	str.w	r8, [ip, #4]
 801264a:	9b01      	ldr	r3, [sp, #4]
 801264c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8012650:	3204      	adds	r2, #4
 8012652:	f1ba 0f00 	cmp.w	sl, #0
 8012656:	d020      	beq.n	801269a <__multiply+0x11c>
 8012658:	682b      	ldr	r3, [r5, #0]
 801265a:	4689      	mov	r9, r1
 801265c:	46a8      	mov	r8, r5
 801265e:	f04f 0b00 	mov.w	fp, #0
 8012662:	f8b9 c000 	ldrh.w	ip, [r9]
 8012666:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801266a:	fb0a 440c 	mla	r4, sl, ip, r4
 801266e:	445c      	add	r4, fp
 8012670:	46c4      	mov	ip, r8
 8012672:	b29b      	uxth	r3, r3
 8012674:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8012678:	f84c 3b04 	str.w	r3, [ip], #4
 801267c:	f859 3b04 	ldr.w	r3, [r9], #4
 8012680:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8012684:	0c1b      	lsrs	r3, r3, #16
 8012686:	fb0a b303 	mla	r3, sl, r3, fp
 801268a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801268e:	454f      	cmp	r7, r9
 8012690:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8012694:	d805      	bhi.n	80126a2 <__multiply+0x124>
 8012696:	f8c8 3004 	str.w	r3, [r8, #4]
 801269a:	3504      	adds	r5, #4
 801269c:	e79b      	b.n	80125d6 <__multiply+0x58>
 801269e:	46d4      	mov	ip, sl
 80126a0:	e7b3      	b.n	801260a <__multiply+0x8c>
 80126a2:	46e0      	mov	r8, ip
 80126a4:	e7dd      	b.n	8012662 <__multiply+0xe4>
 80126a6:	3e01      	subs	r6, #1
 80126a8:	e799      	b.n	80125de <__multiply+0x60>
	...

080126ac <__pow5mult>:
 80126ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126b0:	4615      	mov	r5, r2
 80126b2:	f012 0203 	ands.w	r2, r2, #3
 80126b6:	4606      	mov	r6, r0
 80126b8:	460f      	mov	r7, r1
 80126ba:	d007      	beq.n	80126cc <__pow5mult+0x20>
 80126bc:	3a01      	subs	r2, #1
 80126be:	4c21      	ldr	r4, [pc, #132]	; (8012744 <__pow5mult+0x98>)
 80126c0:	2300      	movs	r3, #0
 80126c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80126c6:	f7ff fe8a 	bl	80123de <__multadd>
 80126ca:	4607      	mov	r7, r0
 80126cc:	10ad      	asrs	r5, r5, #2
 80126ce:	d035      	beq.n	801273c <__pow5mult+0x90>
 80126d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80126d2:	b93c      	cbnz	r4, 80126e4 <__pow5mult+0x38>
 80126d4:	2010      	movs	r0, #16
 80126d6:	f7fc fdd3 	bl	800f280 <malloc>
 80126da:	6270      	str	r0, [r6, #36]	; 0x24
 80126dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80126e0:	6004      	str	r4, [r0, #0]
 80126e2:	60c4      	str	r4, [r0, #12]
 80126e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80126e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80126ec:	b94c      	cbnz	r4, 8012702 <__pow5mult+0x56>
 80126ee:	f240 2171 	movw	r1, #625	; 0x271
 80126f2:	4630      	mov	r0, r6
 80126f4:	f7ff ff3a 	bl	801256c <__i2b>
 80126f8:	2300      	movs	r3, #0
 80126fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80126fe:	4604      	mov	r4, r0
 8012700:	6003      	str	r3, [r0, #0]
 8012702:	f04f 0800 	mov.w	r8, #0
 8012706:	07eb      	lsls	r3, r5, #31
 8012708:	d50a      	bpl.n	8012720 <__pow5mult+0x74>
 801270a:	4639      	mov	r1, r7
 801270c:	4622      	mov	r2, r4
 801270e:	4630      	mov	r0, r6
 8012710:	f7ff ff35 	bl	801257e <__multiply>
 8012714:	4639      	mov	r1, r7
 8012716:	4681      	mov	r9, r0
 8012718:	4630      	mov	r0, r6
 801271a:	f7ff fe49 	bl	80123b0 <_Bfree>
 801271e:	464f      	mov	r7, r9
 8012720:	106d      	asrs	r5, r5, #1
 8012722:	d00b      	beq.n	801273c <__pow5mult+0x90>
 8012724:	6820      	ldr	r0, [r4, #0]
 8012726:	b938      	cbnz	r0, 8012738 <__pow5mult+0x8c>
 8012728:	4622      	mov	r2, r4
 801272a:	4621      	mov	r1, r4
 801272c:	4630      	mov	r0, r6
 801272e:	f7ff ff26 	bl	801257e <__multiply>
 8012732:	6020      	str	r0, [r4, #0]
 8012734:	f8c0 8000 	str.w	r8, [r0]
 8012738:	4604      	mov	r4, r0
 801273a:	e7e4      	b.n	8012706 <__pow5mult+0x5a>
 801273c:	4638      	mov	r0, r7
 801273e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012742:	bf00      	nop
 8012744:	08014440 	.word	0x08014440

08012748 <__lshift>:
 8012748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801274c:	460c      	mov	r4, r1
 801274e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012752:	6923      	ldr	r3, [r4, #16]
 8012754:	6849      	ldr	r1, [r1, #4]
 8012756:	eb0a 0903 	add.w	r9, sl, r3
 801275a:	68a3      	ldr	r3, [r4, #8]
 801275c:	4607      	mov	r7, r0
 801275e:	4616      	mov	r6, r2
 8012760:	f109 0501 	add.w	r5, r9, #1
 8012764:	42ab      	cmp	r3, r5
 8012766:	db32      	blt.n	80127ce <__lshift+0x86>
 8012768:	4638      	mov	r0, r7
 801276a:	f7ff fded 	bl	8012348 <_Balloc>
 801276e:	2300      	movs	r3, #0
 8012770:	4680      	mov	r8, r0
 8012772:	f100 0114 	add.w	r1, r0, #20
 8012776:	461a      	mov	r2, r3
 8012778:	4553      	cmp	r3, sl
 801277a:	db2b      	blt.n	80127d4 <__lshift+0x8c>
 801277c:	6920      	ldr	r0, [r4, #16]
 801277e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012782:	f104 0314 	add.w	r3, r4, #20
 8012786:	f016 021f 	ands.w	r2, r6, #31
 801278a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801278e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012792:	d025      	beq.n	80127e0 <__lshift+0x98>
 8012794:	f1c2 0e20 	rsb	lr, r2, #32
 8012798:	2000      	movs	r0, #0
 801279a:	681e      	ldr	r6, [r3, #0]
 801279c:	468a      	mov	sl, r1
 801279e:	4096      	lsls	r6, r2
 80127a0:	4330      	orrs	r0, r6
 80127a2:	f84a 0b04 	str.w	r0, [sl], #4
 80127a6:	f853 0b04 	ldr.w	r0, [r3], #4
 80127aa:	459c      	cmp	ip, r3
 80127ac:	fa20 f00e 	lsr.w	r0, r0, lr
 80127b0:	d814      	bhi.n	80127dc <__lshift+0x94>
 80127b2:	6048      	str	r0, [r1, #4]
 80127b4:	b108      	cbz	r0, 80127ba <__lshift+0x72>
 80127b6:	f109 0502 	add.w	r5, r9, #2
 80127ba:	3d01      	subs	r5, #1
 80127bc:	4638      	mov	r0, r7
 80127be:	f8c8 5010 	str.w	r5, [r8, #16]
 80127c2:	4621      	mov	r1, r4
 80127c4:	f7ff fdf4 	bl	80123b0 <_Bfree>
 80127c8:	4640      	mov	r0, r8
 80127ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127ce:	3101      	adds	r1, #1
 80127d0:	005b      	lsls	r3, r3, #1
 80127d2:	e7c7      	b.n	8012764 <__lshift+0x1c>
 80127d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80127d8:	3301      	adds	r3, #1
 80127da:	e7cd      	b.n	8012778 <__lshift+0x30>
 80127dc:	4651      	mov	r1, sl
 80127de:	e7dc      	b.n	801279a <__lshift+0x52>
 80127e0:	3904      	subs	r1, #4
 80127e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80127e6:	f841 2f04 	str.w	r2, [r1, #4]!
 80127ea:	459c      	cmp	ip, r3
 80127ec:	d8f9      	bhi.n	80127e2 <__lshift+0x9a>
 80127ee:	e7e4      	b.n	80127ba <__lshift+0x72>

080127f0 <__mcmp>:
 80127f0:	6903      	ldr	r3, [r0, #16]
 80127f2:	690a      	ldr	r2, [r1, #16]
 80127f4:	1a9b      	subs	r3, r3, r2
 80127f6:	b530      	push	{r4, r5, lr}
 80127f8:	d10c      	bne.n	8012814 <__mcmp+0x24>
 80127fa:	0092      	lsls	r2, r2, #2
 80127fc:	3014      	adds	r0, #20
 80127fe:	3114      	adds	r1, #20
 8012800:	1884      	adds	r4, r0, r2
 8012802:	4411      	add	r1, r2
 8012804:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012808:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801280c:	4295      	cmp	r5, r2
 801280e:	d003      	beq.n	8012818 <__mcmp+0x28>
 8012810:	d305      	bcc.n	801281e <__mcmp+0x2e>
 8012812:	2301      	movs	r3, #1
 8012814:	4618      	mov	r0, r3
 8012816:	bd30      	pop	{r4, r5, pc}
 8012818:	42a0      	cmp	r0, r4
 801281a:	d3f3      	bcc.n	8012804 <__mcmp+0x14>
 801281c:	e7fa      	b.n	8012814 <__mcmp+0x24>
 801281e:	f04f 33ff 	mov.w	r3, #4294967295
 8012822:	e7f7      	b.n	8012814 <__mcmp+0x24>

08012824 <__mdiff>:
 8012824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012828:	460d      	mov	r5, r1
 801282a:	4607      	mov	r7, r0
 801282c:	4611      	mov	r1, r2
 801282e:	4628      	mov	r0, r5
 8012830:	4614      	mov	r4, r2
 8012832:	f7ff ffdd 	bl	80127f0 <__mcmp>
 8012836:	1e06      	subs	r6, r0, #0
 8012838:	d108      	bne.n	801284c <__mdiff+0x28>
 801283a:	4631      	mov	r1, r6
 801283c:	4638      	mov	r0, r7
 801283e:	f7ff fd83 	bl	8012348 <_Balloc>
 8012842:	2301      	movs	r3, #1
 8012844:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8012848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801284c:	bfa4      	itt	ge
 801284e:	4623      	movge	r3, r4
 8012850:	462c      	movge	r4, r5
 8012852:	4638      	mov	r0, r7
 8012854:	6861      	ldr	r1, [r4, #4]
 8012856:	bfa6      	itte	ge
 8012858:	461d      	movge	r5, r3
 801285a:	2600      	movge	r6, #0
 801285c:	2601      	movlt	r6, #1
 801285e:	f7ff fd73 	bl	8012348 <_Balloc>
 8012862:	692b      	ldr	r3, [r5, #16]
 8012864:	60c6      	str	r6, [r0, #12]
 8012866:	6926      	ldr	r6, [r4, #16]
 8012868:	f105 0914 	add.w	r9, r5, #20
 801286c:	f104 0214 	add.w	r2, r4, #20
 8012870:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8012874:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8012878:	f100 0514 	add.w	r5, r0, #20
 801287c:	f04f 0e00 	mov.w	lr, #0
 8012880:	f852 ab04 	ldr.w	sl, [r2], #4
 8012884:	f859 4b04 	ldr.w	r4, [r9], #4
 8012888:	fa1e f18a 	uxtah	r1, lr, sl
 801288c:	b2a3      	uxth	r3, r4
 801288e:	1ac9      	subs	r1, r1, r3
 8012890:	0c23      	lsrs	r3, r4, #16
 8012892:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8012896:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801289a:	b289      	uxth	r1, r1
 801289c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80128a0:	45c8      	cmp	r8, r9
 80128a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80128a6:	4694      	mov	ip, r2
 80128a8:	f845 3b04 	str.w	r3, [r5], #4
 80128ac:	d8e8      	bhi.n	8012880 <__mdiff+0x5c>
 80128ae:	45bc      	cmp	ip, r7
 80128b0:	d304      	bcc.n	80128bc <__mdiff+0x98>
 80128b2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80128b6:	b183      	cbz	r3, 80128da <__mdiff+0xb6>
 80128b8:	6106      	str	r6, [r0, #16]
 80128ba:	e7c5      	b.n	8012848 <__mdiff+0x24>
 80128bc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80128c0:	fa1e f381 	uxtah	r3, lr, r1
 80128c4:	141a      	asrs	r2, r3, #16
 80128c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80128ca:	b29b      	uxth	r3, r3
 80128cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80128d0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80128d4:	f845 3b04 	str.w	r3, [r5], #4
 80128d8:	e7e9      	b.n	80128ae <__mdiff+0x8a>
 80128da:	3e01      	subs	r6, #1
 80128dc:	e7e9      	b.n	80128b2 <__mdiff+0x8e>
	...

080128e0 <__ulp>:
 80128e0:	4b12      	ldr	r3, [pc, #72]	; (801292c <__ulp+0x4c>)
 80128e2:	ee10 2a90 	vmov	r2, s1
 80128e6:	401a      	ands	r2, r3
 80128e8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	dd04      	ble.n	80128fa <__ulp+0x1a>
 80128f0:	2000      	movs	r0, #0
 80128f2:	4619      	mov	r1, r3
 80128f4:	ec41 0b10 	vmov	d0, r0, r1
 80128f8:	4770      	bx	lr
 80128fa:	425b      	negs	r3, r3
 80128fc:	151b      	asrs	r3, r3, #20
 80128fe:	2b13      	cmp	r3, #19
 8012900:	f04f 0000 	mov.w	r0, #0
 8012904:	f04f 0100 	mov.w	r1, #0
 8012908:	dc04      	bgt.n	8012914 <__ulp+0x34>
 801290a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801290e:	fa42 f103 	asr.w	r1, r2, r3
 8012912:	e7ef      	b.n	80128f4 <__ulp+0x14>
 8012914:	3b14      	subs	r3, #20
 8012916:	2b1e      	cmp	r3, #30
 8012918:	f04f 0201 	mov.w	r2, #1
 801291c:	bfda      	itte	le
 801291e:	f1c3 031f 	rsble	r3, r3, #31
 8012922:	fa02 f303 	lslle.w	r3, r2, r3
 8012926:	4613      	movgt	r3, r2
 8012928:	4618      	mov	r0, r3
 801292a:	e7e3      	b.n	80128f4 <__ulp+0x14>
 801292c:	7ff00000 	.word	0x7ff00000

08012930 <__b2d>:
 8012930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012932:	6905      	ldr	r5, [r0, #16]
 8012934:	f100 0714 	add.w	r7, r0, #20
 8012938:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801293c:	1f2e      	subs	r6, r5, #4
 801293e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012942:	4620      	mov	r0, r4
 8012944:	f7ff fdc4 	bl	80124d0 <__hi0bits>
 8012948:	f1c0 0320 	rsb	r3, r0, #32
 801294c:	280a      	cmp	r0, #10
 801294e:	600b      	str	r3, [r1, #0]
 8012950:	f8df c074 	ldr.w	ip, [pc, #116]	; 80129c8 <__b2d+0x98>
 8012954:	dc14      	bgt.n	8012980 <__b2d+0x50>
 8012956:	f1c0 0e0b 	rsb	lr, r0, #11
 801295a:	fa24 f10e 	lsr.w	r1, r4, lr
 801295e:	42b7      	cmp	r7, r6
 8012960:	ea41 030c 	orr.w	r3, r1, ip
 8012964:	bf34      	ite	cc
 8012966:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801296a:	2100      	movcs	r1, #0
 801296c:	3015      	adds	r0, #21
 801296e:	fa04 f000 	lsl.w	r0, r4, r0
 8012972:	fa21 f10e 	lsr.w	r1, r1, lr
 8012976:	ea40 0201 	orr.w	r2, r0, r1
 801297a:	ec43 2b10 	vmov	d0, r2, r3
 801297e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012980:	42b7      	cmp	r7, r6
 8012982:	bf3a      	itte	cc
 8012984:	f1a5 0608 	subcc.w	r6, r5, #8
 8012988:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801298c:	2100      	movcs	r1, #0
 801298e:	380b      	subs	r0, #11
 8012990:	d015      	beq.n	80129be <__b2d+0x8e>
 8012992:	4084      	lsls	r4, r0
 8012994:	f1c0 0520 	rsb	r5, r0, #32
 8012998:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801299c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80129a0:	42be      	cmp	r6, r7
 80129a2:	fa21 fc05 	lsr.w	ip, r1, r5
 80129a6:	ea44 030c 	orr.w	r3, r4, ip
 80129aa:	bf8c      	ite	hi
 80129ac:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80129b0:	2400      	movls	r4, #0
 80129b2:	fa01 f000 	lsl.w	r0, r1, r0
 80129b6:	40ec      	lsrs	r4, r5
 80129b8:	ea40 0204 	orr.w	r2, r0, r4
 80129bc:	e7dd      	b.n	801297a <__b2d+0x4a>
 80129be:	ea44 030c 	orr.w	r3, r4, ip
 80129c2:	460a      	mov	r2, r1
 80129c4:	e7d9      	b.n	801297a <__b2d+0x4a>
 80129c6:	bf00      	nop
 80129c8:	3ff00000 	.word	0x3ff00000

080129cc <__d2b>:
 80129cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80129d0:	460e      	mov	r6, r1
 80129d2:	2101      	movs	r1, #1
 80129d4:	ec59 8b10 	vmov	r8, r9, d0
 80129d8:	4615      	mov	r5, r2
 80129da:	f7ff fcb5 	bl	8012348 <_Balloc>
 80129de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80129e2:	4607      	mov	r7, r0
 80129e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80129e8:	bb34      	cbnz	r4, 8012a38 <__d2b+0x6c>
 80129ea:	9301      	str	r3, [sp, #4]
 80129ec:	f1b8 0300 	subs.w	r3, r8, #0
 80129f0:	d027      	beq.n	8012a42 <__d2b+0x76>
 80129f2:	a802      	add	r0, sp, #8
 80129f4:	f840 3d08 	str.w	r3, [r0, #-8]!
 80129f8:	f7ff fd89 	bl	801250e <__lo0bits>
 80129fc:	9900      	ldr	r1, [sp, #0]
 80129fe:	b1f0      	cbz	r0, 8012a3e <__d2b+0x72>
 8012a00:	9a01      	ldr	r2, [sp, #4]
 8012a02:	f1c0 0320 	rsb	r3, r0, #32
 8012a06:	fa02 f303 	lsl.w	r3, r2, r3
 8012a0a:	430b      	orrs	r3, r1
 8012a0c:	40c2      	lsrs	r2, r0
 8012a0e:	617b      	str	r3, [r7, #20]
 8012a10:	9201      	str	r2, [sp, #4]
 8012a12:	9b01      	ldr	r3, [sp, #4]
 8012a14:	61bb      	str	r3, [r7, #24]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	bf14      	ite	ne
 8012a1a:	2102      	movne	r1, #2
 8012a1c:	2101      	moveq	r1, #1
 8012a1e:	6139      	str	r1, [r7, #16]
 8012a20:	b1c4      	cbz	r4, 8012a54 <__d2b+0x88>
 8012a22:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8012a26:	4404      	add	r4, r0
 8012a28:	6034      	str	r4, [r6, #0]
 8012a2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012a2e:	6028      	str	r0, [r5, #0]
 8012a30:	4638      	mov	r0, r7
 8012a32:	b003      	add	sp, #12
 8012a34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012a3c:	e7d5      	b.n	80129ea <__d2b+0x1e>
 8012a3e:	6179      	str	r1, [r7, #20]
 8012a40:	e7e7      	b.n	8012a12 <__d2b+0x46>
 8012a42:	a801      	add	r0, sp, #4
 8012a44:	f7ff fd63 	bl	801250e <__lo0bits>
 8012a48:	9b01      	ldr	r3, [sp, #4]
 8012a4a:	617b      	str	r3, [r7, #20]
 8012a4c:	2101      	movs	r1, #1
 8012a4e:	6139      	str	r1, [r7, #16]
 8012a50:	3020      	adds	r0, #32
 8012a52:	e7e5      	b.n	8012a20 <__d2b+0x54>
 8012a54:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8012a58:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012a5c:	6030      	str	r0, [r6, #0]
 8012a5e:	6918      	ldr	r0, [r3, #16]
 8012a60:	f7ff fd36 	bl	80124d0 <__hi0bits>
 8012a64:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8012a68:	e7e1      	b.n	8012a2e <__d2b+0x62>

08012a6a <__ratio>:
 8012a6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a6e:	4688      	mov	r8, r1
 8012a70:	4669      	mov	r1, sp
 8012a72:	4681      	mov	r9, r0
 8012a74:	f7ff ff5c 	bl	8012930 <__b2d>
 8012a78:	a901      	add	r1, sp, #4
 8012a7a:	4640      	mov	r0, r8
 8012a7c:	ec57 6b10 	vmov	r6, r7, d0
 8012a80:	f7ff ff56 	bl	8012930 <__b2d>
 8012a84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012a88:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012a8c:	eba3 0c02 	sub.w	ip, r3, r2
 8012a90:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012a94:	1a9b      	subs	r3, r3, r2
 8012a96:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012a9a:	ec5b ab10 	vmov	sl, fp, d0
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	bfce      	itee	gt
 8012aa2:	463a      	movgt	r2, r7
 8012aa4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012aa8:	465a      	movle	r2, fp
 8012aaa:	4659      	mov	r1, fp
 8012aac:	463d      	mov	r5, r7
 8012aae:	bfd4      	ite	le
 8012ab0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8012ab4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8012ab8:	4630      	mov	r0, r6
 8012aba:	ee10 2a10 	vmov	r2, s0
 8012abe:	460b      	mov	r3, r1
 8012ac0:	4629      	mov	r1, r5
 8012ac2:	f7ed fee3 	bl	800088c <__aeabi_ddiv>
 8012ac6:	ec41 0b10 	vmov	d0, r0, r1
 8012aca:	b003      	add	sp, #12
 8012acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012ad0 <__copybits>:
 8012ad0:	3901      	subs	r1, #1
 8012ad2:	b510      	push	{r4, lr}
 8012ad4:	1149      	asrs	r1, r1, #5
 8012ad6:	6914      	ldr	r4, [r2, #16]
 8012ad8:	3101      	adds	r1, #1
 8012ada:	f102 0314 	add.w	r3, r2, #20
 8012ade:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012ae2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012ae6:	42a3      	cmp	r3, r4
 8012ae8:	4602      	mov	r2, r0
 8012aea:	d303      	bcc.n	8012af4 <__copybits+0x24>
 8012aec:	2300      	movs	r3, #0
 8012aee:	428a      	cmp	r2, r1
 8012af0:	d305      	bcc.n	8012afe <__copybits+0x2e>
 8012af2:	bd10      	pop	{r4, pc}
 8012af4:	f853 2b04 	ldr.w	r2, [r3], #4
 8012af8:	f840 2b04 	str.w	r2, [r0], #4
 8012afc:	e7f3      	b.n	8012ae6 <__copybits+0x16>
 8012afe:	f842 3b04 	str.w	r3, [r2], #4
 8012b02:	e7f4      	b.n	8012aee <__copybits+0x1e>

08012b04 <__any_on>:
 8012b04:	f100 0214 	add.w	r2, r0, #20
 8012b08:	6900      	ldr	r0, [r0, #16]
 8012b0a:	114b      	asrs	r3, r1, #5
 8012b0c:	4298      	cmp	r0, r3
 8012b0e:	b510      	push	{r4, lr}
 8012b10:	db11      	blt.n	8012b36 <__any_on+0x32>
 8012b12:	dd0a      	ble.n	8012b2a <__any_on+0x26>
 8012b14:	f011 011f 	ands.w	r1, r1, #31
 8012b18:	d007      	beq.n	8012b2a <__any_on+0x26>
 8012b1a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012b1e:	fa24 f001 	lsr.w	r0, r4, r1
 8012b22:	fa00 f101 	lsl.w	r1, r0, r1
 8012b26:	428c      	cmp	r4, r1
 8012b28:	d10b      	bne.n	8012b42 <__any_on+0x3e>
 8012b2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012b2e:	4293      	cmp	r3, r2
 8012b30:	d803      	bhi.n	8012b3a <__any_on+0x36>
 8012b32:	2000      	movs	r0, #0
 8012b34:	bd10      	pop	{r4, pc}
 8012b36:	4603      	mov	r3, r0
 8012b38:	e7f7      	b.n	8012b2a <__any_on+0x26>
 8012b3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012b3e:	2900      	cmp	r1, #0
 8012b40:	d0f5      	beq.n	8012b2e <__any_on+0x2a>
 8012b42:	2001      	movs	r0, #1
 8012b44:	e7f6      	b.n	8012b34 <__any_on+0x30>

08012b46 <_calloc_r>:
 8012b46:	b538      	push	{r3, r4, r5, lr}
 8012b48:	fb02 f401 	mul.w	r4, r2, r1
 8012b4c:	4621      	mov	r1, r4
 8012b4e:	f7fc fc09 	bl	800f364 <_malloc_r>
 8012b52:	4605      	mov	r5, r0
 8012b54:	b118      	cbz	r0, 8012b5e <_calloc_r+0x18>
 8012b56:	4622      	mov	r2, r4
 8012b58:	2100      	movs	r1, #0
 8012b5a:	f7fc fbac 	bl	800f2b6 <memset>
 8012b5e:	4628      	mov	r0, r5
 8012b60:	bd38      	pop	{r3, r4, r5, pc}

08012b62 <__ssputs_r>:
 8012b62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b66:	688e      	ldr	r6, [r1, #8]
 8012b68:	429e      	cmp	r6, r3
 8012b6a:	4682      	mov	sl, r0
 8012b6c:	460c      	mov	r4, r1
 8012b6e:	4690      	mov	r8, r2
 8012b70:	4699      	mov	r9, r3
 8012b72:	d837      	bhi.n	8012be4 <__ssputs_r+0x82>
 8012b74:	898a      	ldrh	r2, [r1, #12]
 8012b76:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012b7a:	d031      	beq.n	8012be0 <__ssputs_r+0x7e>
 8012b7c:	6825      	ldr	r5, [r4, #0]
 8012b7e:	6909      	ldr	r1, [r1, #16]
 8012b80:	1a6f      	subs	r7, r5, r1
 8012b82:	6965      	ldr	r5, [r4, #20]
 8012b84:	2302      	movs	r3, #2
 8012b86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012b8a:	fb95 f5f3 	sdiv	r5, r5, r3
 8012b8e:	f109 0301 	add.w	r3, r9, #1
 8012b92:	443b      	add	r3, r7
 8012b94:	429d      	cmp	r5, r3
 8012b96:	bf38      	it	cc
 8012b98:	461d      	movcc	r5, r3
 8012b9a:	0553      	lsls	r3, r2, #21
 8012b9c:	d530      	bpl.n	8012c00 <__ssputs_r+0x9e>
 8012b9e:	4629      	mov	r1, r5
 8012ba0:	f7fc fbe0 	bl	800f364 <_malloc_r>
 8012ba4:	4606      	mov	r6, r0
 8012ba6:	b950      	cbnz	r0, 8012bbe <__ssputs_r+0x5c>
 8012ba8:	230c      	movs	r3, #12
 8012baa:	f8ca 3000 	str.w	r3, [sl]
 8012bae:	89a3      	ldrh	r3, [r4, #12]
 8012bb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012bb4:	81a3      	strh	r3, [r4, #12]
 8012bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8012bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bbe:	463a      	mov	r2, r7
 8012bc0:	6921      	ldr	r1, [r4, #16]
 8012bc2:	f7fc fb6d 	bl	800f2a0 <memcpy>
 8012bc6:	89a3      	ldrh	r3, [r4, #12]
 8012bc8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012bd0:	81a3      	strh	r3, [r4, #12]
 8012bd2:	6126      	str	r6, [r4, #16]
 8012bd4:	6165      	str	r5, [r4, #20]
 8012bd6:	443e      	add	r6, r7
 8012bd8:	1bed      	subs	r5, r5, r7
 8012bda:	6026      	str	r6, [r4, #0]
 8012bdc:	60a5      	str	r5, [r4, #8]
 8012bde:	464e      	mov	r6, r9
 8012be0:	454e      	cmp	r6, r9
 8012be2:	d900      	bls.n	8012be6 <__ssputs_r+0x84>
 8012be4:	464e      	mov	r6, r9
 8012be6:	4632      	mov	r2, r6
 8012be8:	4641      	mov	r1, r8
 8012bea:	6820      	ldr	r0, [r4, #0]
 8012bec:	f000 fcb8 	bl	8013560 <memmove>
 8012bf0:	68a3      	ldr	r3, [r4, #8]
 8012bf2:	1b9b      	subs	r3, r3, r6
 8012bf4:	60a3      	str	r3, [r4, #8]
 8012bf6:	6823      	ldr	r3, [r4, #0]
 8012bf8:	441e      	add	r6, r3
 8012bfa:	6026      	str	r6, [r4, #0]
 8012bfc:	2000      	movs	r0, #0
 8012bfe:	e7dc      	b.n	8012bba <__ssputs_r+0x58>
 8012c00:	462a      	mov	r2, r5
 8012c02:	f000 fcc6 	bl	8013592 <_realloc_r>
 8012c06:	4606      	mov	r6, r0
 8012c08:	2800      	cmp	r0, #0
 8012c0a:	d1e2      	bne.n	8012bd2 <__ssputs_r+0x70>
 8012c0c:	6921      	ldr	r1, [r4, #16]
 8012c0e:	4650      	mov	r0, sl
 8012c10:	f7fc fb5a 	bl	800f2c8 <_free_r>
 8012c14:	e7c8      	b.n	8012ba8 <__ssputs_r+0x46>
	...

08012c18 <_svfiprintf_r>:
 8012c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c1c:	461d      	mov	r5, r3
 8012c1e:	898b      	ldrh	r3, [r1, #12]
 8012c20:	061f      	lsls	r7, r3, #24
 8012c22:	b09d      	sub	sp, #116	; 0x74
 8012c24:	4680      	mov	r8, r0
 8012c26:	460c      	mov	r4, r1
 8012c28:	4616      	mov	r6, r2
 8012c2a:	d50f      	bpl.n	8012c4c <_svfiprintf_r+0x34>
 8012c2c:	690b      	ldr	r3, [r1, #16]
 8012c2e:	b96b      	cbnz	r3, 8012c4c <_svfiprintf_r+0x34>
 8012c30:	2140      	movs	r1, #64	; 0x40
 8012c32:	f7fc fb97 	bl	800f364 <_malloc_r>
 8012c36:	6020      	str	r0, [r4, #0]
 8012c38:	6120      	str	r0, [r4, #16]
 8012c3a:	b928      	cbnz	r0, 8012c48 <_svfiprintf_r+0x30>
 8012c3c:	230c      	movs	r3, #12
 8012c3e:	f8c8 3000 	str.w	r3, [r8]
 8012c42:	f04f 30ff 	mov.w	r0, #4294967295
 8012c46:	e0c8      	b.n	8012dda <_svfiprintf_r+0x1c2>
 8012c48:	2340      	movs	r3, #64	; 0x40
 8012c4a:	6163      	str	r3, [r4, #20]
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8012c50:	2320      	movs	r3, #32
 8012c52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012c56:	2330      	movs	r3, #48	; 0x30
 8012c58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012c5c:	9503      	str	r5, [sp, #12]
 8012c5e:	f04f 0b01 	mov.w	fp, #1
 8012c62:	4637      	mov	r7, r6
 8012c64:	463d      	mov	r5, r7
 8012c66:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012c6a:	b10b      	cbz	r3, 8012c70 <_svfiprintf_r+0x58>
 8012c6c:	2b25      	cmp	r3, #37	; 0x25
 8012c6e:	d13e      	bne.n	8012cee <_svfiprintf_r+0xd6>
 8012c70:	ebb7 0a06 	subs.w	sl, r7, r6
 8012c74:	d00b      	beq.n	8012c8e <_svfiprintf_r+0x76>
 8012c76:	4653      	mov	r3, sl
 8012c78:	4632      	mov	r2, r6
 8012c7a:	4621      	mov	r1, r4
 8012c7c:	4640      	mov	r0, r8
 8012c7e:	f7ff ff70 	bl	8012b62 <__ssputs_r>
 8012c82:	3001      	adds	r0, #1
 8012c84:	f000 80a4 	beq.w	8012dd0 <_svfiprintf_r+0x1b8>
 8012c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c8a:	4453      	add	r3, sl
 8012c8c:	9309      	str	r3, [sp, #36]	; 0x24
 8012c8e:	783b      	ldrb	r3, [r7, #0]
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	f000 809d 	beq.w	8012dd0 <_svfiprintf_r+0x1b8>
 8012c96:	2300      	movs	r3, #0
 8012c98:	f04f 32ff 	mov.w	r2, #4294967295
 8012c9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012ca0:	9304      	str	r3, [sp, #16]
 8012ca2:	9307      	str	r3, [sp, #28]
 8012ca4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012ca8:	931a      	str	r3, [sp, #104]	; 0x68
 8012caa:	462f      	mov	r7, r5
 8012cac:	2205      	movs	r2, #5
 8012cae:	f817 1b01 	ldrb.w	r1, [r7], #1
 8012cb2:	4850      	ldr	r0, [pc, #320]	; (8012df4 <_svfiprintf_r+0x1dc>)
 8012cb4:	f7ed fab4 	bl	8000220 <memchr>
 8012cb8:	9b04      	ldr	r3, [sp, #16]
 8012cba:	b9d0      	cbnz	r0, 8012cf2 <_svfiprintf_r+0xda>
 8012cbc:	06d9      	lsls	r1, r3, #27
 8012cbe:	bf44      	itt	mi
 8012cc0:	2220      	movmi	r2, #32
 8012cc2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012cc6:	071a      	lsls	r2, r3, #28
 8012cc8:	bf44      	itt	mi
 8012cca:	222b      	movmi	r2, #43	; 0x2b
 8012ccc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012cd0:	782a      	ldrb	r2, [r5, #0]
 8012cd2:	2a2a      	cmp	r2, #42	; 0x2a
 8012cd4:	d015      	beq.n	8012d02 <_svfiprintf_r+0xea>
 8012cd6:	9a07      	ldr	r2, [sp, #28]
 8012cd8:	462f      	mov	r7, r5
 8012cda:	2000      	movs	r0, #0
 8012cdc:	250a      	movs	r5, #10
 8012cde:	4639      	mov	r1, r7
 8012ce0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ce4:	3b30      	subs	r3, #48	; 0x30
 8012ce6:	2b09      	cmp	r3, #9
 8012ce8:	d94d      	bls.n	8012d86 <_svfiprintf_r+0x16e>
 8012cea:	b1b8      	cbz	r0, 8012d1c <_svfiprintf_r+0x104>
 8012cec:	e00f      	b.n	8012d0e <_svfiprintf_r+0xf6>
 8012cee:	462f      	mov	r7, r5
 8012cf0:	e7b8      	b.n	8012c64 <_svfiprintf_r+0x4c>
 8012cf2:	4a40      	ldr	r2, [pc, #256]	; (8012df4 <_svfiprintf_r+0x1dc>)
 8012cf4:	1a80      	subs	r0, r0, r2
 8012cf6:	fa0b f000 	lsl.w	r0, fp, r0
 8012cfa:	4318      	orrs	r0, r3
 8012cfc:	9004      	str	r0, [sp, #16]
 8012cfe:	463d      	mov	r5, r7
 8012d00:	e7d3      	b.n	8012caa <_svfiprintf_r+0x92>
 8012d02:	9a03      	ldr	r2, [sp, #12]
 8012d04:	1d11      	adds	r1, r2, #4
 8012d06:	6812      	ldr	r2, [r2, #0]
 8012d08:	9103      	str	r1, [sp, #12]
 8012d0a:	2a00      	cmp	r2, #0
 8012d0c:	db01      	blt.n	8012d12 <_svfiprintf_r+0xfa>
 8012d0e:	9207      	str	r2, [sp, #28]
 8012d10:	e004      	b.n	8012d1c <_svfiprintf_r+0x104>
 8012d12:	4252      	negs	r2, r2
 8012d14:	f043 0302 	orr.w	r3, r3, #2
 8012d18:	9207      	str	r2, [sp, #28]
 8012d1a:	9304      	str	r3, [sp, #16]
 8012d1c:	783b      	ldrb	r3, [r7, #0]
 8012d1e:	2b2e      	cmp	r3, #46	; 0x2e
 8012d20:	d10c      	bne.n	8012d3c <_svfiprintf_r+0x124>
 8012d22:	787b      	ldrb	r3, [r7, #1]
 8012d24:	2b2a      	cmp	r3, #42	; 0x2a
 8012d26:	d133      	bne.n	8012d90 <_svfiprintf_r+0x178>
 8012d28:	9b03      	ldr	r3, [sp, #12]
 8012d2a:	1d1a      	adds	r2, r3, #4
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	9203      	str	r2, [sp, #12]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	bfb8      	it	lt
 8012d34:	f04f 33ff 	movlt.w	r3, #4294967295
 8012d38:	3702      	adds	r7, #2
 8012d3a:	9305      	str	r3, [sp, #20]
 8012d3c:	4d2e      	ldr	r5, [pc, #184]	; (8012df8 <_svfiprintf_r+0x1e0>)
 8012d3e:	7839      	ldrb	r1, [r7, #0]
 8012d40:	2203      	movs	r2, #3
 8012d42:	4628      	mov	r0, r5
 8012d44:	f7ed fa6c 	bl	8000220 <memchr>
 8012d48:	b138      	cbz	r0, 8012d5a <_svfiprintf_r+0x142>
 8012d4a:	2340      	movs	r3, #64	; 0x40
 8012d4c:	1b40      	subs	r0, r0, r5
 8012d4e:	fa03 f000 	lsl.w	r0, r3, r0
 8012d52:	9b04      	ldr	r3, [sp, #16]
 8012d54:	4303      	orrs	r3, r0
 8012d56:	3701      	adds	r7, #1
 8012d58:	9304      	str	r3, [sp, #16]
 8012d5a:	7839      	ldrb	r1, [r7, #0]
 8012d5c:	4827      	ldr	r0, [pc, #156]	; (8012dfc <_svfiprintf_r+0x1e4>)
 8012d5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012d62:	2206      	movs	r2, #6
 8012d64:	1c7e      	adds	r6, r7, #1
 8012d66:	f7ed fa5b 	bl	8000220 <memchr>
 8012d6a:	2800      	cmp	r0, #0
 8012d6c:	d038      	beq.n	8012de0 <_svfiprintf_r+0x1c8>
 8012d6e:	4b24      	ldr	r3, [pc, #144]	; (8012e00 <_svfiprintf_r+0x1e8>)
 8012d70:	bb13      	cbnz	r3, 8012db8 <_svfiprintf_r+0x1a0>
 8012d72:	9b03      	ldr	r3, [sp, #12]
 8012d74:	3307      	adds	r3, #7
 8012d76:	f023 0307 	bic.w	r3, r3, #7
 8012d7a:	3308      	adds	r3, #8
 8012d7c:	9303      	str	r3, [sp, #12]
 8012d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d80:	444b      	add	r3, r9
 8012d82:	9309      	str	r3, [sp, #36]	; 0x24
 8012d84:	e76d      	b.n	8012c62 <_svfiprintf_r+0x4a>
 8012d86:	fb05 3202 	mla	r2, r5, r2, r3
 8012d8a:	2001      	movs	r0, #1
 8012d8c:	460f      	mov	r7, r1
 8012d8e:	e7a6      	b.n	8012cde <_svfiprintf_r+0xc6>
 8012d90:	2300      	movs	r3, #0
 8012d92:	3701      	adds	r7, #1
 8012d94:	9305      	str	r3, [sp, #20]
 8012d96:	4619      	mov	r1, r3
 8012d98:	250a      	movs	r5, #10
 8012d9a:	4638      	mov	r0, r7
 8012d9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012da0:	3a30      	subs	r2, #48	; 0x30
 8012da2:	2a09      	cmp	r2, #9
 8012da4:	d903      	bls.n	8012dae <_svfiprintf_r+0x196>
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d0c8      	beq.n	8012d3c <_svfiprintf_r+0x124>
 8012daa:	9105      	str	r1, [sp, #20]
 8012dac:	e7c6      	b.n	8012d3c <_svfiprintf_r+0x124>
 8012dae:	fb05 2101 	mla	r1, r5, r1, r2
 8012db2:	2301      	movs	r3, #1
 8012db4:	4607      	mov	r7, r0
 8012db6:	e7f0      	b.n	8012d9a <_svfiprintf_r+0x182>
 8012db8:	ab03      	add	r3, sp, #12
 8012dba:	9300      	str	r3, [sp, #0]
 8012dbc:	4622      	mov	r2, r4
 8012dbe:	4b11      	ldr	r3, [pc, #68]	; (8012e04 <_svfiprintf_r+0x1ec>)
 8012dc0:	a904      	add	r1, sp, #16
 8012dc2:	4640      	mov	r0, r8
 8012dc4:	f7fc fbbc 	bl	800f540 <_printf_float>
 8012dc8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012dcc:	4681      	mov	r9, r0
 8012dce:	d1d6      	bne.n	8012d7e <_svfiprintf_r+0x166>
 8012dd0:	89a3      	ldrh	r3, [r4, #12]
 8012dd2:	065b      	lsls	r3, r3, #25
 8012dd4:	f53f af35 	bmi.w	8012c42 <_svfiprintf_r+0x2a>
 8012dd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012dda:	b01d      	add	sp, #116	; 0x74
 8012ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012de0:	ab03      	add	r3, sp, #12
 8012de2:	9300      	str	r3, [sp, #0]
 8012de4:	4622      	mov	r2, r4
 8012de6:	4b07      	ldr	r3, [pc, #28]	; (8012e04 <_svfiprintf_r+0x1ec>)
 8012de8:	a904      	add	r1, sp, #16
 8012dea:	4640      	mov	r0, r8
 8012dec:	f7fc fe5e 	bl	800faac <_printf_i>
 8012df0:	e7ea      	b.n	8012dc8 <_svfiprintf_r+0x1b0>
 8012df2:	bf00      	nop
 8012df4:	0801444c 	.word	0x0801444c
 8012df8:	08014452 	.word	0x08014452
 8012dfc:	08014456 	.word	0x08014456
 8012e00:	0800f541 	.word	0x0800f541
 8012e04:	08012b63 	.word	0x08012b63

08012e08 <__sfputc_r>:
 8012e08:	6893      	ldr	r3, [r2, #8]
 8012e0a:	3b01      	subs	r3, #1
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	b410      	push	{r4}
 8012e10:	6093      	str	r3, [r2, #8]
 8012e12:	da08      	bge.n	8012e26 <__sfputc_r+0x1e>
 8012e14:	6994      	ldr	r4, [r2, #24]
 8012e16:	42a3      	cmp	r3, r4
 8012e18:	db01      	blt.n	8012e1e <__sfputc_r+0x16>
 8012e1a:	290a      	cmp	r1, #10
 8012e1c:	d103      	bne.n	8012e26 <__sfputc_r+0x1e>
 8012e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e22:	f000 b987 	b.w	8013134 <__swbuf_r>
 8012e26:	6813      	ldr	r3, [r2, #0]
 8012e28:	1c58      	adds	r0, r3, #1
 8012e2a:	6010      	str	r0, [r2, #0]
 8012e2c:	7019      	strb	r1, [r3, #0]
 8012e2e:	4608      	mov	r0, r1
 8012e30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e34:	4770      	bx	lr

08012e36 <__sfputs_r>:
 8012e36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e38:	4606      	mov	r6, r0
 8012e3a:	460f      	mov	r7, r1
 8012e3c:	4614      	mov	r4, r2
 8012e3e:	18d5      	adds	r5, r2, r3
 8012e40:	42ac      	cmp	r4, r5
 8012e42:	d101      	bne.n	8012e48 <__sfputs_r+0x12>
 8012e44:	2000      	movs	r0, #0
 8012e46:	e007      	b.n	8012e58 <__sfputs_r+0x22>
 8012e48:	463a      	mov	r2, r7
 8012e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e4e:	4630      	mov	r0, r6
 8012e50:	f7ff ffda 	bl	8012e08 <__sfputc_r>
 8012e54:	1c43      	adds	r3, r0, #1
 8012e56:	d1f3      	bne.n	8012e40 <__sfputs_r+0xa>
 8012e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012e5c <_vfiprintf_r>:
 8012e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e60:	460c      	mov	r4, r1
 8012e62:	b09d      	sub	sp, #116	; 0x74
 8012e64:	4617      	mov	r7, r2
 8012e66:	461d      	mov	r5, r3
 8012e68:	4606      	mov	r6, r0
 8012e6a:	b118      	cbz	r0, 8012e74 <_vfiprintf_r+0x18>
 8012e6c:	6983      	ldr	r3, [r0, #24]
 8012e6e:	b90b      	cbnz	r3, 8012e74 <_vfiprintf_r+0x18>
 8012e70:	f7fe fe92 	bl	8011b98 <__sinit>
 8012e74:	4b7c      	ldr	r3, [pc, #496]	; (8013068 <_vfiprintf_r+0x20c>)
 8012e76:	429c      	cmp	r4, r3
 8012e78:	d158      	bne.n	8012f2c <_vfiprintf_r+0xd0>
 8012e7a:	6874      	ldr	r4, [r6, #4]
 8012e7c:	89a3      	ldrh	r3, [r4, #12]
 8012e7e:	0718      	lsls	r0, r3, #28
 8012e80:	d55e      	bpl.n	8012f40 <_vfiprintf_r+0xe4>
 8012e82:	6923      	ldr	r3, [r4, #16]
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d05b      	beq.n	8012f40 <_vfiprintf_r+0xe4>
 8012e88:	2300      	movs	r3, #0
 8012e8a:	9309      	str	r3, [sp, #36]	; 0x24
 8012e8c:	2320      	movs	r3, #32
 8012e8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012e92:	2330      	movs	r3, #48	; 0x30
 8012e94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012e98:	9503      	str	r5, [sp, #12]
 8012e9a:	f04f 0b01 	mov.w	fp, #1
 8012e9e:	46b8      	mov	r8, r7
 8012ea0:	4645      	mov	r5, r8
 8012ea2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012ea6:	b10b      	cbz	r3, 8012eac <_vfiprintf_r+0x50>
 8012ea8:	2b25      	cmp	r3, #37	; 0x25
 8012eaa:	d154      	bne.n	8012f56 <_vfiprintf_r+0xfa>
 8012eac:	ebb8 0a07 	subs.w	sl, r8, r7
 8012eb0:	d00b      	beq.n	8012eca <_vfiprintf_r+0x6e>
 8012eb2:	4653      	mov	r3, sl
 8012eb4:	463a      	mov	r2, r7
 8012eb6:	4621      	mov	r1, r4
 8012eb8:	4630      	mov	r0, r6
 8012eba:	f7ff ffbc 	bl	8012e36 <__sfputs_r>
 8012ebe:	3001      	adds	r0, #1
 8012ec0:	f000 80c2 	beq.w	8013048 <_vfiprintf_r+0x1ec>
 8012ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ec6:	4453      	add	r3, sl
 8012ec8:	9309      	str	r3, [sp, #36]	; 0x24
 8012eca:	f898 3000 	ldrb.w	r3, [r8]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	f000 80ba 	beq.w	8013048 <_vfiprintf_r+0x1ec>
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8012eda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012ede:	9304      	str	r3, [sp, #16]
 8012ee0:	9307      	str	r3, [sp, #28]
 8012ee2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012ee6:	931a      	str	r3, [sp, #104]	; 0x68
 8012ee8:	46a8      	mov	r8, r5
 8012eea:	2205      	movs	r2, #5
 8012eec:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012ef0:	485e      	ldr	r0, [pc, #376]	; (801306c <_vfiprintf_r+0x210>)
 8012ef2:	f7ed f995 	bl	8000220 <memchr>
 8012ef6:	9b04      	ldr	r3, [sp, #16]
 8012ef8:	bb78      	cbnz	r0, 8012f5a <_vfiprintf_r+0xfe>
 8012efa:	06d9      	lsls	r1, r3, #27
 8012efc:	bf44      	itt	mi
 8012efe:	2220      	movmi	r2, #32
 8012f00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012f04:	071a      	lsls	r2, r3, #28
 8012f06:	bf44      	itt	mi
 8012f08:	222b      	movmi	r2, #43	; 0x2b
 8012f0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012f0e:	782a      	ldrb	r2, [r5, #0]
 8012f10:	2a2a      	cmp	r2, #42	; 0x2a
 8012f12:	d02a      	beq.n	8012f6a <_vfiprintf_r+0x10e>
 8012f14:	9a07      	ldr	r2, [sp, #28]
 8012f16:	46a8      	mov	r8, r5
 8012f18:	2000      	movs	r0, #0
 8012f1a:	250a      	movs	r5, #10
 8012f1c:	4641      	mov	r1, r8
 8012f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f22:	3b30      	subs	r3, #48	; 0x30
 8012f24:	2b09      	cmp	r3, #9
 8012f26:	d969      	bls.n	8012ffc <_vfiprintf_r+0x1a0>
 8012f28:	b360      	cbz	r0, 8012f84 <_vfiprintf_r+0x128>
 8012f2a:	e024      	b.n	8012f76 <_vfiprintf_r+0x11a>
 8012f2c:	4b50      	ldr	r3, [pc, #320]	; (8013070 <_vfiprintf_r+0x214>)
 8012f2e:	429c      	cmp	r4, r3
 8012f30:	d101      	bne.n	8012f36 <_vfiprintf_r+0xda>
 8012f32:	68b4      	ldr	r4, [r6, #8]
 8012f34:	e7a2      	b.n	8012e7c <_vfiprintf_r+0x20>
 8012f36:	4b4f      	ldr	r3, [pc, #316]	; (8013074 <_vfiprintf_r+0x218>)
 8012f38:	429c      	cmp	r4, r3
 8012f3a:	bf08      	it	eq
 8012f3c:	68f4      	ldreq	r4, [r6, #12]
 8012f3e:	e79d      	b.n	8012e7c <_vfiprintf_r+0x20>
 8012f40:	4621      	mov	r1, r4
 8012f42:	4630      	mov	r0, r6
 8012f44:	f000 f968 	bl	8013218 <__swsetup_r>
 8012f48:	2800      	cmp	r0, #0
 8012f4a:	d09d      	beq.n	8012e88 <_vfiprintf_r+0x2c>
 8012f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8012f50:	b01d      	add	sp, #116	; 0x74
 8012f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f56:	46a8      	mov	r8, r5
 8012f58:	e7a2      	b.n	8012ea0 <_vfiprintf_r+0x44>
 8012f5a:	4a44      	ldr	r2, [pc, #272]	; (801306c <_vfiprintf_r+0x210>)
 8012f5c:	1a80      	subs	r0, r0, r2
 8012f5e:	fa0b f000 	lsl.w	r0, fp, r0
 8012f62:	4318      	orrs	r0, r3
 8012f64:	9004      	str	r0, [sp, #16]
 8012f66:	4645      	mov	r5, r8
 8012f68:	e7be      	b.n	8012ee8 <_vfiprintf_r+0x8c>
 8012f6a:	9a03      	ldr	r2, [sp, #12]
 8012f6c:	1d11      	adds	r1, r2, #4
 8012f6e:	6812      	ldr	r2, [r2, #0]
 8012f70:	9103      	str	r1, [sp, #12]
 8012f72:	2a00      	cmp	r2, #0
 8012f74:	db01      	blt.n	8012f7a <_vfiprintf_r+0x11e>
 8012f76:	9207      	str	r2, [sp, #28]
 8012f78:	e004      	b.n	8012f84 <_vfiprintf_r+0x128>
 8012f7a:	4252      	negs	r2, r2
 8012f7c:	f043 0302 	orr.w	r3, r3, #2
 8012f80:	9207      	str	r2, [sp, #28]
 8012f82:	9304      	str	r3, [sp, #16]
 8012f84:	f898 3000 	ldrb.w	r3, [r8]
 8012f88:	2b2e      	cmp	r3, #46	; 0x2e
 8012f8a:	d10e      	bne.n	8012faa <_vfiprintf_r+0x14e>
 8012f8c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012f90:	2b2a      	cmp	r3, #42	; 0x2a
 8012f92:	d138      	bne.n	8013006 <_vfiprintf_r+0x1aa>
 8012f94:	9b03      	ldr	r3, [sp, #12]
 8012f96:	1d1a      	adds	r2, r3, #4
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	9203      	str	r2, [sp, #12]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	bfb8      	it	lt
 8012fa0:	f04f 33ff 	movlt.w	r3, #4294967295
 8012fa4:	f108 0802 	add.w	r8, r8, #2
 8012fa8:	9305      	str	r3, [sp, #20]
 8012faa:	4d33      	ldr	r5, [pc, #204]	; (8013078 <_vfiprintf_r+0x21c>)
 8012fac:	f898 1000 	ldrb.w	r1, [r8]
 8012fb0:	2203      	movs	r2, #3
 8012fb2:	4628      	mov	r0, r5
 8012fb4:	f7ed f934 	bl	8000220 <memchr>
 8012fb8:	b140      	cbz	r0, 8012fcc <_vfiprintf_r+0x170>
 8012fba:	2340      	movs	r3, #64	; 0x40
 8012fbc:	1b40      	subs	r0, r0, r5
 8012fbe:	fa03 f000 	lsl.w	r0, r3, r0
 8012fc2:	9b04      	ldr	r3, [sp, #16]
 8012fc4:	4303      	orrs	r3, r0
 8012fc6:	f108 0801 	add.w	r8, r8, #1
 8012fca:	9304      	str	r3, [sp, #16]
 8012fcc:	f898 1000 	ldrb.w	r1, [r8]
 8012fd0:	482a      	ldr	r0, [pc, #168]	; (801307c <_vfiprintf_r+0x220>)
 8012fd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012fd6:	2206      	movs	r2, #6
 8012fd8:	f108 0701 	add.w	r7, r8, #1
 8012fdc:	f7ed f920 	bl	8000220 <memchr>
 8012fe0:	2800      	cmp	r0, #0
 8012fe2:	d037      	beq.n	8013054 <_vfiprintf_r+0x1f8>
 8012fe4:	4b26      	ldr	r3, [pc, #152]	; (8013080 <_vfiprintf_r+0x224>)
 8012fe6:	bb1b      	cbnz	r3, 8013030 <_vfiprintf_r+0x1d4>
 8012fe8:	9b03      	ldr	r3, [sp, #12]
 8012fea:	3307      	adds	r3, #7
 8012fec:	f023 0307 	bic.w	r3, r3, #7
 8012ff0:	3308      	adds	r3, #8
 8012ff2:	9303      	str	r3, [sp, #12]
 8012ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ff6:	444b      	add	r3, r9
 8012ff8:	9309      	str	r3, [sp, #36]	; 0x24
 8012ffa:	e750      	b.n	8012e9e <_vfiprintf_r+0x42>
 8012ffc:	fb05 3202 	mla	r2, r5, r2, r3
 8013000:	2001      	movs	r0, #1
 8013002:	4688      	mov	r8, r1
 8013004:	e78a      	b.n	8012f1c <_vfiprintf_r+0xc0>
 8013006:	2300      	movs	r3, #0
 8013008:	f108 0801 	add.w	r8, r8, #1
 801300c:	9305      	str	r3, [sp, #20]
 801300e:	4619      	mov	r1, r3
 8013010:	250a      	movs	r5, #10
 8013012:	4640      	mov	r0, r8
 8013014:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013018:	3a30      	subs	r2, #48	; 0x30
 801301a:	2a09      	cmp	r2, #9
 801301c:	d903      	bls.n	8013026 <_vfiprintf_r+0x1ca>
 801301e:	2b00      	cmp	r3, #0
 8013020:	d0c3      	beq.n	8012faa <_vfiprintf_r+0x14e>
 8013022:	9105      	str	r1, [sp, #20]
 8013024:	e7c1      	b.n	8012faa <_vfiprintf_r+0x14e>
 8013026:	fb05 2101 	mla	r1, r5, r1, r2
 801302a:	2301      	movs	r3, #1
 801302c:	4680      	mov	r8, r0
 801302e:	e7f0      	b.n	8013012 <_vfiprintf_r+0x1b6>
 8013030:	ab03      	add	r3, sp, #12
 8013032:	9300      	str	r3, [sp, #0]
 8013034:	4622      	mov	r2, r4
 8013036:	4b13      	ldr	r3, [pc, #76]	; (8013084 <_vfiprintf_r+0x228>)
 8013038:	a904      	add	r1, sp, #16
 801303a:	4630      	mov	r0, r6
 801303c:	f7fc fa80 	bl	800f540 <_printf_float>
 8013040:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013044:	4681      	mov	r9, r0
 8013046:	d1d5      	bne.n	8012ff4 <_vfiprintf_r+0x198>
 8013048:	89a3      	ldrh	r3, [r4, #12]
 801304a:	065b      	lsls	r3, r3, #25
 801304c:	f53f af7e 	bmi.w	8012f4c <_vfiprintf_r+0xf0>
 8013050:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013052:	e77d      	b.n	8012f50 <_vfiprintf_r+0xf4>
 8013054:	ab03      	add	r3, sp, #12
 8013056:	9300      	str	r3, [sp, #0]
 8013058:	4622      	mov	r2, r4
 801305a:	4b0a      	ldr	r3, [pc, #40]	; (8013084 <_vfiprintf_r+0x228>)
 801305c:	a904      	add	r1, sp, #16
 801305e:	4630      	mov	r0, r6
 8013060:	f7fc fd24 	bl	800faac <_printf_i>
 8013064:	e7ec      	b.n	8013040 <_vfiprintf_r+0x1e4>
 8013066:	bf00      	nop
 8013068:	08014300 	.word	0x08014300
 801306c:	0801444c 	.word	0x0801444c
 8013070:	08014320 	.word	0x08014320
 8013074:	080142e0 	.word	0x080142e0
 8013078:	08014452 	.word	0x08014452
 801307c:	08014456 	.word	0x08014456
 8013080:	0800f541 	.word	0x0800f541
 8013084:	08012e37 	.word	0x08012e37

08013088 <__sread>:
 8013088:	b510      	push	{r4, lr}
 801308a:	460c      	mov	r4, r1
 801308c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013090:	f000 faa6 	bl	80135e0 <_read_r>
 8013094:	2800      	cmp	r0, #0
 8013096:	bfab      	itete	ge
 8013098:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801309a:	89a3      	ldrhlt	r3, [r4, #12]
 801309c:	181b      	addge	r3, r3, r0
 801309e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80130a2:	bfac      	ite	ge
 80130a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80130a6:	81a3      	strhlt	r3, [r4, #12]
 80130a8:	bd10      	pop	{r4, pc}

080130aa <__swrite>:
 80130aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130ae:	461f      	mov	r7, r3
 80130b0:	898b      	ldrh	r3, [r1, #12]
 80130b2:	05db      	lsls	r3, r3, #23
 80130b4:	4605      	mov	r5, r0
 80130b6:	460c      	mov	r4, r1
 80130b8:	4616      	mov	r6, r2
 80130ba:	d505      	bpl.n	80130c8 <__swrite+0x1e>
 80130bc:	2302      	movs	r3, #2
 80130be:	2200      	movs	r2, #0
 80130c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130c4:	f000 f9d6 	bl	8013474 <_lseek_r>
 80130c8:	89a3      	ldrh	r3, [r4, #12]
 80130ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80130ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80130d2:	81a3      	strh	r3, [r4, #12]
 80130d4:	4632      	mov	r2, r6
 80130d6:	463b      	mov	r3, r7
 80130d8:	4628      	mov	r0, r5
 80130da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80130de:	f000 b889 	b.w	80131f4 <_write_r>

080130e2 <__sseek>:
 80130e2:	b510      	push	{r4, lr}
 80130e4:	460c      	mov	r4, r1
 80130e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130ea:	f000 f9c3 	bl	8013474 <_lseek_r>
 80130ee:	1c43      	adds	r3, r0, #1
 80130f0:	89a3      	ldrh	r3, [r4, #12]
 80130f2:	bf15      	itete	ne
 80130f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80130f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80130fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80130fe:	81a3      	strheq	r3, [r4, #12]
 8013100:	bf18      	it	ne
 8013102:	81a3      	strhne	r3, [r4, #12]
 8013104:	bd10      	pop	{r4, pc}

08013106 <__sclose>:
 8013106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801310a:	f000 b8f3 	b.w	80132f4 <_close_r>

0801310e <strncmp>:
 801310e:	b510      	push	{r4, lr}
 8013110:	b16a      	cbz	r2, 801312e <strncmp+0x20>
 8013112:	3901      	subs	r1, #1
 8013114:	1884      	adds	r4, r0, r2
 8013116:	f810 3b01 	ldrb.w	r3, [r0], #1
 801311a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801311e:	4293      	cmp	r3, r2
 8013120:	d103      	bne.n	801312a <strncmp+0x1c>
 8013122:	42a0      	cmp	r0, r4
 8013124:	d001      	beq.n	801312a <strncmp+0x1c>
 8013126:	2b00      	cmp	r3, #0
 8013128:	d1f5      	bne.n	8013116 <strncmp+0x8>
 801312a:	1a98      	subs	r0, r3, r2
 801312c:	bd10      	pop	{r4, pc}
 801312e:	4610      	mov	r0, r2
 8013130:	e7fc      	b.n	801312c <strncmp+0x1e>
	...

08013134 <__swbuf_r>:
 8013134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013136:	460e      	mov	r6, r1
 8013138:	4614      	mov	r4, r2
 801313a:	4605      	mov	r5, r0
 801313c:	b118      	cbz	r0, 8013146 <__swbuf_r+0x12>
 801313e:	6983      	ldr	r3, [r0, #24]
 8013140:	b90b      	cbnz	r3, 8013146 <__swbuf_r+0x12>
 8013142:	f7fe fd29 	bl	8011b98 <__sinit>
 8013146:	4b21      	ldr	r3, [pc, #132]	; (80131cc <__swbuf_r+0x98>)
 8013148:	429c      	cmp	r4, r3
 801314a:	d12a      	bne.n	80131a2 <__swbuf_r+0x6e>
 801314c:	686c      	ldr	r4, [r5, #4]
 801314e:	69a3      	ldr	r3, [r4, #24]
 8013150:	60a3      	str	r3, [r4, #8]
 8013152:	89a3      	ldrh	r3, [r4, #12]
 8013154:	071a      	lsls	r2, r3, #28
 8013156:	d52e      	bpl.n	80131b6 <__swbuf_r+0x82>
 8013158:	6923      	ldr	r3, [r4, #16]
 801315a:	b363      	cbz	r3, 80131b6 <__swbuf_r+0x82>
 801315c:	6923      	ldr	r3, [r4, #16]
 801315e:	6820      	ldr	r0, [r4, #0]
 8013160:	1ac0      	subs	r0, r0, r3
 8013162:	6963      	ldr	r3, [r4, #20]
 8013164:	b2f6      	uxtb	r6, r6
 8013166:	4283      	cmp	r3, r0
 8013168:	4637      	mov	r7, r6
 801316a:	dc04      	bgt.n	8013176 <__swbuf_r+0x42>
 801316c:	4621      	mov	r1, r4
 801316e:	4628      	mov	r0, r5
 8013170:	f000 f956 	bl	8013420 <_fflush_r>
 8013174:	bb28      	cbnz	r0, 80131c2 <__swbuf_r+0x8e>
 8013176:	68a3      	ldr	r3, [r4, #8]
 8013178:	3b01      	subs	r3, #1
 801317a:	60a3      	str	r3, [r4, #8]
 801317c:	6823      	ldr	r3, [r4, #0]
 801317e:	1c5a      	adds	r2, r3, #1
 8013180:	6022      	str	r2, [r4, #0]
 8013182:	701e      	strb	r6, [r3, #0]
 8013184:	6963      	ldr	r3, [r4, #20]
 8013186:	3001      	adds	r0, #1
 8013188:	4283      	cmp	r3, r0
 801318a:	d004      	beq.n	8013196 <__swbuf_r+0x62>
 801318c:	89a3      	ldrh	r3, [r4, #12]
 801318e:	07db      	lsls	r3, r3, #31
 8013190:	d519      	bpl.n	80131c6 <__swbuf_r+0x92>
 8013192:	2e0a      	cmp	r6, #10
 8013194:	d117      	bne.n	80131c6 <__swbuf_r+0x92>
 8013196:	4621      	mov	r1, r4
 8013198:	4628      	mov	r0, r5
 801319a:	f000 f941 	bl	8013420 <_fflush_r>
 801319e:	b190      	cbz	r0, 80131c6 <__swbuf_r+0x92>
 80131a0:	e00f      	b.n	80131c2 <__swbuf_r+0x8e>
 80131a2:	4b0b      	ldr	r3, [pc, #44]	; (80131d0 <__swbuf_r+0x9c>)
 80131a4:	429c      	cmp	r4, r3
 80131a6:	d101      	bne.n	80131ac <__swbuf_r+0x78>
 80131a8:	68ac      	ldr	r4, [r5, #8]
 80131aa:	e7d0      	b.n	801314e <__swbuf_r+0x1a>
 80131ac:	4b09      	ldr	r3, [pc, #36]	; (80131d4 <__swbuf_r+0xa0>)
 80131ae:	429c      	cmp	r4, r3
 80131b0:	bf08      	it	eq
 80131b2:	68ec      	ldreq	r4, [r5, #12]
 80131b4:	e7cb      	b.n	801314e <__swbuf_r+0x1a>
 80131b6:	4621      	mov	r1, r4
 80131b8:	4628      	mov	r0, r5
 80131ba:	f000 f82d 	bl	8013218 <__swsetup_r>
 80131be:	2800      	cmp	r0, #0
 80131c0:	d0cc      	beq.n	801315c <__swbuf_r+0x28>
 80131c2:	f04f 37ff 	mov.w	r7, #4294967295
 80131c6:	4638      	mov	r0, r7
 80131c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131ca:	bf00      	nop
 80131cc:	08014300 	.word	0x08014300
 80131d0:	08014320 	.word	0x08014320
 80131d4:	080142e0 	.word	0x080142e0

080131d8 <__ascii_wctomb>:
 80131d8:	b149      	cbz	r1, 80131ee <__ascii_wctomb+0x16>
 80131da:	2aff      	cmp	r2, #255	; 0xff
 80131dc:	bf85      	ittet	hi
 80131de:	238a      	movhi	r3, #138	; 0x8a
 80131e0:	6003      	strhi	r3, [r0, #0]
 80131e2:	700a      	strbls	r2, [r1, #0]
 80131e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80131e8:	bf98      	it	ls
 80131ea:	2001      	movls	r0, #1
 80131ec:	4770      	bx	lr
 80131ee:	4608      	mov	r0, r1
 80131f0:	4770      	bx	lr
	...

080131f4 <_write_r>:
 80131f4:	b538      	push	{r3, r4, r5, lr}
 80131f6:	4c07      	ldr	r4, [pc, #28]	; (8013214 <_write_r+0x20>)
 80131f8:	4605      	mov	r5, r0
 80131fa:	4608      	mov	r0, r1
 80131fc:	4611      	mov	r1, r2
 80131fe:	2200      	movs	r2, #0
 8013200:	6022      	str	r2, [r4, #0]
 8013202:	461a      	mov	r2, r3
 8013204:	f7f9 fbb9 	bl	800c97a <_write>
 8013208:	1c43      	adds	r3, r0, #1
 801320a:	d102      	bne.n	8013212 <_write_r+0x1e>
 801320c:	6823      	ldr	r3, [r4, #0]
 801320e:	b103      	cbz	r3, 8013212 <_write_r+0x1e>
 8013210:	602b      	str	r3, [r5, #0]
 8013212:	bd38      	pop	{r3, r4, r5, pc}
 8013214:	20004de4 	.word	0x20004de4

08013218 <__swsetup_r>:
 8013218:	4b32      	ldr	r3, [pc, #200]	; (80132e4 <__swsetup_r+0xcc>)
 801321a:	b570      	push	{r4, r5, r6, lr}
 801321c:	681d      	ldr	r5, [r3, #0]
 801321e:	4606      	mov	r6, r0
 8013220:	460c      	mov	r4, r1
 8013222:	b125      	cbz	r5, 801322e <__swsetup_r+0x16>
 8013224:	69ab      	ldr	r3, [r5, #24]
 8013226:	b913      	cbnz	r3, 801322e <__swsetup_r+0x16>
 8013228:	4628      	mov	r0, r5
 801322a:	f7fe fcb5 	bl	8011b98 <__sinit>
 801322e:	4b2e      	ldr	r3, [pc, #184]	; (80132e8 <__swsetup_r+0xd0>)
 8013230:	429c      	cmp	r4, r3
 8013232:	d10f      	bne.n	8013254 <__swsetup_r+0x3c>
 8013234:	686c      	ldr	r4, [r5, #4]
 8013236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801323a:	b29a      	uxth	r2, r3
 801323c:	0715      	lsls	r5, r2, #28
 801323e:	d42c      	bmi.n	801329a <__swsetup_r+0x82>
 8013240:	06d0      	lsls	r0, r2, #27
 8013242:	d411      	bmi.n	8013268 <__swsetup_r+0x50>
 8013244:	2209      	movs	r2, #9
 8013246:	6032      	str	r2, [r6, #0]
 8013248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801324c:	81a3      	strh	r3, [r4, #12]
 801324e:	f04f 30ff 	mov.w	r0, #4294967295
 8013252:	e03e      	b.n	80132d2 <__swsetup_r+0xba>
 8013254:	4b25      	ldr	r3, [pc, #148]	; (80132ec <__swsetup_r+0xd4>)
 8013256:	429c      	cmp	r4, r3
 8013258:	d101      	bne.n	801325e <__swsetup_r+0x46>
 801325a:	68ac      	ldr	r4, [r5, #8]
 801325c:	e7eb      	b.n	8013236 <__swsetup_r+0x1e>
 801325e:	4b24      	ldr	r3, [pc, #144]	; (80132f0 <__swsetup_r+0xd8>)
 8013260:	429c      	cmp	r4, r3
 8013262:	bf08      	it	eq
 8013264:	68ec      	ldreq	r4, [r5, #12]
 8013266:	e7e6      	b.n	8013236 <__swsetup_r+0x1e>
 8013268:	0751      	lsls	r1, r2, #29
 801326a:	d512      	bpl.n	8013292 <__swsetup_r+0x7a>
 801326c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801326e:	b141      	cbz	r1, 8013282 <__swsetup_r+0x6a>
 8013270:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013274:	4299      	cmp	r1, r3
 8013276:	d002      	beq.n	801327e <__swsetup_r+0x66>
 8013278:	4630      	mov	r0, r6
 801327a:	f7fc f825 	bl	800f2c8 <_free_r>
 801327e:	2300      	movs	r3, #0
 8013280:	6363      	str	r3, [r4, #52]	; 0x34
 8013282:	89a3      	ldrh	r3, [r4, #12]
 8013284:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013288:	81a3      	strh	r3, [r4, #12]
 801328a:	2300      	movs	r3, #0
 801328c:	6063      	str	r3, [r4, #4]
 801328e:	6923      	ldr	r3, [r4, #16]
 8013290:	6023      	str	r3, [r4, #0]
 8013292:	89a3      	ldrh	r3, [r4, #12]
 8013294:	f043 0308 	orr.w	r3, r3, #8
 8013298:	81a3      	strh	r3, [r4, #12]
 801329a:	6923      	ldr	r3, [r4, #16]
 801329c:	b94b      	cbnz	r3, 80132b2 <__swsetup_r+0x9a>
 801329e:	89a3      	ldrh	r3, [r4, #12]
 80132a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80132a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80132a8:	d003      	beq.n	80132b2 <__swsetup_r+0x9a>
 80132aa:	4621      	mov	r1, r4
 80132ac:	4630      	mov	r0, r6
 80132ae:	f000 f917 	bl	80134e0 <__smakebuf_r>
 80132b2:	89a2      	ldrh	r2, [r4, #12]
 80132b4:	f012 0301 	ands.w	r3, r2, #1
 80132b8:	d00c      	beq.n	80132d4 <__swsetup_r+0xbc>
 80132ba:	2300      	movs	r3, #0
 80132bc:	60a3      	str	r3, [r4, #8]
 80132be:	6963      	ldr	r3, [r4, #20]
 80132c0:	425b      	negs	r3, r3
 80132c2:	61a3      	str	r3, [r4, #24]
 80132c4:	6923      	ldr	r3, [r4, #16]
 80132c6:	b953      	cbnz	r3, 80132de <__swsetup_r+0xc6>
 80132c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80132d0:	d1ba      	bne.n	8013248 <__swsetup_r+0x30>
 80132d2:	bd70      	pop	{r4, r5, r6, pc}
 80132d4:	0792      	lsls	r2, r2, #30
 80132d6:	bf58      	it	pl
 80132d8:	6963      	ldrpl	r3, [r4, #20]
 80132da:	60a3      	str	r3, [r4, #8]
 80132dc:	e7f2      	b.n	80132c4 <__swsetup_r+0xac>
 80132de:	2000      	movs	r0, #0
 80132e0:	e7f7      	b.n	80132d2 <__swsetup_r+0xba>
 80132e2:	bf00      	nop
 80132e4:	2000064c 	.word	0x2000064c
 80132e8:	08014300 	.word	0x08014300
 80132ec:	08014320 	.word	0x08014320
 80132f0:	080142e0 	.word	0x080142e0

080132f4 <_close_r>:
 80132f4:	b538      	push	{r3, r4, r5, lr}
 80132f6:	4c06      	ldr	r4, [pc, #24]	; (8013310 <_close_r+0x1c>)
 80132f8:	2300      	movs	r3, #0
 80132fa:	4605      	mov	r5, r0
 80132fc:	4608      	mov	r0, r1
 80132fe:	6023      	str	r3, [r4, #0]
 8013300:	f7f9 fb57 	bl	800c9b2 <_close>
 8013304:	1c43      	adds	r3, r0, #1
 8013306:	d102      	bne.n	801330e <_close_r+0x1a>
 8013308:	6823      	ldr	r3, [r4, #0]
 801330a:	b103      	cbz	r3, 801330e <_close_r+0x1a>
 801330c:	602b      	str	r3, [r5, #0]
 801330e:	bd38      	pop	{r3, r4, r5, pc}
 8013310:	20004de4 	.word	0x20004de4

08013314 <__sflush_r>:
 8013314:	898a      	ldrh	r2, [r1, #12]
 8013316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801331a:	4605      	mov	r5, r0
 801331c:	0710      	lsls	r0, r2, #28
 801331e:	460c      	mov	r4, r1
 8013320:	d458      	bmi.n	80133d4 <__sflush_r+0xc0>
 8013322:	684b      	ldr	r3, [r1, #4]
 8013324:	2b00      	cmp	r3, #0
 8013326:	dc05      	bgt.n	8013334 <__sflush_r+0x20>
 8013328:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801332a:	2b00      	cmp	r3, #0
 801332c:	dc02      	bgt.n	8013334 <__sflush_r+0x20>
 801332e:	2000      	movs	r0, #0
 8013330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013334:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013336:	2e00      	cmp	r6, #0
 8013338:	d0f9      	beq.n	801332e <__sflush_r+0x1a>
 801333a:	2300      	movs	r3, #0
 801333c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013340:	682f      	ldr	r7, [r5, #0]
 8013342:	6a21      	ldr	r1, [r4, #32]
 8013344:	602b      	str	r3, [r5, #0]
 8013346:	d032      	beq.n	80133ae <__sflush_r+0x9a>
 8013348:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801334a:	89a3      	ldrh	r3, [r4, #12]
 801334c:	075a      	lsls	r2, r3, #29
 801334e:	d505      	bpl.n	801335c <__sflush_r+0x48>
 8013350:	6863      	ldr	r3, [r4, #4]
 8013352:	1ac0      	subs	r0, r0, r3
 8013354:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013356:	b10b      	cbz	r3, 801335c <__sflush_r+0x48>
 8013358:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801335a:	1ac0      	subs	r0, r0, r3
 801335c:	2300      	movs	r3, #0
 801335e:	4602      	mov	r2, r0
 8013360:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013362:	6a21      	ldr	r1, [r4, #32]
 8013364:	4628      	mov	r0, r5
 8013366:	47b0      	blx	r6
 8013368:	1c43      	adds	r3, r0, #1
 801336a:	89a3      	ldrh	r3, [r4, #12]
 801336c:	d106      	bne.n	801337c <__sflush_r+0x68>
 801336e:	6829      	ldr	r1, [r5, #0]
 8013370:	291d      	cmp	r1, #29
 8013372:	d848      	bhi.n	8013406 <__sflush_r+0xf2>
 8013374:	4a29      	ldr	r2, [pc, #164]	; (801341c <__sflush_r+0x108>)
 8013376:	40ca      	lsrs	r2, r1
 8013378:	07d6      	lsls	r6, r2, #31
 801337a:	d544      	bpl.n	8013406 <__sflush_r+0xf2>
 801337c:	2200      	movs	r2, #0
 801337e:	6062      	str	r2, [r4, #4]
 8013380:	04d9      	lsls	r1, r3, #19
 8013382:	6922      	ldr	r2, [r4, #16]
 8013384:	6022      	str	r2, [r4, #0]
 8013386:	d504      	bpl.n	8013392 <__sflush_r+0x7e>
 8013388:	1c42      	adds	r2, r0, #1
 801338a:	d101      	bne.n	8013390 <__sflush_r+0x7c>
 801338c:	682b      	ldr	r3, [r5, #0]
 801338e:	b903      	cbnz	r3, 8013392 <__sflush_r+0x7e>
 8013390:	6560      	str	r0, [r4, #84]	; 0x54
 8013392:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013394:	602f      	str	r7, [r5, #0]
 8013396:	2900      	cmp	r1, #0
 8013398:	d0c9      	beq.n	801332e <__sflush_r+0x1a>
 801339a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801339e:	4299      	cmp	r1, r3
 80133a0:	d002      	beq.n	80133a8 <__sflush_r+0x94>
 80133a2:	4628      	mov	r0, r5
 80133a4:	f7fb ff90 	bl	800f2c8 <_free_r>
 80133a8:	2000      	movs	r0, #0
 80133aa:	6360      	str	r0, [r4, #52]	; 0x34
 80133ac:	e7c0      	b.n	8013330 <__sflush_r+0x1c>
 80133ae:	2301      	movs	r3, #1
 80133b0:	4628      	mov	r0, r5
 80133b2:	47b0      	blx	r6
 80133b4:	1c41      	adds	r1, r0, #1
 80133b6:	d1c8      	bne.n	801334a <__sflush_r+0x36>
 80133b8:	682b      	ldr	r3, [r5, #0]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d0c5      	beq.n	801334a <__sflush_r+0x36>
 80133be:	2b1d      	cmp	r3, #29
 80133c0:	d001      	beq.n	80133c6 <__sflush_r+0xb2>
 80133c2:	2b16      	cmp	r3, #22
 80133c4:	d101      	bne.n	80133ca <__sflush_r+0xb6>
 80133c6:	602f      	str	r7, [r5, #0]
 80133c8:	e7b1      	b.n	801332e <__sflush_r+0x1a>
 80133ca:	89a3      	ldrh	r3, [r4, #12]
 80133cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133d0:	81a3      	strh	r3, [r4, #12]
 80133d2:	e7ad      	b.n	8013330 <__sflush_r+0x1c>
 80133d4:	690f      	ldr	r7, [r1, #16]
 80133d6:	2f00      	cmp	r7, #0
 80133d8:	d0a9      	beq.n	801332e <__sflush_r+0x1a>
 80133da:	0793      	lsls	r3, r2, #30
 80133dc:	680e      	ldr	r6, [r1, #0]
 80133de:	bf08      	it	eq
 80133e0:	694b      	ldreq	r3, [r1, #20]
 80133e2:	600f      	str	r7, [r1, #0]
 80133e4:	bf18      	it	ne
 80133e6:	2300      	movne	r3, #0
 80133e8:	eba6 0807 	sub.w	r8, r6, r7
 80133ec:	608b      	str	r3, [r1, #8]
 80133ee:	f1b8 0f00 	cmp.w	r8, #0
 80133f2:	dd9c      	ble.n	801332e <__sflush_r+0x1a>
 80133f4:	4643      	mov	r3, r8
 80133f6:	463a      	mov	r2, r7
 80133f8:	6a21      	ldr	r1, [r4, #32]
 80133fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80133fc:	4628      	mov	r0, r5
 80133fe:	47b0      	blx	r6
 8013400:	2800      	cmp	r0, #0
 8013402:	dc06      	bgt.n	8013412 <__sflush_r+0xfe>
 8013404:	89a3      	ldrh	r3, [r4, #12]
 8013406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801340a:	81a3      	strh	r3, [r4, #12]
 801340c:	f04f 30ff 	mov.w	r0, #4294967295
 8013410:	e78e      	b.n	8013330 <__sflush_r+0x1c>
 8013412:	4407      	add	r7, r0
 8013414:	eba8 0800 	sub.w	r8, r8, r0
 8013418:	e7e9      	b.n	80133ee <__sflush_r+0xda>
 801341a:	bf00      	nop
 801341c:	20400001 	.word	0x20400001

08013420 <_fflush_r>:
 8013420:	b538      	push	{r3, r4, r5, lr}
 8013422:	690b      	ldr	r3, [r1, #16]
 8013424:	4605      	mov	r5, r0
 8013426:	460c      	mov	r4, r1
 8013428:	b1db      	cbz	r3, 8013462 <_fflush_r+0x42>
 801342a:	b118      	cbz	r0, 8013434 <_fflush_r+0x14>
 801342c:	6983      	ldr	r3, [r0, #24]
 801342e:	b90b      	cbnz	r3, 8013434 <_fflush_r+0x14>
 8013430:	f7fe fbb2 	bl	8011b98 <__sinit>
 8013434:	4b0c      	ldr	r3, [pc, #48]	; (8013468 <_fflush_r+0x48>)
 8013436:	429c      	cmp	r4, r3
 8013438:	d109      	bne.n	801344e <_fflush_r+0x2e>
 801343a:	686c      	ldr	r4, [r5, #4]
 801343c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013440:	b17b      	cbz	r3, 8013462 <_fflush_r+0x42>
 8013442:	4621      	mov	r1, r4
 8013444:	4628      	mov	r0, r5
 8013446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801344a:	f7ff bf63 	b.w	8013314 <__sflush_r>
 801344e:	4b07      	ldr	r3, [pc, #28]	; (801346c <_fflush_r+0x4c>)
 8013450:	429c      	cmp	r4, r3
 8013452:	d101      	bne.n	8013458 <_fflush_r+0x38>
 8013454:	68ac      	ldr	r4, [r5, #8]
 8013456:	e7f1      	b.n	801343c <_fflush_r+0x1c>
 8013458:	4b05      	ldr	r3, [pc, #20]	; (8013470 <_fflush_r+0x50>)
 801345a:	429c      	cmp	r4, r3
 801345c:	bf08      	it	eq
 801345e:	68ec      	ldreq	r4, [r5, #12]
 8013460:	e7ec      	b.n	801343c <_fflush_r+0x1c>
 8013462:	2000      	movs	r0, #0
 8013464:	bd38      	pop	{r3, r4, r5, pc}
 8013466:	bf00      	nop
 8013468:	08014300 	.word	0x08014300
 801346c:	08014320 	.word	0x08014320
 8013470:	080142e0 	.word	0x080142e0

08013474 <_lseek_r>:
 8013474:	b538      	push	{r3, r4, r5, lr}
 8013476:	4c07      	ldr	r4, [pc, #28]	; (8013494 <_lseek_r+0x20>)
 8013478:	4605      	mov	r5, r0
 801347a:	4608      	mov	r0, r1
 801347c:	4611      	mov	r1, r2
 801347e:	2200      	movs	r2, #0
 8013480:	6022      	str	r2, [r4, #0]
 8013482:	461a      	mov	r2, r3
 8013484:	f7f9 fabc 	bl	800ca00 <_lseek>
 8013488:	1c43      	adds	r3, r0, #1
 801348a:	d102      	bne.n	8013492 <_lseek_r+0x1e>
 801348c:	6823      	ldr	r3, [r4, #0]
 801348e:	b103      	cbz	r3, 8013492 <_lseek_r+0x1e>
 8013490:	602b      	str	r3, [r5, #0]
 8013492:	bd38      	pop	{r3, r4, r5, pc}
 8013494:	20004de4 	.word	0x20004de4

08013498 <__swhatbuf_r>:
 8013498:	b570      	push	{r4, r5, r6, lr}
 801349a:	460e      	mov	r6, r1
 801349c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134a0:	2900      	cmp	r1, #0
 80134a2:	b096      	sub	sp, #88	; 0x58
 80134a4:	4614      	mov	r4, r2
 80134a6:	461d      	mov	r5, r3
 80134a8:	da07      	bge.n	80134ba <__swhatbuf_r+0x22>
 80134aa:	2300      	movs	r3, #0
 80134ac:	602b      	str	r3, [r5, #0]
 80134ae:	89b3      	ldrh	r3, [r6, #12]
 80134b0:	061a      	lsls	r2, r3, #24
 80134b2:	d410      	bmi.n	80134d6 <__swhatbuf_r+0x3e>
 80134b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80134b8:	e00e      	b.n	80134d8 <__swhatbuf_r+0x40>
 80134ba:	466a      	mov	r2, sp
 80134bc:	f000 f8a2 	bl	8013604 <_fstat_r>
 80134c0:	2800      	cmp	r0, #0
 80134c2:	dbf2      	blt.n	80134aa <__swhatbuf_r+0x12>
 80134c4:	9a01      	ldr	r2, [sp, #4]
 80134c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80134ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80134ce:	425a      	negs	r2, r3
 80134d0:	415a      	adcs	r2, r3
 80134d2:	602a      	str	r2, [r5, #0]
 80134d4:	e7ee      	b.n	80134b4 <__swhatbuf_r+0x1c>
 80134d6:	2340      	movs	r3, #64	; 0x40
 80134d8:	2000      	movs	r0, #0
 80134da:	6023      	str	r3, [r4, #0]
 80134dc:	b016      	add	sp, #88	; 0x58
 80134de:	bd70      	pop	{r4, r5, r6, pc}

080134e0 <__smakebuf_r>:
 80134e0:	898b      	ldrh	r3, [r1, #12]
 80134e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80134e4:	079d      	lsls	r5, r3, #30
 80134e6:	4606      	mov	r6, r0
 80134e8:	460c      	mov	r4, r1
 80134ea:	d507      	bpl.n	80134fc <__smakebuf_r+0x1c>
 80134ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80134f0:	6023      	str	r3, [r4, #0]
 80134f2:	6123      	str	r3, [r4, #16]
 80134f4:	2301      	movs	r3, #1
 80134f6:	6163      	str	r3, [r4, #20]
 80134f8:	b002      	add	sp, #8
 80134fa:	bd70      	pop	{r4, r5, r6, pc}
 80134fc:	ab01      	add	r3, sp, #4
 80134fe:	466a      	mov	r2, sp
 8013500:	f7ff ffca 	bl	8013498 <__swhatbuf_r>
 8013504:	9900      	ldr	r1, [sp, #0]
 8013506:	4605      	mov	r5, r0
 8013508:	4630      	mov	r0, r6
 801350a:	f7fb ff2b 	bl	800f364 <_malloc_r>
 801350e:	b948      	cbnz	r0, 8013524 <__smakebuf_r+0x44>
 8013510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013514:	059a      	lsls	r2, r3, #22
 8013516:	d4ef      	bmi.n	80134f8 <__smakebuf_r+0x18>
 8013518:	f023 0303 	bic.w	r3, r3, #3
 801351c:	f043 0302 	orr.w	r3, r3, #2
 8013520:	81a3      	strh	r3, [r4, #12]
 8013522:	e7e3      	b.n	80134ec <__smakebuf_r+0xc>
 8013524:	4b0d      	ldr	r3, [pc, #52]	; (801355c <__smakebuf_r+0x7c>)
 8013526:	62b3      	str	r3, [r6, #40]	; 0x28
 8013528:	89a3      	ldrh	r3, [r4, #12]
 801352a:	6020      	str	r0, [r4, #0]
 801352c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013530:	81a3      	strh	r3, [r4, #12]
 8013532:	9b00      	ldr	r3, [sp, #0]
 8013534:	6163      	str	r3, [r4, #20]
 8013536:	9b01      	ldr	r3, [sp, #4]
 8013538:	6120      	str	r0, [r4, #16]
 801353a:	b15b      	cbz	r3, 8013554 <__smakebuf_r+0x74>
 801353c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013540:	4630      	mov	r0, r6
 8013542:	f000 f871 	bl	8013628 <_isatty_r>
 8013546:	b128      	cbz	r0, 8013554 <__smakebuf_r+0x74>
 8013548:	89a3      	ldrh	r3, [r4, #12]
 801354a:	f023 0303 	bic.w	r3, r3, #3
 801354e:	f043 0301 	orr.w	r3, r3, #1
 8013552:	81a3      	strh	r3, [r4, #12]
 8013554:	89a3      	ldrh	r3, [r4, #12]
 8013556:	431d      	orrs	r5, r3
 8013558:	81a5      	strh	r5, [r4, #12]
 801355a:	e7cd      	b.n	80134f8 <__smakebuf_r+0x18>
 801355c:	08011b61 	.word	0x08011b61

08013560 <memmove>:
 8013560:	4288      	cmp	r0, r1
 8013562:	b510      	push	{r4, lr}
 8013564:	eb01 0302 	add.w	r3, r1, r2
 8013568:	d807      	bhi.n	801357a <memmove+0x1a>
 801356a:	1e42      	subs	r2, r0, #1
 801356c:	4299      	cmp	r1, r3
 801356e:	d00a      	beq.n	8013586 <memmove+0x26>
 8013570:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013574:	f802 4f01 	strb.w	r4, [r2, #1]!
 8013578:	e7f8      	b.n	801356c <memmove+0xc>
 801357a:	4283      	cmp	r3, r0
 801357c:	d9f5      	bls.n	801356a <memmove+0xa>
 801357e:	1881      	adds	r1, r0, r2
 8013580:	1ad2      	subs	r2, r2, r3
 8013582:	42d3      	cmn	r3, r2
 8013584:	d100      	bne.n	8013588 <memmove+0x28>
 8013586:	bd10      	pop	{r4, pc}
 8013588:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801358c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8013590:	e7f7      	b.n	8013582 <memmove+0x22>

08013592 <_realloc_r>:
 8013592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013594:	4607      	mov	r7, r0
 8013596:	4614      	mov	r4, r2
 8013598:	460e      	mov	r6, r1
 801359a:	b921      	cbnz	r1, 80135a6 <_realloc_r+0x14>
 801359c:	4611      	mov	r1, r2
 801359e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80135a2:	f7fb bedf 	b.w	800f364 <_malloc_r>
 80135a6:	b922      	cbnz	r2, 80135b2 <_realloc_r+0x20>
 80135a8:	f7fb fe8e 	bl	800f2c8 <_free_r>
 80135ac:	4625      	mov	r5, r4
 80135ae:	4628      	mov	r0, r5
 80135b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135b2:	f000 f849 	bl	8013648 <_malloc_usable_size_r>
 80135b6:	42a0      	cmp	r0, r4
 80135b8:	d20f      	bcs.n	80135da <_realloc_r+0x48>
 80135ba:	4621      	mov	r1, r4
 80135bc:	4638      	mov	r0, r7
 80135be:	f7fb fed1 	bl	800f364 <_malloc_r>
 80135c2:	4605      	mov	r5, r0
 80135c4:	2800      	cmp	r0, #0
 80135c6:	d0f2      	beq.n	80135ae <_realloc_r+0x1c>
 80135c8:	4631      	mov	r1, r6
 80135ca:	4622      	mov	r2, r4
 80135cc:	f7fb fe68 	bl	800f2a0 <memcpy>
 80135d0:	4631      	mov	r1, r6
 80135d2:	4638      	mov	r0, r7
 80135d4:	f7fb fe78 	bl	800f2c8 <_free_r>
 80135d8:	e7e9      	b.n	80135ae <_realloc_r+0x1c>
 80135da:	4635      	mov	r5, r6
 80135dc:	e7e7      	b.n	80135ae <_realloc_r+0x1c>
	...

080135e0 <_read_r>:
 80135e0:	b538      	push	{r3, r4, r5, lr}
 80135e2:	4c07      	ldr	r4, [pc, #28]	; (8013600 <_read_r+0x20>)
 80135e4:	4605      	mov	r5, r0
 80135e6:	4608      	mov	r0, r1
 80135e8:	4611      	mov	r1, r2
 80135ea:	2200      	movs	r2, #0
 80135ec:	6022      	str	r2, [r4, #0]
 80135ee:	461a      	mov	r2, r3
 80135f0:	f7f9 f9a6 	bl	800c940 <_read>
 80135f4:	1c43      	adds	r3, r0, #1
 80135f6:	d102      	bne.n	80135fe <_read_r+0x1e>
 80135f8:	6823      	ldr	r3, [r4, #0]
 80135fa:	b103      	cbz	r3, 80135fe <_read_r+0x1e>
 80135fc:	602b      	str	r3, [r5, #0]
 80135fe:	bd38      	pop	{r3, r4, r5, pc}
 8013600:	20004de4 	.word	0x20004de4

08013604 <_fstat_r>:
 8013604:	b538      	push	{r3, r4, r5, lr}
 8013606:	4c07      	ldr	r4, [pc, #28]	; (8013624 <_fstat_r+0x20>)
 8013608:	2300      	movs	r3, #0
 801360a:	4605      	mov	r5, r0
 801360c:	4608      	mov	r0, r1
 801360e:	4611      	mov	r1, r2
 8013610:	6023      	str	r3, [r4, #0]
 8013612:	f7f9 f9da 	bl	800c9ca <_fstat>
 8013616:	1c43      	adds	r3, r0, #1
 8013618:	d102      	bne.n	8013620 <_fstat_r+0x1c>
 801361a:	6823      	ldr	r3, [r4, #0]
 801361c:	b103      	cbz	r3, 8013620 <_fstat_r+0x1c>
 801361e:	602b      	str	r3, [r5, #0]
 8013620:	bd38      	pop	{r3, r4, r5, pc}
 8013622:	bf00      	nop
 8013624:	20004de4 	.word	0x20004de4

08013628 <_isatty_r>:
 8013628:	b538      	push	{r3, r4, r5, lr}
 801362a:	4c06      	ldr	r4, [pc, #24]	; (8013644 <_isatty_r+0x1c>)
 801362c:	2300      	movs	r3, #0
 801362e:	4605      	mov	r5, r0
 8013630:	4608      	mov	r0, r1
 8013632:	6023      	str	r3, [r4, #0]
 8013634:	f7f9 f9d9 	bl	800c9ea <_isatty>
 8013638:	1c43      	adds	r3, r0, #1
 801363a:	d102      	bne.n	8013642 <_isatty_r+0x1a>
 801363c:	6823      	ldr	r3, [r4, #0]
 801363e:	b103      	cbz	r3, 8013642 <_isatty_r+0x1a>
 8013640:	602b      	str	r3, [r5, #0]
 8013642:	bd38      	pop	{r3, r4, r5, pc}
 8013644:	20004de4 	.word	0x20004de4

08013648 <_malloc_usable_size_r>:
 8013648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801364c:	1f18      	subs	r0, r3, #4
 801364e:	2b00      	cmp	r3, #0
 8013650:	bfbc      	itt	lt
 8013652:	580b      	ldrlt	r3, [r1, r0]
 8013654:	18c0      	addlt	r0, r0, r3
 8013656:	4770      	bx	lr

08013658 <roundf>:
 8013658:	ee10 0a10 	vmov	r0, s0
 801365c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8013660:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8013664:	2a16      	cmp	r2, #22
 8013666:	dc15      	bgt.n	8013694 <roundf+0x3c>
 8013668:	2a00      	cmp	r2, #0
 801366a:	da08      	bge.n	801367e <roundf+0x26>
 801366c:	3201      	adds	r2, #1
 801366e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8013672:	d101      	bne.n	8013678 <roundf+0x20>
 8013674:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8013678:	ee00 3a10 	vmov	s0, r3
 801367c:	4770      	bx	lr
 801367e:	4908      	ldr	r1, [pc, #32]	; (80136a0 <roundf+0x48>)
 8013680:	4111      	asrs	r1, r2
 8013682:	4208      	tst	r0, r1
 8013684:	d0fa      	beq.n	801367c <roundf+0x24>
 8013686:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801368a:	4113      	asrs	r3, r2
 801368c:	4403      	add	r3, r0
 801368e:	ea23 0301 	bic.w	r3, r3, r1
 8013692:	e7f1      	b.n	8013678 <roundf+0x20>
 8013694:	2a80      	cmp	r2, #128	; 0x80
 8013696:	d1f1      	bne.n	801367c <roundf+0x24>
 8013698:	ee30 0a00 	vadd.f32	s0, s0, s0
 801369c:	4770      	bx	lr
 801369e:	bf00      	nop
 80136a0:	007fffff 	.word	0x007fffff

080136a4 <powf>:
 80136a4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80136a8:	ed2d 8b04 	vpush	{d8-d9}
 80136ac:	4ca7      	ldr	r4, [pc, #668]	; (801394c <powf+0x2a8>)
 80136ae:	b08a      	sub	sp, #40	; 0x28
 80136b0:	eef0 8a40 	vmov.f32	s17, s0
 80136b4:	eeb0 8a60 	vmov.f32	s16, s1
 80136b8:	f000 f958 	bl	801396c <__ieee754_powf>
 80136bc:	f994 5000 	ldrsb.w	r5, [r4]
 80136c0:	1c6b      	adds	r3, r5, #1
 80136c2:	eeb0 9a40 	vmov.f32	s18, s0
 80136c6:	4626      	mov	r6, r4
 80136c8:	d05f      	beq.n	801378a <powf+0xe6>
 80136ca:	eeb4 8a48 	vcmp.f32	s16, s16
 80136ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136d2:	d65a      	bvs.n	801378a <powf+0xe6>
 80136d4:	eef4 8a68 	vcmp.f32	s17, s17
 80136d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136dc:	d721      	bvc.n	8013722 <powf+0x7e>
 80136de:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80136e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136e6:	d150      	bne.n	801378a <powf+0xe6>
 80136e8:	2301      	movs	r3, #1
 80136ea:	9300      	str	r3, [sp, #0]
 80136ec:	4b98      	ldr	r3, [pc, #608]	; (8013950 <powf+0x2ac>)
 80136ee:	9301      	str	r3, [sp, #4]
 80136f0:	ee18 0a90 	vmov	r0, s17
 80136f4:	2300      	movs	r3, #0
 80136f6:	9308      	str	r3, [sp, #32]
 80136f8:	f7ec ff46 	bl	8000588 <__aeabi_f2d>
 80136fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013700:	ee18 0a10 	vmov	r0, s16
 8013704:	f7ec ff40 	bl	8000588 <__aeabi_f2d>
 8013708:	4b92      	ldr	r3, [pc, #584]	; (8013954 <powf+0x2b0>)
 801370a:	2200      	movs	r2, #0
 801370c:	2d02      	cmp	r5, #2
 801370e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013712:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013716:	d032      	beq.n	801377e <powf+0xda>
 8013718:	4668      	mov	r0, sp
 801371a:	f000 fbea 	bl	8013ef2 <matherr>
 801371e:	bb40      	cbnz	r0, 8013772 <powf+0xce>
 8013720:	e065      	b.n	80137ee <powf+0x14a>
 8013722:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8013958 <powf+0x2b4>
 8013726:	eef4 8a69 	vcmp.f32	s17, s19
 801372a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801372e:	d163      	bne.n	80137f8 <powf+0x154>
 8013730:	eeb4 8a69 	vcmp.f32	s16, s19
 8013734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013738:	d12e      	bne.n	8013798 <powf+0xf4>
 801373a:	2301      	movs	r3, #1
 801373c:	9300      	str	r3, [sp, #0]
 801373e:	4b84      	ldr	r3, [pc, #528]	; (8013950 <powf+0x2ac>)
 8013740:	9301      	str	r3, [sp, #4]
 8013742:	ee18 0a90 	vmov	r0, s17
 8013746:	2300      	movs	r3, #0
 8013748:	9308      	str	r3, [sp, #32]
 801374a:	f7ec ff1d 	bl	8000588 <__aeabi_f2d>
 801374e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013752:	ee18 0a10 	vmov	r0, s16
 8013756:	f7ec ff17 	bl	8000588 <__aeabi_f2d>
 801375a:	2200      	movs	r2, #0
 801375c:	2300      	movs	r3, #0
 801375e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013762:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013766:	2d00      	cmp	r5, #0
 8013768:	d0d6      	beq.n	8013718 <powf+0x74>
 801376a:	4b7a      	ldr	r3, [pc, #488]	; (8013954 <powf+0x2b0>)
 801376c:	2200      	movs	r2, #0
 801376e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013772:	9b08      	ldr	r3, [sp, #32]
 8013774:	b11b      	cbz	r3, 801377e <powf+0xda>
 8013776:	f7fb fd59 	bl	800f22c <__errno>
 801377a:	9b08      	ldr	r3, [sp, #32]
 801377c:	6003      	str	r3, [r0, #0]
 801377e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013782:	f7ed fa51 	bl	8000c28 <__aeabi_d2f>
 8013786:	ee09 0a10 	vmov	s18, r0
 801378a:	eeb0 0a49 	vmov.f32	s0, s18
 801378e:	b00a      	add	sp, #40	; 0x28
 8013790:	ecbd 8b04 	vpop	{d8-d9}
 8013794:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8013798:	eeb0 0a48 	vmov.f32	s0, s16
 801379c:	f000 fbb2 	bl	8013f04 <finitef>
 80137a0:	2800      	cmp	r0, #0
 80137a2:	d0f2      	beq.n	801378a <powf+0xe6>
 80137a4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80137a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137ac:	d5ed      	bpl.n	801378a <powf+0xe6>
 80137ae:	2301      	movs	r3, #1
 80137b0:	9300      	str	r3, [sp, #0]
 80137b2:	4b67      	ldr	r3, [pc, #412]	; (8013950 <powf+0x2ac>)
 80137b4:	9301      	str	r3, [sp, #4]
 80137b6:	ee18 0a90 	vmov	r0, s17
 80137ba:	2300      	movs	r3, #0
 80137bc:	9308      	str	r3, [sp, #32]
 80137be:	f7ec fee3 	bl	8000588 <__aeabi_f2d>
 80137c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80137c6:	ee18 0a10 	vmov	r0, s16
 80137ca:	f7ec fedd 	bl	8000588 <__aeabi_f2d>
 80137ce:	f994 3000 	ldrsb.w	r3, [r4]
 80137d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80137d6:	b923      	cbnz	r3, 80137e2 <powf+0x13e>
 80137d8:	2200      	movs	r2, #0
 80137da:	2300      	movs	r3, #0
 80137dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80137e0:	e79a      	b.n	8013718 <powf+0x74>
 80137e2:	495e      	ldr	r1, [pc, #376]	; (801395c <powf+0x2b8>)
 80137e4:	2000      	movs	r0, #0
 80137e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80137ea:	2b02      	cmp	r3, #2
 80137ec:	d194      	bne.n	8013718 <powf+0x74>
 80137ee:	f7fb fd1d 	bl	800f22c <__errno>
 80137f2:	2321      	movs	r3, #33	; 0x21
 80137f4:	6003      	str	r3, [r0, #0]
 80137f6:	e7bc      	b.n	8013772 <powf+0xce>
 80137f8:	f000 fb84 	bl	8013f04 <finitef>
 80137fc:	4605      	mov	r5, r0
 80137fe:	2800      	cmp	r0, #0
 8013800:	d173      	bne.n	80138ea <powf+0x246>
 8013802:	eeb0 0a68 	vmov.f32	s0, s17
 8013806:	f000 fb7d 	bl	8013f04 <finitef>
 801380a:	2800      	cmp	r0, #0
 801380c:	d06d      	beq.n	80138ea <powf+0x246>
 801380e:	eeb0 0a48 	vmov.f32	s0, s16
 8013812:	f000 fb77 	bl	8013f04 <finitef>
 8013816:	2800      	cmp	r0, #0
 8013818:	d067      	beq.n	80138ea <powf+0x246>
 801381a:	ee18 0a90 	vmov	r0, s17
 801381e:	f7ec feb3 	bl	8000588 <__aeabi_f2d>
 8013822:	4680      	mov	r8, r0
 8013824:	ee18 0a10 	vmov	r0, s16
 8013828:	4689      	mov	r9, r1
 801382a:	f7ec fead 	bl	8000588 <__aeabi_f2d>
 801382e:	eeb4 9a49 	vcmp.f32	s18, s18
 8013832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013836:	f994 4000 	ldrsb.w	r4, [r4]
 801383a:	4b45      	ldr	r3, [pc, #276]	; (8013950 <powf+0x2ac>)
 801383c:	d713      	bvc.n	8013866 <powf+0x1c2>
 801383e:	2201      	movs	r2, #1
 8013840:	e9cd 2300 	strd	r2, r3, [sp]
 8013844:	9508      	str	r5, [sp, #32]
 8013846:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801384a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801384e:	2c00      	cmp	r4, #0
 8013850:	d0c2      	beq.n	80137d8 <powf+0x134>
 8013852:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8013856:	ee17 0a90 	vmov	r0, s15
 801385a:	f7ec fe95 	bl	8000588 <__aeabi_f2d>
 801385e:	2c02      	cmp	r4, #2
 8013860:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013864:	e7c2      	b.n	80137ec <powf+0x148>
 8013866:	2203      	movs	r2, #3
 8013868:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801386c:	e9cd 2300 	strd	r2, r3, [sp]
 8013870:	9508      	str	r5, [sp, #32]
 8013872:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8013876:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801387a:	ee28 8a27 	vmul.f32	s16, s16, s15
 801387e:	b9fc      	cbnz	r4, 80138c0 <powf+0x21c>
 8013880:	4b37      	ldr	r3, [pc, #220]	; (8013960 <powf+0x2bc>)
 8013882:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8013886:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801388a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801388e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013892:	d553      	bpl.n	801393c <powf+0x298>
 8013894:	eeb0 0a48 	vmov.f32	s0, s16
 8013898:	f000 fb3e 	bl	8013f18 <rintf>
 801389c:	eeb4 0a48 	vcmp.f32	s0, s16
 80138a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138a4:	d004      	beq.n	80138b0 <powf+0x20c>
 80138a6:	4b2f      	ldr	r3, [pc, #188]	; (8013964 <powf+0x2c0>)
 80138a8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80138ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80138b0:	f996 3000 	ldrsb.w	r3, [r6]
 80138b4:	2b02      	cmp	r3, #2
 80138b6:	d141      	bne.n	801393c <powf+0x298>
 80138b8:	f7fb fcb8 	bl	800f22c <__errno>
 80138bc:	2322      	movs	r3, #34	; 0x22
 80138be:	e799      	b.n	80137f4 <powf+0x150>
 80138c0:	4b29      	ldr	r3, [pc, #164]	; (8013968 <powf+0x2c4>)
 80138c2:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80138c6:	2200      	movs	r2, #0
 80138c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80138d0:	d5ee      	bpl.n	80138b0 <powf+0x20c>
 80138d2:	eeb0 0a48 	vmov.f32	s0, s16
 80138d6:	f000 fb1f 	bl	8013f18 <rintf>
 80138da:	eeb4 0a48 	vcmp.f32	s0, s16
 80138de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138e2:	d0e5      	beq.n	80138b0 <powf+0x20c>
 80138e4:	2200      	movs	r2, #0
 80138e6:	4b1d      	ldr	r3, [pc, #116]	; (801395c <powf+0x2b8>)
 80138e8:	e7e0      	b.n	80138ac <powf+0x208>
 80138ea:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80138ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138f2:	f47f af4a 	bne.w	801378a <powf+0xe6>
 80138f6:	eeb0 0a68 	vmov.f32	s0, s17
 80138fa:	f000 fb03 	bl	8013f04 <finitef>
 80138fe:	2800      	cmp	r0, #0
 8013900:	f43f af43 	beq.w	801378a <powf+0xe6>
 8013904:	eeb0 0a48 	vmov.f32	s0, s16
 8013908:	f000 fafc 	bl	8013f04 <finitef>
 801390c:	2800      	cmp	r0, #0
 801390e:	f43f af3c 	beq.w	801378a <powf+0xe6>
 8013912:	2304      	movs	r3, #4
 8013914:	9300      	str	r3, [sp, #0]
 8013916:	4b0e      	ldr	r3, [pc, #56]	; (8013950 <powf+0x2ac>)
 8013918:	9301      	str	r3, [sp, #4]
 801391a:	ee18 0a90 	vmov	r0, s17
 801391e:	2300      	movs	r3, #0
 8013920:	9308      	str	r3, [sp, #32]
 8013922:	f7ec fe31 	bl	8000588 <__aeabi_f2d>
 8013926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801392a:	ee18 0a10 	vmov	r0, s16
 801392e:	f7ec fe2b 	bl	8000588 <__aeabi_f2d>
 8013932:	2200      	movs	r2, #0
 8013934:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013938:	2300      	movs	r3, #0
 801393a:	e7b7      	b.n	80138ac <powf+0x208>
 801393c:	4668      	mov	r0, sp
 801393e:	f000 fad8 	bl	8013ef2 <matherr>
 8013942:	2800      	cmp	r0, #0
 8013944:	f47f af15 	bne.w	8013772 <powf+0xce>
 8013948:	e7b6      	b.n	80138b8 <powf+0x214>
 801394a:	bf00      	nop
 801394c:	2000081c 	.word	0x2000081c
 8013950:	0801455e 	.word	0x0801455e
 8013954:	3ff00000 	.word	0x3ff00000
 8013958:	00000000 	.word	0x00000000
 801395c:	fff00000 	.word	0xfff00000
 8013960:	47efffff 	.word	0x47efffff
 8013964:	c7efffff 	.word	0xc7efffff
 8013968:	7ff00000 	.word	0x7ff00000

0801396c <__ieee754_powf>:
 801396c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013970:	ee10 5a90 	vmov	r5, s1
 8013974:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8013978:	ed2d 8b02 	vpush	{d8}
 801397c:	eeb0 8a40 	vmov.f32	s16, s0
 8013980:	eef0 8a60 	vmov.f32	s17, s1
 8013984:	f000 8293 	beq.w	8013eae <__ieee754_powf+0x542>
 8013988:	ee10 8a10 	vmov	r8, s0
 801398c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8013990:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013994:	dc06      	bgt.n	80139a4 <__ieee754_powf+0x38>
 8013996:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801399a:	dd0a      	ble.n	80139b2 <__ieee754_powf+0x46>
 801399c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80139a0:	f000 8285 	beq.w	8013eae <__ieee754_powf+0x542>
 80139a4:	ecbd 8b02 	vpop	{d8}
 80139a8:	48d9      	ldr	r0, [pc, #868]	; (8013d10 <__ieee754_powf+0x3a4>)
 80139aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80139ae:	f7fc bb99 	b.w	80100e4 <nanf>
 80139b2:	f1b8 0f00 	cmp.w	r8, #0
 80139b6:	da1d      	bge.n	80139f4 <__ieee754_powf+0x88>
 80139b8:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80139bc:	da2c      	bge.n	8013a18 <__ieee754_powf+0xac>
 80139be:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80139c2:	db30      	blt.n	8013a26 <__ieee754_powf+0xba>
 80139c4:	15fb      	asrs	r3, r7, #23
 80139c6:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80139ca:	fa47 f603 	asr.w	r6, r7, r3
 80139ce:	fa06 f303 	lsl.w	r3, r6, r3
 80139d2:	42bb      	cmp	r3, r7
 80139d4:	d127      	bne.n	8013a26 <__ieee754_powf+0xba>
 80139d6:	f006 0601 	and.w	r6, r6, #1
 80139da:	f1c6 0602 	rsb	r6, r6, #2
 80139de:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80139e2:	d122      	bne.n	8013a2a <__ieee754_powf+0xbe>
 80139e4:	2d00      	cmp	r5, #0
 80139e6:	f280 8268 	bge.w	8013eba <__ieee754_powf+0x54e>
 80139ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80139ee:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80139f2:	e00d      	b.n	8013a10 <__ieee754_powf+0xa4>
 80139f4:	2600      	movs	r6, #0
 80139f6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80139fa:	d1f0      	bne.n	80139de <__ieee754_powf+0x72>
 80139fc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8013a00:	f000 8255 	beq.w	8013eae <__ieee754_powf+0x542>
 8013a04:	dd0a      	ble.n	8013a1c <__ieee754_powf+0xb0>
 8013a06:	2d00      	cmp	r5, #0
 8013a08:	f280 8254 	bge.w	8013eb4 <__ieee754_powf+0x548>
 8013a0c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8013d14 <__ieee754_powf+0x3a8>
 8013a10:	ecbd 8b02 	vpop	{d8}
 8013a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a18:	2602      	movs	r6, #2
 8013a1a:	e7ec      	b.n	80139f6 <__ieee754_powf+0x8a>
 8013a1c:	2d00      	cmp	r5, #0
 8013a1e:	daf5      	bge.n	8013a0c <__ieee754_powf+0xa0>
 8013a20:	eeb1 0a68 	vneg.f32	s0, s17
 8013a24:	e7f4      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013a26:	2600      	movs	r6, #0
 8013a28:	e7d9      	b.n	80139de <__ieee754_powf+0x72>
 8013a2a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8013a2e:	d102      	bne.n	8013a36 <__ieee754_powf+0xca>
 8013a30:	ee28 0a08 	vmul.f32	s0, s16, s16
 8013a34:	e7ec      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013a36:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8013a3a:	eeb0 0a48 	vmov.f32	s0, s16
 8013a3e:	d108      	bne.n	8013a52 <__ieee754_powf+0xe6>
 8013a40:	f1b8 0f00 	cmp.w	r8, #0
 8013a44:	db05      	blt.n	8013a52 <__ieee754_powf+0xe6>
 8013a46:	ecbd 8b02 	vpop	{d8}
 8013a4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013a4e:	f000 ba4d 	b.w	8013eec <__ieee754_sqrtf>
 8013a52:	f000 fa50 	bl	8013ef6 <fabsf>
 8013a56:	b124      	cbz	r4, 8013a62 <__ieee754_powf+0xf6>
 8013a58:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8013a5c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8013a60:	d117      	bne.n	8013a92 <__ieee754_powf+0x126>
 8013a62:	2d00      	cmp	r5, #0
 8013a64:	bfbc      	itt	lt
 8013a66:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8013a6a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8013a6e:	f1b8 0f00 	cmp.w	r8, #0
 8013a72:	dacd      	bge.n	8013a10 <__ieee754_powf+0xa4>
 8013a74:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8013a78:	ea54 0306 	orrs.w	r3, r4, r6
 8013a7c:	d104      	bne.n	8013a88 <__ieee754_powf+0x11c>
 8013a7e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013a82:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013a86:	e7c3      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013a88:	2e01      	cmp	r6, #1
 8013a8a:	d1c1      	bne.n	8013a10 <__ieee754_powf+0xa4>
 8013a8c:	eeb1 0a40 	vneg.f32	s0, s0
 8013a90:	e7be      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013a92:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8013a96:	3801      	subs	r0, #1
 8013a98:	ea56 0300 	orrs.w	r3, r6, r0
 8013a9c:	d104      	bne.n	8013aa8 <__ieee754_powf+0x13c>
 8013a9e:	ee38 8a48 	vsub.f32	s16, s16, s16
 8013aa2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8013aa6:	e7b3      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013aa8:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8013aac:	dd6d      	ble.n	8013b8a <__ieee754_powf+0x21e>
 8013aae:	4b9a      	ldr	r3, [pc, #616]	; (8013d18 <__ieee754_powf+0x3ac>)
 8013ab0:	429c      	cmp	r4, r3
 8013ab2:	dc06      	bgt.n	8013ac2 <__ieee754_powf+0x156>
 8013ab4:	2d00      	cmp	r5, #0
 8013ab6:	daa9      	bge.n	8013a0c <__ieee754_powf+0xa0>
 8013ab8:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8013d1c <__ieee754_powf+0x3b0>
 8013abc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8013ac0:	e7a6      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013ac2:	4b97      	ldr	r3, [pc, #604]	; (8013d20 <__ieee754_powf+0x3b4>)
 8013ac4:	429c      	cmp	r4, r3
 8013ac6:	dd02      	ble.n	8013ace <__ieee754_powf+0x162>
 8013ac8:	2d00      	cmp	r5, #0
 8013aca:	dcf5      	bgt.n	8013ab8 <__ieee754_powf+0x14c>
 8013acc:	e79e      	b.n	8013a0c <__ieee754_powf+0xa0>
 8013ace:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013ad2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013ad6:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8013d24 <__ieee754_powf+0x3b8>
 8013ada:	eef1 6a40 	vneg.f32	s13, s0
 8013ade:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8013ae2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ae6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013aea:	eee7 7a40 	vfms.f32	s15, s14, s0
 8013aee:	ee60 0a00 	vmul.f32	s1, s0, s0
 8013af2:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8013d28 <__ieee754_powf+0x3bc>
 8013af6:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8013afa:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8013d2c <__ieee754_powf+0x3c0>
 8013afe:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 8013b02:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013b06:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8013d30 <__ieee754_powf+0x3c4>
 8013b0a:	eeb0 6a67 	vmov.f32	s12, s15
 8013b0e:	eea0 6a07 	vfma.f32	s12, s0, s14
 8013b12:	ee16 3a10 	vmov	r3, s12
 8013b16:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013b1a:	f023 030f 	bic.w	r3, r3, #15
 8013b1e:	ee00 3a90 	vmov	s1, r3
 8013b22:	eee6 0a87 	vfma.f32	s1, s13, s14
 8013b26:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8013b2a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8013b2e:	f025 050f 	bic.w	r5, r5, #15
 8013b32:	ee07 5a10 	vmov	s14, r5
 8013b36:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8013b3a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8013b3e:	ee07 3a90 	vmov	s15, r3
 8013b42:	eee7 0a27 	vfma.f32	s1, s14, s15
 8013b46:	3e01      	subs	r6, #1
 8013b48:	ea56 0200 	orrs.w	r2, r6, r0
 8013b4c:	ee07 5a10 	vmov	s14, r5
 8013b50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013b54:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8013b58:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8013b5c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8013b60:	ee17 4a10 	vmov	r4, s14
 8013b64:	bf08      	it	eq
 8013b66:	eeb0 8a40 	vmoveq.f32	s16, s0
 8013b6a:	2c00      	cmp	r4, #0
 8013b6c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013b70:	f340 8184 	ble.w	8013e7c <__ieee754_powf+0x510>
 8013b74:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8013b78:	f340 80fc 	ble.w	8013d74 <__ieee754_powf+0x408>
 8013b7c:	eddf 7a67 	vldr	s15, [pc, #412]	; 8013d1c <__ieee754_powf+0x3b0>
 8013b80:	ee28 0a27 	vmul.f32	s0, s16, s15
 8013b84:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013b88:	e742      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013b8a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8013b8e:	bfbf      	itttt	lt
 8013b90:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 8013d34 <__ieee754_powf+0x3c8>
 8013b94:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8013b98:	f06f 0217 	mvnlt.w	r2, #23
 8013b9c:	ee17 4a90 	vmovlt	r4, s15
 8013ba0:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8013ba4:	bfa8      	it	ge
 8013ba6:	2200      	movge	r2, #0
 8013ba8:	3b7f      	subs	r3, #127	; 0x7f
 8013baa:	4413      	add	r3, r2
 8013bac:	4a62      	ldr	r2, [pc, #392]	; (8013d38 <__ieee754_powf+0x3cc>)
 8013bae:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8013bb2:	4294      	cmp	r4, r2
 8013bb4:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8013bb8:	dd06      	ble.n	8013bc8 <__ieee754_powf+0x25c>
 8013bba:	4a60      	ldr	r2, [pc, #384]	; (8013d3c <__ieee754_powf+0x3d0>)
 8013bbc:	4294      	cmp	r4, r2
 8013bbe:	f340 80a5 	ble.w	8013d0c <__ieee754_powf+0x3a0>
 8013bc2:	3301      	adds	r3, #1
 8013bc4:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8013bc8:	2400      	movs	r4, #0
 8013bca:	4a5d      	ldr	r2, [pc, #372]	; (8013d40 <__ieee754_powf+0x3d4>)
 8013bcc:	00a7      	lsls	r7, r4, #2
 8013bce:	443a      	add	r2, r7
 8013bd0:	ee07 1a90 	vmov	s15, r1
 8013bd4:	ed92 7a00 	vldr	s14, [r2]
 8013bd8:	4a5a      	ldr	r2, [pc, #360]	; (8013d44 <__ieee754_powf+0x3d8>)
 8013bda:	ee37 6a27 	vadd.f32	s12, s14, s15
 8013bde:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8013be2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8013be6:	1049      	asrs	r1, r1, #1
 8013be8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8013bec:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8013bf0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8013bf4:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8013bf8:	ee06 1a10 	vmov	s12, r1
 8013bfc:	ee65 4aa6 	vmul.f32	s9, s11, s13
 8013c00:	ee14 ca90 	vmov	ip, s9
 8013c04:	ea02 0c0c 	and.w	ip, r2, ip
 8013c08:	ee05 ca10 	vmov	s10, ip
 8013c0c:	eeb1 4a45 	vneg.f32	s8, s10
 8013c10:	eee4 5a06 	vfma.f32	s11, s8, s12
 8013c14:	ee36 6a47 	vsub.f32	s12, s12, s14
 8013c18:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8013d48 <__ieee754_powf+0x3dc>
 8013c1c:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8013c20:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8013c24:	eee4 5a06 	vfma.f32	s11, s8, s12
 8013c28:	ee67 3aa7 	vmul.f32	s7, s15, s15
 8013c2c:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8013c30:	eddf 5a46 	vldr	s11, [pc, #280]	; 8013d4c <__ieee754_powf+0x3e0>
 8013c34:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8013c38:	eddf 5a45 	vldr	s11, [pc, #276]	; 8013d50 <__ieee754_powf+0x3e4>
 8013c3c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8013c40:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8013d24 <__ieee754_powf+0x3b8>
 8013c44:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8013c48:	eddf 5a42 	vldr	s11, [pc, #264]	; 8013d54 <__ieee754_powf+0x3e8>
 8013c4c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8013c50:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8013d58 <__ieee754_powf+0x3ec>
 8013c54:	ee75 6a24 	vadd.f32	s13, s10, s9
 8013c58:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8013c5c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8013c60:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8013c64:	eef0 7a65 	vmov.f32	s15, s11
 8013c68:	eee3 6a87 	vfma.f32	s13, s7, s14
 8013c6c:	eee5 7a05 	vfma.f32	s15, s10, s10
 8013c70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013c74:	ee17 1a90 	vmov	r1, s15
 8013c78:	4011      	ands	r1, r2
 8013c7a:	ee07 1a90 	vmov	s15, r1
 8013c7e:	ee37 7ae5 	vsub.f32	s14, s15, s11
 8013c82:	eddf 5a36 	vldr	s11, [pc, #216]	; 8013d5c <__ieee754_powf+0x3f0>
 8013c86:	eea4 7a05 	vfma.f32	s14, s8, s10
 8013c8a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8013c8e:	ee27 7a24 	vmul.f32	s14, s14, s9
 8013c92:	eea7 7a86 	vfma.f32	s14, s15, s12
 8013c96:	eeb0 6a47 	vmov.f32	s12, s14
 8013c9a:	eea5 6a27 	vfma.f32	s12, s10, s15
 8013c9e:	ee16 1a10 	vmov	r1, s12
 8013ca2:	4011      	ands	r1, r2
 8013ca4:	ee06 1a90 	vmov	s13, r1
 8013ca8:	eee4 6a27 	vfma.f32	s13, s8, s15
 8013cac:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8013d60 <__ieee754_powf+0x3f4>
 8013cb0:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013cb4:	ee06 1a10 	vmov	s12, r1
 8013cb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013cbc:	eddf 7a29 	vldr	s15, [pc, #164]	; 8013d64 <__ieee754_powf+0x3f8>
 8013cc0:	4929      	ldr	r1, [pc, #164]	; (8013d68 <__ieee754_powf+0x3fc>)
 8013cc2:	eea6 7a27 	vfma.f32	s14, s12, s15
 8013cc6:	4439      	add	r1, r7
 8013cc8:	edd1 7a00 	vldr	s15, [r1]
 8013ccc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013cd0:	ee07 3a90 	vmov	s15, r3
 8013cd4:	eef0 0a47 	vmov.f32	s1, s14
 8013cd8:	4b24      	ldr	r3, [pc, #144]	; (8013d6c <__ieee754_powf+0x400>)
 8013cda:	eee6 0a25 	vfma.f32	s1, s12, s11
 8013cde:	443b      	add	r3, r7
 8013ce0:	ed93 5a00 	vldr	s10, [r3]
 8013ce4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013ce8:	ee70 0a85 	vadd.f32	s1, s1, s10
 8013cec:	ee70 7aa6 	vadd.f32	s15, s1, s13
 8013cf0:	ee17 3a90 	vmov	r3, s15
 8013cf4:	4013      	ands	r3, r2
 8013cf6:	ee07 3a90 	vmov	s15, r3
 8013cfa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013cfe:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8013d02:	eee6 7a65 	vfms.f32	s15, s12, s11
 8013d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013d0a:	e70e      	b.n	8013b2a <__ieee754_powf+0x1be>
 8013d0c:	2401      	movs	r4, #1
 8013d0e:	e75c      	b.n	8013bca <__ieee754_powf+0x25e>
 8013d10:	08014451 	.word	0x08014451
 8013d14:	00000000 	.word	0x00000000
 8013d18:	3f7ffff7 	.word	0x3f7ffff7
 8013d1c:	7149f2ca 	.word	0x7149f2ca
 8013d20:	3f800007 	.word	0x3f800007
 8013d24:	3eaaaaab 	.word	0x3eaaaaab
 8013d28:	36eca570 	.word	0x36eca570
 8013d2c:	3fb8aa3b 	.word	0x3fb8aa3b
 8013d30:	3fb8aa00 	.word	0x3fb8aa00
 8013d34:	4b800000 	.word	0x4b800000
 8013d38:	001cc471 	.word	0x001cc471
 8013d3c:	005db3d6 	.word	0x005db3d6
 8013d40:	08014564 	.word	0x08014564
 8013d44:	fffff000 	.word	0xfffff000
 8013d48:	3e6c3255 	.word	0x3e6c3255
 8013d4c:	3e53f142 	.word	0x3e53f142
 8013d50:	3e8ba305 	.word	0x3e8ba305
 8013d54:	3edb6db7 	.word	0x3edb6db7
 8013d58:	3f19999a 	.word	0x3f19999a
 8013d5c:	3f763800 	.word	0x3f763800
 8013d60:	3f76384f 	.word	0x3f76384f
 8013d64:	369dc3a0 	.word	0x369dc3a0
 8013d68:	08014574 	.word	0x08014574
 8013d6c:	0801456c 	.word	0x0801456c
 8013d70:	3338aa3c 	.word	0x3338aa3c
 8013d74:	f040 8092 	bne.w	8013e9c <__ieee754_powf+0x530>
 8013d78:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8013d70 <__ieee754_powf+0x404>
 8013d7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013d80:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8013d84:	eef4 6ac7 	vcmpe.f32	s13, s14
 8013d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d8c:	f73f aef6 	bgt.w	8013b7c <__ieee754_powf+0x210>
 8013d90:	15db      	asrs	r3, r3, #23
 8013d92:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8013d96:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8013d9a:	4103      	asrs	r3, r0
 8013d9c:	4423      	add	r3, r4
 8013d9e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013da2:	4947      	ldr	r1, [pc, #284]	; (8013ec0 <__ieee754_powf+0x554>)
 8013da4:	3a7f      	subs	r2, #127	; 0x7f
 8013da6:	4111      	asrs	r1, r2
 8013da8:	ea23 0101 	bic.w	r1, r3, r1
 8013dac:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8013db0:	ee07 1a10 	vmov	s14, r1
 8013db4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8013db8:	f1c2 0217 	rsb	r2, r2, #23
 8013dbc:	4110      	asrs	r0, r2
 8013dbe:	2c00      	cmp	r4, #0
 8013dc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013dc4:	bfb8      	it	lt
 8013dc6:	4240      	neglt	r0, r0
 8013dc8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8013dcc:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8013ec4 <__ieee754_powf+0x558>
 8013dd0:	ee17 3a10 	vmov	r3, s14
 8013dd4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013dd8:	f023 030f 	bic.w	r3, r3, #15
 8013ddc:	ee07 3a10 	vmov	s14, r3
 8013de0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013de4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8013de8:	eddf 7a37 	vldr	s15, [pc, #220]	; 8013ec8 <__ieee754_powf+0x55c>
 8013dec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013df0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8013df4:	eddf 6a35 	vldr	s13, [pc, #212]	; 8013ecc <__ieee754_powf+0x560>
 8013df8:	eeb0 0a67 	vmov.f32	s0, s15
 8013dfc:	eea7 0a26 	vfma.f32	s0, s14, s13
 8013e00:	eeb0 6a40 	vmov.f32	s12, s0
 8013e04:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013e08:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013e0c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013e10:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8013ed0 <__ieee754_powf+0x564>
 8013e14:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8013ed4 <__ieee754_powf+0x568>
 8013e18:	eea7 6a26 	vfma.f32	s12, s14, s13
 8013e1c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8013ed8 <__ieee754_powf+0x56c>
 8013e20:	eee6 6a07 	vfma.f32	s13, s12, s14
 8013e24:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8013edc <__ieee754_powf+0x570>
 8013e28:	eea6 6a87 	vfma.f32	s12, s13, s14
 8013e2c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8013ee0 <__ieee754_powf+0x574>
 8013e30:	eee6 6a07 	vfma.f32	s13, s12, s14
 8013e34:	eeb0 6a40 	vmov.f32	s12, s0
 8013e38:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8013e3c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8013e40:	eeb0 7a46 	vmov.f32	s14, s12
 8013e44:	ee77 6a66 	vsub.f32	s13, s14, s13
 8013e48:	ee20 6a06 	vmul.f32	s12, s0, s12
 8013e4c:	eee0 7a27 	vfma.f32	s15, s0, s15
 8013e50:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8013e54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013e58:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013e5c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013e60:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013e64:	ee10 3a10 	vmov	r3, s0
 8013e68:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8013e6c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8013e70:	da1a      	bge.n	8013ea8 <__ieee754_powf+0x53c>
 8013e72:	f000 f8ab 	bl	8013fcc <scalbnf>
 8013e76:	ee20 0a08 	vmul.f32	s0, s0, s16
 8013e7a:	e5c9      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013e7c:	4a19      	ldr	r2, [pc, #100]	; (8013ee4 <__ieee754_powf+0x578>)
 8013e7e:	4293      	cmp	r3, r2
 8013e80:	dd02      	ble.n	8013e88 <__ieee754_powf+0x51c>
 8013e82:	eddf 7a19 	vldr	s15, [pc, #100]	; 8013ee8 <__ieee754_powf+0x57c>
 8013e86:	e67b      	b.n	8013b80 <__ieee754_powf+0x214>
 8013e88:	d108      	bne.n	8013e9c <__ieee754_powf+0x530>
 8013e8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013e8e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8013e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e96:	f6ff af7b 	blt.w	8013d90 <__ieee754_powf+0x424>
 8013e9a:	e7f2      	b.n	8013e82 <__ieee754_powf+0x516>
 8013e9c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8013ea0:	f73f af76 	bgt.w	8013d90 <__ieee754_powf+0x424>
 8013ea4:	2000      	movs	r0, #0
 8013ea6:	e78f      	b.n	8013dc8 <__ieee754_powf+0x45c>
 8013ea8:	ee00 3a10 	vmov	s0, r3
 8013eac:	e7e3      	b.n	8013e76 <__ieee754_powf+0x50a>
 8013eae:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013eb2:	e5ad      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013eb4:	eeb0 0a68 	vmov.f32	s0, s17
 8013eb8:	e5aa      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013eba:	eeb0 0a48 	vmov.f32	s0, s16
 8013ebe:	e5a7      	b.n	8013a10 <__ieee754_powf+0xa4>
 8013ec0:	007fffff 	.word	0x007fffff
 8013ec4:	3f317218 	.word	0x3f317218
 8013ec8:	35bfbe8c 	.word	0x35bfbe8c
 8013ecc:	3f317200 	.word	0x3f317200
 8013ed0:	3331bb4c 	.word	0x3331bb4c
 8013ed4:	b5ddea0e 	.word	0xb5ddea0e
 8013ed8:	388ab355 	.word	0x388ab355
 8013edc:	bb360b61 	.word	0xbb360b61
 8013ee0:	3e2aaaab 	.word	0x3e2aaaab
 8013ee4:	43160000 	.word	0x43160000
 8013ee8:	0da24260 	.word	0x0da24260

08013eec <__ieee754_sqrtf>:
 8013eec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013ef0:	4770      	bx	lr

08013ef2 <matherr>:
 8013ef2:	2000      	movs	r0, #0
 8013ef4:	4770      	bx	lr

08013ef6 <fabsf>:
 8013ef6:	ee10 3a10 	vmov	r3, s0
 8013efa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013efe:	ee00 3a10 	vmov	s0, r3
 8013f02:	4770      	bx	lr

08013f04 <finitef>:
 8013f04:	ee10 3a10 	vmov	r3, s0
 8013f08:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8013f0c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8013f10:	bfac      	ite	ge
 8013f12:	2000      	movge	r0, #0
 8013f14:	2001      	movlt	r0, #1
 8013f16:	4770      	bx	lr

08013f18 <rintf>:
 8013f18:	b513      	push	{r0, r1, r4, lr}
 8013f1a:	ee10 1a10 	vmov	r1, s0
 8013f1e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013f22:	0ddc      	lsrs	r4, r3, #23
 8013f24:	3c7f      	subs	r4, #127	; 0x7f
 8013f26:	2c16      	cmp	r4, #22
 8013f28:	dc46      	bgt.n	8013fb8 <rintf+0xa0>
 8013f2a:	b32b      	cbz	r3, 8013f78 <rintf+0x60>
 8013f2c:	2c00      	cmp	r4, #0
 8013f2e:	ee10 2a10 	vmov	r2, s0
 8013f32:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8013f36:	da21      	bge.n	8013f7c <rintf+0x64>
 8013f38:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8013f3c:	425b      	negs	r3, r3
 8013f3e:	4a21      	ldr	r2, [pc, #132]	; (8013fc4 <rintf+0xac>)
 8013f40:	0a5b      	lsrs	r3, r3, #9
 8013f42:	0d09      	lsrs	r1, r1, #20
 8013f44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013f48:	0509      	lsls	r1, r1, #20
 8013f4a:	430b      	orrs	r3, r1
 8013f4c:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8013f50:	ee07 3a90 	vmov	s15, r3
 8013f54:	edd2 6a00 	vldr	s13, [r2]
 8013f58:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8013f5c:	ed8d 7a01 	vstr	s14, [sp, #4]
 8013f60:	eddd 7a01 	vldr	s15, [sp, #4]
 8013f64:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013f68:	ee17 3a90 	vmov	r3, s15
 8013f6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013f70:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8013f74:	ee00 3a10 	vmov	s0, r3
 8013f78:	b002      	add	sp, #8
 8013f7a:	bd10      	pop	{r4, pc}
 8013f7c:	4b12      	ldr	r3, [pc, #72]	; (8013fc8 <rintf+0xb0>)
 8013f7e:	4123      	asrs	r3, r4
 8013f80:	4219      	tst	r1, r3
 8013f82:	d0f9      	beq.n	8013f78 <rintf+0x60>
 8013f84:	085b      	lsrs	r3, r3, #1
 8013f86:	4219      	tst	r1, r3
 8013f88:	d006      	beq.n	8013f98 <rintf+0x80>
 8013f8a:	ea21 0203 	bic.w	r2, r1, r3
 8013f8e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8013f92:	fa43 f404 	asr.w	r4, r3, r4
 8013f96:	4322      	orrs	r2, r4
 8013f98:	4b0a      	ldr	r3, [pc, #40]	; (8013fc4 <rintf+0xac>)
 8013f9a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013f9e:	ed90 7a00 	vldr	s14, [r0]
 8013fa2:	ee07 2a90 	vmov	s15, r2
 8013fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013faa:	edcd 7a01 	vstr	s15, [sp, #4]
 8013fae:	ed9d 0a01 	vldr	s0, [sp, #4]
 8013fb2:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013fb6:	e7df      	b.n	8013f78 <rintf+0x60>
 8013fb8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013fbc:	d3dc      	bcc.n	8013f78 <rintf+0x60>
 8013fbe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013fc2:	e7d9      	b.n	8013f78 <rintf+0x60>
 8013fc4:	0801457c 	.word	0x0801457c
 8013fc8:	007fffff 	.word	0x007fffff

08013fcc <scalbnf>:
 8013fcc:	b508      	push	{r3, lr}
 8013fce:	ee10 2a10 	vmov	r2, s0
 8013fd2:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8013fd6:	ed2d 8b02 	vpush	{d8}
 8013fda:	eef0 0a40 	vmov.f32	s1, s0
 8013fde:	d004      	beq.n	8013fea <scalbnf+0x1e>
 8013fe0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013fe4:	d306      	bcc.n	8013ff4 <scalbnf+0x28>
 8013fe6:	ee70 0a00 	vadd.f32	s1, s0, s0
 8013fea:	ecbd 8b02 	vpop	{d8}
 8013fee:	eeb0 0a60 	vmov.f32	s0, s1
 8013ff2:	bd08      	pop	{r3, pc}
 8013ff4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8013ff8:	d21c      	bcs.n	8014034 <scalbnf+0x68>
 8013ffa:	4b1f      	ldr	r3, [pc, #124]	; (8014078 <scalbnf+0xac>)
 8013ffc:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801407c <scalbnf+0xb0>
 8014000:	4298      	cmp	r0, r3
 8014002:	ee60 0a27 	vmul.f32	s1, s0, s15
 8014006:	db10      	blt.n	801402a <scalbnf+0x5e>
 8014008:	ee10 2a90 	vmov	r2, s1
 801400c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8014010:	3b19      	subs	r3, #25
 8014012:	4403      	add	r3, r0
 8014014:	2bfe      	cmp	r3, #254	; 0xfe
 8014016:	dd0f      	ble.n	8014038 <scalbnf+0x6c>
 8014018:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8014080 <scalbnf+0xb4>
 801401c:	eeb0 0a48 	vmov.f32	s0, s16
 8014020:	f000 f834 	bl	801408c <copysignf>
 8014024:	ee60 0a08 	vmul.f32	s1, s0, s16
 8014028:	e7df      	b.n	8013fea <scalbnf+0x1e>
 801402a:	eddf 7a16 	vldr	s15, [pc, #88]	; 8014084 <scalbnf+0xb8>
 801402e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8014032:	e7da      	b.n	8013fea <scalbnf+0x1e>
 8014034:	0ddb      	lsrs	r3, r3, #23
 8014036:	e7ec      	b.n	8014012 <scalbnf+0x46>
 8014038:	2b00      	cmp	r3, #0
 801403a:	dd06      	ble.n	801404a <scalbnf+0x7e>
 801403c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8014040:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8014044:	ee00 3a90 	vmov	s1, r3
 8014048:	e7cf      	b.n	8013fea <scalbnf+0x1e>
 801404a:	f113 0f16 	cmn.w	r3, #22
 801404e:	da06      	bge.n	801405e <scalbnf+0x92>
 8014050:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014054:	4298      	cmp	r0, r3
 8014056:	dcdf      	bgt.n	8014018 <scalbnf+0x4c>
 8014058:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8014084 <scalbnf+0xb8>
 801405c:	e7de      	b.n	801401c <scalbnf+0x50>
 801405e:	3319      	adds	r3, #25
 8014060:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8014064:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8014068:	eddf 7a07 	vldr	s15, [pc, #28]	; 8014088 <scalbnf+0xbc>
 801406c:	ee07 3a10 	vmov	s14, r3
 8014070:	ee67 0a27 	vmul.f32	s1, s14, s15
 8014074:	e7b9      	b.n	8013fea <scalbnf+0x1e>
 8014076:	bf00      	nop
 8014078:	ffff3cb0 	.word	0xffff3cb0
 801407c:	4c000000 	.word	0x4c000000
 8014080:	7149f2ca 	.word	0x7149f2ca
 8014084:	0da24260 	.word	0x0da24260
 8014088:	33000000 	.word	0x33000000

0801408c <copysignf>:
 801408c:	ee10 3a10 	vmov	r3, s0
 8014090:	ee10 2a90 	vmov	r2, s1
 8014094:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014098:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 801409c:	4313      	orrs	r3, r2
 801409e:	ee00 3a10 	vmov	s0, r3
 80140a2:	4770      	bx	lr

080140a4 <_init>:
 80140a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140a6:	bf00      	nop
 80140a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140aa:	bc08      	pop	{r3}
 80140ac:	469e      	mov	lr, r3
 80140ae:	4770      	bx	lr

080140b0 <_fini>:
 80140b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140b2:	bf00      	nop
 80140b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140b6:	bc08      	pop	{r3}
 80140b8:	469e      	mov	lr, r3
 80140ba:	4770      	bx	lr
