<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Sat, 22 Nov 2025 19:02:23 GMT</pubDate>
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>A minimal GPU design in Verilog to learn how GPUs work from the ground up</description>
      <guid>https://github.com/adam-maj/tiny-gpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>8,913</stars>
      <forks>699</forks>
      <addStars>114</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/64697628?s=40&amp;v=4</avatar>
          <name>adam-maj</name>
          <url>https://github.com/adam-maj</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10238372?s=40&amp;v=4</avatar>
          <name>ashaltu</name>
          <url>https://github.com/ashaltu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22633385?s=40&amp;v=4</avatar>
          <name>eltociear</name>
          <url>https://github.com/eltociear</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38108242?s=40&amp;v=4</avatar>
          <name>xianbaoqian</name>
          <url>https://github.com/xianbaoqian</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>3,023</stars>
      <forks>914</forks>
      <addStars>34</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,683</stars>
      <forks>665</forks>
      <addStars>38</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi_mem_if</title>
      <link>https://github.com/pulp-platform/axi_mem_if</link>
      <description>Simple single-port AXI memory interface</description>
      <guid>https://github.com/pulp-platform/axi_mem_if</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>47</stars>
      <forks>27</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/342324?s=40&amp;v=4</avatar>
          <name>fabianschuiki</name>
          <url>https://github.com/fabianschuiki</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/525783?s=40&amp;v=4</avatar>
          <name>jrrk</name>
          <url>https://github.com/jrrk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/tech_cells_generic</title>
      <link>https://github.com/pulp-platform/tech_cells_generic</link>
      <description>Technology dependent cells instantiated in the design for generic process (simulation, FPGA)</description>
      <guid>https://github.com/pulp-platform/tech_cells_generic</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>70</stars>
      <forks>38</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7403253?s=40&amp;v=4</avatar>
          <name>meggiman</name>
          <url>https://github.com/meggiman</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>Common SystemVerilog components</description>
      <guid>https://github.com/pulp-platform/common_cells</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>674</stars>
      <forks>186</forks>
      <addStars>11</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</description>
      <guid>https://github.com/pulp-platform/axi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,411</stars>
      <forks>320</forks>
      <addStars>27</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6261373?s=40&amp;v=4</avatar>
          <name>suehtamacv</name>
          <url>https://github.com/suehtamacv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/fpu_div_sqrt_mvp</title>
      <link>https://github.com/pulp-platform/fpu_div_sqrt_mvp</link>
      <description>[UNRELEASED] FP div/sqrt unit for transprecision</description>
      <guid>https://github.com/pulp-platform/fpu_div_sqrt_mvp</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>24</stars>
      <forks>17</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/28906668?s=40&amp;v=4</avatar>
          <name>flaviens</name>
          <url>https://github.com/flaviens</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/55843305?s=40&amp;v=4</avatar>
          <name>lucabertaccini</name>
          <url>https://github.com/lucabertaccini</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>VeeR EL2 Core</description>
      <guid>https://github.com/chipsalliance/Cores-VeeR-EL2</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>303</stars>
      <forks>91</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38781500?s=40&amp;v=4</avatar>
          <name>tmichalak</name>
          <url>https://github.com/tmichalak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48583927?s=40&amp;v=4</avatar>
          <name>wsipak</name>
          <url>https://github.com/wsipak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/120088471?s=40&amp;v=4</avatar>
          <name>mczyz-antmicro</name>
          <url>https://github.com/mczyz-antmicro</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>RISC-V Debug Support for our PULP RISC-V Cores</description>
      <guid>https://github.com/pulp-platform/riscv-dbg</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>282</stars>
      <forks>91</forks>
      <addStars>6</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>aws/aws-fpga</title>
      <link>https://github.com/aws/aws-fpga</link>
      <description>Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</description>
      <guid>https://github.com/aws/aws-fpga</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,614</stars>
      <forks>531</forks>
      <addStars>7</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247657?s=40&amp;v=4</avatar>
          <name>kristopk</name>
          <url>https://github.com/kristopk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23247716?s=40&amp;v=4</avatar>
          <name>deeppat</name>
          <url>https://github.com/deeppat</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/23534756?s=40&amp;v=4</avatar>
          <name>AWSGH</name>
          <url>https://github.com/AWSGH</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174385813?s=40&amp;v=4</avatar>
          <name>mjthimm</name>
          <url>https://github.com/mjthimm</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82236989?s=40&amp;v=4</avatar>
          <name>kyyalama2</name>
          <url>https://github.com/kyyalama2</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>