<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='230' type='void llvm::TargetPassConfig::addCodeGenPrepare()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='228'>/// Add pass to prepare the LLVM IR for code generation. This should be done
  /// before exception handling preparation passes.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='725' ll='729' type='void llvm::TargetPassConfig::addCodeGenPrepare()'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='828' u='c' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='723'>/// Add pass to prepare the LLVM IR for code generation. This should be done
/// before exception handling preparation passes.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='726' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='734' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='422' c='_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='425' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv'/>
