<html><body><samp><pre>
<!@TC:1611212447>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: D:\Libero_Soc11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-KQJC81O

# Thu Jan 21 15:00:47 2021

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1611212448> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1611212448> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v" (library work)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Libero_Soc11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pllclk\pllclk.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\cmp_constant_4b\cmp_constant_4b.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v" (library work)
<font color=#A52A2A>@W: : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v:27:7:27:13:@W::@XP_MSG">dump_sustain_timer.v(27)</a><!@TM:1611212448> | Net enable is not declared.</font>
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\reset_module.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\tri_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\xwe_xzcs2_syn.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_s_change.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\link.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_rdclk_syn.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noise_addr.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\add_reg.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\readata_choice.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_clk_div.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ten_choice_one.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_dump_sw.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_pluse_acq.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\nsctrl_choice.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pd_pluse_inc\pd_pluse_inc.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_cmp\necount_cmp.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_inc\necount_inc.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\sd_sacq_inc\sd_sacq_inc.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\1ms_dump_choice.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_switch.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\Timer_Cmp\Timer_Cmp.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\timer.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\top_code.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v" (library work)
@I::"E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\NMR_TOP\NMR_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module NMR_TOP
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:2:7:2:11:@N:CG364:@XP_MSG">proasic3.v(2)</a><!@TM:1611212448> | Synthesizing module AND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_dump_sw.v:1:7:1:18:@N:CG364:@XP_MSG">bri_dump_sw.v(1)</a><!@TM:1611212448> | Synthesizing module bri_dump_sw in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:4:7:4:17:@N:CG364:@XP_MSG">bridge_div.v(4)</a><!@TM:1611212448> | Synthesizing module bridge_div in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:43:30:43:38:@N:CG179:@XP_MSG">bridge_div.v(43)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:44:30:44:37:@N:CG179:@XP_MSG">bridge_div.v(44)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:72:37:72:43:@N:CG179:@XP_MSG">bridge_div.v(72)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1864:7:1864:10:@N:CG364:@XP_MSG">proasic3.v(1864)</a><!@TM:1611212448> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v:2:7:2:15:@N:CG364:@XP_MSG">cal_load.v(2)</a><!@TM:1611212448> | Synthesizing module cal_load in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v:22:29:22:41:@N:CG179:@XP_MSG">cal_load.v(22)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1163:7:1163:10:@N:CG364:@XP_MSG">proasic3.v(1163)</a><!@TM:1611212448> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v:2:7:2:14:@N:CG364:@XP_MSG">cal_div.v(2)</a><!@TM:1611212448> | Synthesizing module cal_div in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v:40:43:40:46:@N:CG179:@XP_MSG">cal_div.v(40)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v:5:7:5:10:@N:CG364:@XP_MSG">CAL.v(5)</a><!@TM:1611212448> | Synthesizing module CAL in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v:34:8:34:11:@W:CL168:@XP_MSG">CAL.v(34)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v:27:8:27:11:@W:CL168:@XP_MSG">CAL.v(27)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v:3:7:3:17:@N:CG364:@XP_MSG">long_timer.v(3)</a><!@TM:1611212448> | Synthesizing module long_timer in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v:63:41:63:47:@N:CG179:@XP_MSG">long_timer.v(63)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:2:7:2:17:@N:CG364:@XP_MSG">clk_div500.v(2)</a><!@TM:1611212448> | Synthesizing module clk_div500 in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:56:37:56:43:@N:CG179:@XP_MSG">clk_div500.v(56)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:61:33:61:38:@N:CG179:@XP_MSG">clk_div500.v(61)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v:62:32:62:38:@N:CG179:@XP_MSG">clk_div500.v(62)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:2447:7:2447:10:@N:CG364:@XP_MSG">proasic3.v(2447)</a><!@TM:1611212448> | Synthesizing module PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pllclk\pllclk.v:5:7:5:13:@N:CG364:@XP_MSG">pllclk.v(5)</a><!@TM:1611212448> | Synthesizing module pllclk in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:3:7:3:14:@N:CG364:@XP_MSG">clk_10k.v(3)</a><!@TM:1611212448> | Synthesizing module clk_10k in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:57:42:57:53:@N:CG179:@XP_MSG">clk_10k.v(57)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:62:33:62:38:@N:CG179:@XP_MSG">clk_10k.v(62)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v:63:37:63:48:@N:CG179:@XP_MSG">clk_10k.v(63)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v:5:7:5:22:@N:CG364:@XP_MSG">ClockManagement.v(5)</a><!@TM:1611212448> | Synthesizing module ClockManagement in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v:36:8:36:11:@W:CL168:@XP_MSG">ClockManagement.v(36)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_timer.v:2:7:2:16:@N:CG364:@XP_MSG">dds_timer.v(2)</a><!@TM:1611212448> | Synthesizing module dds_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:2:7:2:16:@N:CG364:@XP_MSG">dds_state.v(2)</a><!@TM:1611212448> | Synthesizing module dds_state in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:83:39:83:43:@N:CG179:@XP_MSG">dds_state.v(83)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[33] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[34] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[35] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[36] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[37] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[38] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[39] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para_reg[40] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL279:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Pruning register bits 40 to 33 of para_reg[40:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Pruning register bit 0 of para_reg[40:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_coder.v:2:7:2:16:@N:CG364:@XP_MSG">dds_coder.v(2)</a><!@TM:1611212448> | Synthesizing module dds_coder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v:5:7:5:10:@N:CG364:@XP_MSG">DDS.v(5)</a><!@TM:1611212448> | Synthesizing module DDS in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v:37:8:37:11:@W:CL168:@XP_MSG">DDS.v(37)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v:36:8:36:11:@W:CL168:@XP_MSG">DDS.v(36)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v:3:7:3:17:@N:CG364:@XP_MSG">dds_change.v(3)</a><!@TM:1611212448> | Synthesizing module dds_change in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v:61:40:61:47:@N:CG179:@XP_MSG">dds_change.v(61)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v:62:40:62:48:@N:CG179:@XP_MSG">dds_change.v(62)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:32:7:32:12:@N:CG364:@XP_MSG">proasic3.v(32)</a><!@TM:1611212448> | Synthesizing module AND3B in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1349:7:1349:12:@N:CG364:@XP_MSG">proasic3.v(1349)</a><!@TM:1611212448> | Synthesizing module NAND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\cmp_constant_4b\cmp_constant_4b.v:5:7:5:22:@N:CG364:@XP_MSG">cmp_constant_4b.v(5)</a><!@TM:1611212448> | Synthesizing module cmp_constant_4b in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v:2:7:2:25:@N:CG364:@XP_MSG">dump_sustain_timer.v(2)</a><!@TM:1611212448> | Synthesizing module dump_sustain_timer in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v:40:28:40:32:@N:CG179:@XP_MSG">dump_sustain_timer.v(40)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:827:7:827:11:@N:CG364:@XP_MSG">proasic3.v(827)</a><!@TM:1611212448> | Synthesizing module DFN0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:635:7:635:11:@N:CG364:@XP_MSG">proasic3.v(635)</a><!@TM:1611212448> | Synthesizing module DFI0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v:5:7:5:14:@N:CG364:@XP_MSG">DSTimer.v(5)</a><!@TM:1611212448> | Synthesizing module DSTimer in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v:31:8:31:11:@W:CL168:@XP_MSG">DSTimer.v(31)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v:29:8:29:11:@W:CL168:@XP_MSG">DSTimer.v(29)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_timer.v:2:7:2:19:@N:CG364:@XP_MSG">off_on_timer.v(2)</a><!@TM:1611212448> | Synthesizing module off_on_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v:2:7:2:17:@N:CG364:@XP_MSG">dump_state.v(2)</a><!@TM:1611212448> | Synthesizing module dump_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_coder.v:2:7:2:19:@N:CG364:@XP_MSG">off_on_coder.v(2)</a><!@TM:1611212448> | Synthesizing module off_on_coder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v:2:7:2:19:@N:CG364:@XP_MSG">off_on_state.v(2)</a><!@TM:1611212448> | Synthesizing module off_on_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:2:7:2:17:@N:CG364:@XP_MSG">dump_coder.v(2)</a><!@TM:1611212448> | Synthesizing module dump_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:70:27:70:32:@N:CG179:@XP_MSG">dump_coder.v(70)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:71:27:71:32:@N:CG179:@XP_MSG">dump_coder.v(71)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:72:27:72:32:@N:CG179:@XP_MSG">dump_coder.v(72)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:73:27:73:32:@N:CG179:@XP_MSG">dump_coder.v(73)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:74:27:74:32:@N:CG179:@XP_MSG">dump_coder.v(74)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v:75:27:75:32:@N:CG179:@XP_MSG">dump_coder.v(75)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_timer.v:2:7:2:17:@N:CG364:@XP_MSG">dump_timer.v(2)</a><!@TM:1611212448> | Synthesizing module dump_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v:5:7:5:11:@N:CG364:@XP_MSG">DUMP.v(5)</a><!@TM:1611212448> | Synthesizing module DUMP in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v:73:8:73:11:@W:CL168:@XP_MSG">DUMP.v(73)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v:55:8:55:11:@W:CL168:@XP_MSG">DUMP.v(55)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v:5:7:5:15:@N:CG364:@XP_MSG">DUMP_OFF.v(5)</a><!@TM:1611212448> | Synthesizing module DUMP_OFF in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v:31:8:31:11:@W:CL168:@XP_MSG">DUMP_OFF.v(31)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v:25:8:25:11:@W:CL168:@XP_MSG">DUMP_OFF.v(25)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v:5:7:5:14:@N:CG364:@XP_MSG">DUMP_ON.v(5)</a><!@TM:1611212448> | Synthesizing module DUMP_ON in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v:31:8:31:11:@W:CL168:@XP_MSG">DUMP_ON.v(31)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v:25:8:25:11:@W:CL168:@XP_MSG">DUMP_ON.v(25)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1283:7:1283:10:@N:CG364:@XP_MSG">proasic3.v(1283)</a><!@TM:1611212448> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\xwe_xzcs2_syn.v:2:7:2:20:@N:CG364:@XP_MSG">xwe_xzcs2_syn.v(2)</a><!@TM:1611212448> | Synthesizing module xwe_xzcs2_syn in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\tri_state.v:3:7:3:16:@N:CG364:@XP_MSG">tri_state.v(3)</a><!@TM:1611212448> | Synthesizing module tri_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\reset_module.v:22:7:22:19:@N:CG364:@XP_MSG">reset_module.v(22)</a><!@TM:1611212448> | Synthesizing module rst_n_module in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v:5:7:5:11:@N:CG364:@XP_MSG">GPMI.v(5)</a><!@TM:1611212448> | Synthesizing module GPMI in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v:32:8:32:11:@W:CL168:@XP_MSG">GPMI.v(32)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v:30:8:30:11:@W:CL168:@XP_MSG">GPMI.v(30)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1168:7:1168:12:@N:CG364:@XP_MSG">proasic3.v(1168)</a><!@TM:1611212448> | Synthesizing module INBUF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_pluse_acq.v:3:7:3:18:@N:CG364:@XP_MSG">n_pluse_acq.v(3)</a><!@TM:1611212448> | Synthesizing module n_pluse_acq in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:3:7:3:17:@N:CG364:@XP_MSG">noisestate.v(3)</a><!@TM:1611212448> | Synthesizing module noisestate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:81:28:81:35:@N:CG179:@XP_MSG">noisestate.v(81)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:82:28:82:35:@N:CG179:@XP_MSG">noisestate.v(82)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1611212448> | Register bit sw_acq1 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1611212448> | Register bit timecount[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1611212448> | Register bit timecount[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1611212448> | Register bit timecount[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@N:CL189:@XP_MSG">noisestate.v(121)</a><!@TM:1611212448> | Register bit timecount[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:121:0:121:6:@W:CL279:@XP_MSG">noisestate.v(121)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of timecount[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\nsctrl_choice.v:3:7:3:20:@N:CG364:@XP_MSG">nsctrl_choice.v(3)</a><!@TM:1611212448> | Synthesizing module nsctrl_choice in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1464:7:1464:10:@N:CG364:@XP_MSG">proasic3.v(1464)</a><!@TM:1611212448> | Synthesizing module OR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1482:7:1482:10:@N:CG364:@XP_MSG">proasic3.v(1482)</a><!@TM:1611212448> | Synthesizing module OR3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:1:7:1:21:@N:CG364:@XP_MSG">pd_pluse_coder.v(1)</a><!@TM:1611212448> | Synthesizing module pd_pluse_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:58:35:58:49:@N:CG179:@XP_MSG">pd_pluse_coder.v(58)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:59:35:59:49:@N:CG179:@XP_MSG">pd_pluse_coder.v(59)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v:60:35:60:49:@N:CG179:@XP_MSG">pd_pluse_coder.v(60)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v:1:8:1:22:@N:CG364:@XP_MSG">pd_pluse_state.v(1)</a><!@TM:1611212448> | Synthesizing module pd_pluse_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:20:7:20:11:@N:CG364:@XP_MSG">proasic3.v(20)</a><!@TM:1611212448> | Synthesizing module AND3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1929:7:1929:11:@N:CG364:@XP_MSG">proasic3.v(1929)</a><!@TM:1611212448> | Synthesizing module XOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pd_pluse_inc\pd_pluse_inc.v:5:7:5:19:@N:CG364:@XP_MSG">pd_pluse_inc.v(5)</a><!@TM:1611212448> | Synthesizing module pd_pluse_inc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_timer.v:2:7:2:21:@N:CG364:@XP_MSG">pd_pluse_timer.v(2)</a><!@TM:1611212448> | Synthesizing module pd_pluse_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v:5:7:5:19:@N:CG364:@XP_MSG">pd_pluse_top.v(5)</a><!@TM:1611212448> | Synthesizing module pd_pluse_top in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v:80:8:80:11:@W:CL168:@XP_MSG">pd_pluse_top.v(80)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v:63:8:63:11:@W:CL168:@XP_MSG">pd_pluse_top.v(63)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v:2:8:2:16:@N:CG364:@XP_MSG">qq_state.v(2)</a><!@TM:1611212448> | Synthesizing module qq_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_coder.v:2:7:2:15:@N:CG364:@XP_MSG">qq_coder.v(2)</a><!@TM:1611212448> | Synthesizing module qq_coder in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v:2:7:2:16:@N:CG364:@XP_MSG">bri_timer.v(2)</a><!@TM:1611212448> | Synthesizing module bri_timer in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v:45:31:45:36:@N:CG179:@XP_MSG">bri_timer.v(45)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v:2:7:2:16:@N:CG364:@XP_MSG">bri_coder.v(2)</a><!@TM:1611212448> | Synthesizing module bri_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v:54:27:54:28:@N:CG179:@XP_MSG">bri_coder.v(54)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_timer.v:2:7:2:15:@N:CG364:@XP_MSG">qq_timer.v(2)</a><!@TM:1611212448> | Synthesizing module qq_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v:2:8:2:17:@N:CG364:@XP_MSG">bri_state.v(2)</a><!@TM:1611212448> | Synthesizing module bri_state in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v:56:28:56:30:@N:CG179:@XP_MSG">bri_state.v(56)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:2:7:2:18:@N:CG364:@XP_MSG">para_load.v(2)</a><!@TM:1611212448> | Synthesizing module bri_qq_load in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:40:31:40:40:@N:CG179:@XP_MSG">para_load.v(40)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:41:31:41:39:@N:CG179:@XP_MSG">para_load.v(41)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:42:31:42:39:@N:CG179:@XP_MSG">para_load.v(42)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v:43:31:43:39:@N:CG179:@XP_MSG">para_load.v(43)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v:5:7:5:12:@N:CG364:@XP_MSG">PLUSE.v(5)</a><!@TM:1611212448> | Synthesizing module PLUSE in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v:123:8:123:11:@W:CL168:@XP_MSG">PLUSE.v(123)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v:96:8:96:11:@W:CL168:@XP_MSG">PLUSE.v(96)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:1:7:1:17:@N:CG364:@XP_MSG">plusestate.v(1)</a><!@TM:1611212448> | Synthesizing module plusestate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:100:31:100:40:@N:CG179:@XP_MSG">plusestate.v(100)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:101:31:101:39:@N:CG179:@XP_MSG">plusestate.v(101)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Register bit rt_sw is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Register bit sw_acq2 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Register bit timecount[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Register bit timecount[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Register bit timecount[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@N:CL189:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Register bit timecount[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:144:0:144:6:@W:CL279:@XP_MSG">plusestate.v(144)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of timecount[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:3:7:3:19:@N:CG364:@XP_MSG">s_acq_change.v(3)</a><!@TM:1611212448> | Synthesizing module s_acq_change in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:83:41:83:47:@N:CG179:@XP_MSG">s_acq_change.v(83)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:84:41:84:46:@N:CG179:@XP_MSG">s_acq_change.v(84)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:86:41:86:49:@N:CG179:@XP_MSG">s_acq_change.v(86)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v:87:41:87:51:@N:CG179:@XP_MSG">s_acq_change.v(87)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_inc\necount_inc.v:5:7:5:18:@N:CG364:@XP_MSG">necount_inc.v(5)</a><!@TM:1611212448> | Synthesizing module necount_inc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:104:7:104:11:@N:CG364:@XP_MSG">proasic3.v(104)</a><!@TM:1611212448> | Synthesizing module AO1C in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1410:7:1410:11:@N:CG364:@XP_MSG">proasic3.v(1410)</a><!@TM:1611212448> | Synthesizing module NOR3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1416:7:1416:12:@N:CG364:@XP_MSG">proasic3.v(1416)</a><!@TM:1611212448> | Synthesizing module NOR3A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1905:7:1905:12:@N:CG364:@XP_MSG">proasic3.v(1905)</a><!@TM:1611212448> | Synthesizing module XNOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1374:7:1374:13:@N:CG364:@XP_MSG">proasic3.v(1374)</a><!@TM:1611212448> | Synthesizing module NAND3A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:122:7:122:11:@N:CG364:@XP_MSG">proasic3.v(122)</a><!@TM:1611212448> | Synthesizing module AOI1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1470:7:1470:11:@N:CG364:@XP_MSG">proasic3.v(1470)</a><!@TM:1611212448> | Synthesizing module OR2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:86:7:86:10:@N:CG364:@XP_MSG">proasic3.v(86)</a><!@TM:1611212448> | Synthesizing module AO1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1452:7:1452:11:@N:CG364:@XP_MSG">proasic3.v(1452)</a><!@TM:1611212448> | Synthesizing module OA1C in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:8:7:8:12:@N:CG364:@XP_MSG">proasic3.v(8)</a><!@TM:1611212448> | Synthesizing module AND2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1440:7:1440:11:@N:CG364:@XP_MSG">proasic3.v(1440)</a><!@TM:1611212448> | Synthesizing module OA1A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_cmp\necount_cmp.v:5:7:5:18:@N:CG364:@XP_MSG">necount_cmp.v(5)</a><!@TM:1611212448> | Synthesizing module necount_cmp in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:19:7:19:17:@N:CG364:@XP_MSG">scalestate.v(19)</a><!@TM:1611212448> | Synthesizing module scalestate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:286:39:286:50:@N:CG179:@XP_MSG">scalestate.v(286)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:287:39:287:51:@N:CG179:@XP_MSG">scalestate.v(287)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:288:39:288:47:@N:CG179:@XP_MSG">scalestate.v(288)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:289:39:289:49:@N:CG179:@XP_MSG">scalestate.v(289)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:296:39:296:46:@N:CG179:@XP_MSG">scalestate.v(296)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:297:39:297:45:@N:CG179:@XP_MSG">scalestate.v(297)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:298:39:298:48:@N:CG179:@XP_MSG">scalestate.v(298)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:299:39:299:49:@N:CG179:@XP_MSG">scalestate.v(299)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:300:39:300:50:@N:CG179:@XP_MSG">scalestate.v(300)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:301:39:301:53:@N:CG179:@XP_MSG">scalestate.v(301)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:302:39:302:54:@N:CG179:@XP_MSG">scalestate.v(302)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:304:43:304:48:@N:CG179:@XP_MSG">scalestate.v(304)</a><!@TM:1611212448> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:701:26:701:33:@W:CS263:@XP_MSG">scalestate.v(701)</a><!@TM:1611212448> | Port-width mismatch for port DataA. The port definition is 12 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:701:34:701:42:@W:CS263:@XP_MSG">scalestate.v(701)</a><!@TM:1611212448> | Port-width mismatch for port Sum. The port definition is 12 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1611212448> | Register bit s_acqnum[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1611212448> | Register bit s_acqnum[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1611212448> | Register bit s_acqnum[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@N:CL189:@XP_MSG">scalestate.v(384)</a><!@TM:1611212448> | Register bit s_acqnum[15] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:384:0:384:6:@W:CL279:@XP_MSG">scalestate.v(384)</a><!@TM:1611212448> | Pruning register bits 15 to 12 of s_acqnum[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v:2:7:2:20:@N:CG364:@XP_MSG">scan_scale_sw.v(2)</a><!@TM:1611212448> | Synthesizing module scan_scale_sw in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v:39:41:39:48:@N:CG179:@XP_MSG">scan_scale_sw.v(39)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:3:7:3:16:@N:CG364:@XP_MSG">scanstate.v(3)</a><!@TM:1611212448> | Synthesizing module scanstate in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:87:28:87:35:@N:CG179:@XP_MSG">scanstate.v(87)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:88:28:88:35:@N:CG179:@XP_MSG">scanstate.v(88)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1611212448> | Register bit sw_acq1 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1611212448> | Register bit timecount[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1611212448> | Register bit timecount[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1611212448> | Register bit timecount[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@N:CL189:@XP_MSG">scanstate.v(127)</a><!@TM:1611212448> | Register bit timecount[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:127:0:127:6:@W:CL279:@XP_MSG">scanstate.v(127)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of timecount[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:2:7:2:20:@N:CG364:@XP_MSG">sd_acq_coder.v(2)</a><!@TM:1611212448> | Synthesizing module sd_sacq_coder in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:108:34:108:47:@N:CG179:@XP_MSG">sd_acq_coder.v(108)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:109:34:109:47:@N:CG179:@XP_MSG">sd_acq_coder.v(109)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:110:34:110:47:@N:CG179:@XP_MSG">sd_acq_coder.v(110)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:111:34:111:47:@N:CG179:@XP_MSG">sd_acq_coder.v(111)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:112:34:112:47:@N:CG179:@XP_MSG">sd_acq_coder.v(112)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:113:34:113:47:@N:CG179:@XP_MSG">sd_acq_coder.v(113)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v:114:34:114:47:@N:CG179:@XP_MSG">sd_acq_coder.v(114)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v:2:8:2:21:@N:CG364:@XP_MSG">sd_acq_state.v(2)</a><!@TM:1611212448> | Synthesizing module sd_sacq_state in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\sd_sacq_inc\sd_sacq_inc.v:5:7:5:18:@N:CG364:@XP_MSG">sd_sacq_inc.v(5)</a><!@TM:1611212448> | Synthesizing module sd_sacq_inc in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_timer.v:2:7:2:20:@N:CG364:@XP_MSG">sd_acq_timer.v(2)</a><!@TM:1611212448> | Synthesizing module sd_sacq_timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v:5:7:5:17:@N:CG364:@XP_MSG">sd_acq_top.v(5)</a><!@TM:1611212448> | Synthesizing module sd_acq_top in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v:99:8:99:11:@W:CL168:@XP_MSG">sd_acq_top.v(99)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v:77:8:77:11:@W:CL168:@XP_MSG">sd_acq_top.v(77)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\add_reg.v:3:7:3:14:@N:CG364:@XP_MSG">add_reg.v(3)</a><!@TM:1611212448> | Synthesizing module add_reg in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_clk_div.v:3:7:3:17:@N:CG364:@XP_MSG">s_clk_div.v(3)</a><!@TM:1611212448> | Synthesizing module s_clk_div4 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:3:7:3:20:@N:CG364:@XP_MSG">signalclkctrl.v(3)</a><!@TM:1611212448> | Synthesizing module signalclkctrl in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:59:20:59:24:@N:CG179:@XP_MSG">signalclkctrl.v(59)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:60:26:60:36:@N:CG179:@XP_MSG">signalclkctrl.v(60)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:61:25:61:34:@N:CG179:@XP_MSG">signalclkctrl.v(61)</a><!@TM:1611212448> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v:49:0:49:6:@W:CL169:@XP_MSG">signalclkctrl.v(49)</a><!@TM:1611212448> | Pruning unused register stripdata[11:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\readata_choice.v:3:7:3:19:@N:CG364:@XP_MSG">readata_choice.v(3)</a><!@TM:1611212448> | Synthesizing module rdata_choice in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v:3:7:3:16:@N:CG364:@XP_MSG">ctrl_addr.v(3)</a><!@TM:1611212448> | Synthesizing module ctrl_addr in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v:27:17:27:24:@N:CG179:@XP_MSG">ctrl_addr.v(27)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ten_choice_one.v:3:7:3:21:@N:CG364:@XP_MSG">ten_choice_one.v(3)</a><!@TM:1611212448> | Synthesizing module ten_choice_one in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v:5:7:5:17:@N:CG364:@XP_MSG">signal_acq.v(5)</a><!@TM:1611212448> | Synthesizing module signal_acq in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v:408:8:408:11:@W:CL168:@XP_MSG">signal_acq.v(408)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v:327:8:327:11:@W:CL168:@XP_MSG">signal_acq.v(327)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_rdclk_syn.v:2:7:2:18:@N:CG364:@XP_MSG">n_rdclk_syn.v(2)</a><!@TM:1611212448> | Synthesizing module n_rdclk_syn in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noise_addr.v:3:7:3:17:@N:CG364:@XP_MSG">noise_addr.v(3)</a><!@TM:1611212448> | Synthesizing module noise_addr in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v:3:7:3:15:@N:CG364:@XP_MSG">noiseclk.v(3)</a><!@TM:1611212448> | Synthesizing module noiseclk in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v:39:20:39:28:@N:CG179:@XP_MSG">noiseclk.v(39)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v:40:20:40:27:@N:CG179:@XP_MSG">noiseclk.v(40)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v:3:7:3:19:@N:CG364:@XP_MSG">noiseclkctrl.v(3)</a><!@TM:1611212448> | Synthesizing module noiseclkctrl in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v:29:19:29:23:@N:CG179:@XP_MSG">noiseclkctrl.v(29)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1325:7:1325:10:@N:CG364:@XP_MSG">proasic3.v(1325)</a><!@TM:1611212448> | Synthesizing module MX2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1392:7:1392:11:@N:CG364:@XP_MSG">proasic3.v(1392)</a><!@TM:1611212448> | Synthesizing module NOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:2086:8:2086:17:@N:CG364:@XP_MSG">proasic3.v(2086)</a><!@TM:1611212448> | Synthesizing module RAM512X18 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1953:7:1953:11:@N:CG364:@XP_MSG">proasic3.v(1953)</a><!@TM:1611212448> | Synthesizing module BUFF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:923:7:923:11:@N:CG364:@XP_MSG">proasic3.v(923)</a><!@TM:1611212448> | Synthesizing module DFN1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:5:7:5:10:@N:CG364:@XP_MSG">RAM.v(5)</a><!@TM:1611212448> | Synthesizing module RAM in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:994:9:994:20:@W:CL168:@XP_MSG">RAM.v(994)</a><!@TM:1611212448> | Removing instance AFF1_1_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:986:9:986:20:@W:CL168:@XP_MSG">RAM.v(986)</a><!@TM:1611212448> | Removing instance AFF1_0_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:859:9:859:20:@W:CL168:@XP_MSG">RAM.v(859)</a><!@TM:1611212448> | Removing instance AFF1_2_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v:327:9:327:20:@W:CL168:@XP_MSG">RAM.v(327)</a><!@TM:1611212448> | Removing instance AFF1_3_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\link.v:3:7:3:11:@N:CG364:@XP_MSG">link.v(3)</a><!@TM:1611212448> | Synthesizing module link in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v:5:7:5:16:@N:CG364:@XP_MSG">noise_acq.v(5)</a><!@TM:1611212448> | Synthesizing module noise_acq in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v:59:8:59:11:@W:CL168:@XP_MSG">noise_acq.v(59)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_s_change.v:3:7:3:17:@N:CG364:@XP_MSG">n_s_change.v(3)</a><!@TM:1611212448> | Synthesizing module n_s_change in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v:5:7:5:23:@N:CG364:@XP_MSG">Signal_Noise_Acq.v(5)</a><!@TM:1611212448> | Synthesizing module Signal_Noise_Acq in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v:139:8:139:11:@W:CL168:@XP_MSG">Signal_Noise_Acq.v(139)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v:84:8:84:11:@W:CL168:@XP_MSG">Signal_Noise_Acq.v(84)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\1ms_dump_choice.v:2:7:2:22:@N:CG364:@XP_MSG">1ms_dump_choice.v(2)</a><!@TM:1611212448> | Synthesizing module state1ms_choice in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:3:7:3:16:@N:CG364:@XP_MSG">state_1ms.v(3)</a><!@TM:1611212448> | Synthesizing module state_1ms in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:99:32:99:42:@N:CG179:@XP_MSG">state_1ms.v(99)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:100:32:100:41:@N:CG179:@XP_MSG">state_1ms.v(100)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:101:32:101:42:@N:CG179:@XP_MSG">state_1ms.v(101)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:102:32:102:42:@N:CG179:@XP_MSG">state_1ms.v(102)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:103:32:103:39:@N:CG179:@XP_MSG">state_1ms.v(103)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit M_DUMPTIME[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit M_DUMPTIME[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit M_DUMPTIME[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit M_DUMPTIME[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSECYCLE[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSECYCLE[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSECYCLE[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSECYCLE[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSETIME[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSETIME[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSETIME[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit PLUSETIME[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit S_DUMPTIME[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit S_DUMPTIME[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit S_DUMPTIME[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@N:CL189:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Register bit S_DUMPTIME[19] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of M_DUMPTIME[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of PLUSECYCLE[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of PLUSETIME[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:66:0:66:6:@W:CL279:@XP_MSG">state_1ms.v(66)</a><!@TM:1611212448> | Pruning register bits 19 to 16 of S_DUMPTIME[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:110:7:110:11:@N:CG364:@XP_MSG">proasic3.v(110)</a><!@TM:1611212448> | Synthesizing module AO1D in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Libero_Soc11.9\SynplifyPro\lib\proasic\proasic3.v:1398:7:1398:12:@N:CG364:@XP_MSG">proasic3.v(1398)</a><!@TM:1611212448> | Synthesizing module NOR2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\Timer_Cmp\Timer_Cmp.v:5:7:5:16:@N:CG364:@XP_MSG">Timer_Cmp.v(5)</a><!@TM:1611212448> | Synthesizing module Timer_Cmp in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\timer.v:21:7:21:12:@N:CG364:@XP_MSG">timer.v(21)</a><!@TM:1611212448> | Synthesizing module timer in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_switch.v:3:7:3:19:@N:CG364:@XP_MSG">state_switch.v(3)</a><!@TM:1611212448> | Synthesizing module state_switch in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v:5:7:5:16:@N:CG364:@XP_MSG">timer_top.v(5)</a><!@TM:1611212448> | Synthesizing module timer_top in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v:123:8:123:11:@W:CL168:@XP_MSG">timer_top.v(123)</a><!@TM:1611212448> | Removing instance GND because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v:122:8:122:11:@W:CL168:@XP_MSG">timer_top.v(122)</a><!@TM:1611212448> | Removing instance VCC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\top_code.v:1:7:1:15:@N:CG364:@XP_MSG">top_code.v(1)</a><!@TM:1611212448> | Synthesizing module top_code in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:3:7:3:20:@N:CG364:@XP_MSG">topctrlchange.v(3)</a><!@TM:1611212448> | Synthesizing module topctrlchange in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:102:40:102:48:@N:CG179:@XP_MSG">topctrlchange.v(102)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:103:40:103:45:@N:CG179:@XP_MSG">topctrlchange.v(103)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:104:40:104:49:@N:CG179:@XP_MSG">topctrlchange.v(104)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:105:40:105:47:@N:CG179:@XP_MSG">topctrlchange.v(105)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v:106:40:106:47:@N:CG179:@XP_MSG">topctrlchange.v(106)</a><!@TM:1611212448> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\NMR_TOP\NMR_TOP.v:9:7:9:14:@N:CG364:@XP_MSG">NMR_TOP.v(9)</a><!@TM:1611212448> | Synthesizing module NMR_TOP in library work.

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v:111:0:111:6:@N:CL201:@XP_MSG">state_1ms.v(111)</a><!@TM:1611212448> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v:53:0:53:6:@N:CL201:@XP_MSG">sd_acq_state.v(53)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 16 reachable states with original encodings of:
   000000000000000
   000000000000001
   000000000000010
   000000000000100
   000000000001000
   000000000010000
   000000000100000
   000000001000000
   000000010000000
   000000100000000
   000001000000000
   000010000000000
   000100000000000
   001000000000000
   010000000000000
   100000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v:96:0:96:6:@N:CL201:@XP_MSG">scanstate.v(96)</a><!@TM:1611212448> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v:316:0:316:6:@N:CL201:@XP_MSG">scalestate.v(316)</a><!@TM:1611212448> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 22 reachable states with original encodings of:
   000000000000000000000
   000000000000000000001
   000000000000000000010
   000000000000000000100
   000000000000000001000
   000000000000000010000
   000000000000000100000
   000000000000001000000
   000000000000010000000
   000000000000100000000
   000000000001000000000
   000000000010000000000
   000000000100000000000
   000000001000000000000
   000000010000000000000
   000000100000000000000
   000001000000000000000
   000010000000000000000
   000100000000000000000
   001000000000000000000
   010000000000000000000
   100000000000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v:109:0:109:6:@N:CL201:@XP_MSG">plusestate.v(109)</a><!@TM:1611212448> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v:47:0:47:6:@N:CL201:@XP_MSG">bri_state.v(47)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 15 reachable states with original encodings of:
   00000000000000
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v:39:0:39:6:@N:CL201:@XP_MSG">qq_state.v(39)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v:51:0:51:6:@N:CL201:@XP_MSG">pd_pluse_state.v(51)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v:90:0:90:6:@N:CL201:@XP_MSG">noisestate.v(90)</a><!@TM:1611212448> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v:31:0:31:6:@N:CL201:@XP_MSG">off_on_state.v(31)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v:39:0:39:6:@N:CL201:@XP_MSG">dump_state.v(39)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para[40] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Pruning register bit 40 of para[40:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para[39] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Pruning register bit 39 of para[39:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para[38] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Pruning register bit 38 of para[38:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:90:0:90:6:@N:CL201:@XP_MSG">dds_state.v(90)</a><!@TM:1611212448> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 9 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@N:CL189:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Register bit para[37] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v:61:0:61:6:@W:CL260:@XP_MSG">dds_state.v(61)</a><!@TM:1611212448> | Pruning register bit 37 of para[37:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:34:0:34:6:@N:CL189:@XP_MSG">bridge_div.v(34)</a><!@TM:1611212448> | Register bit dataall[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:34:0:34:6:@N:CL189:@XP_MSG">bridge_div.v(34)</a><!@TM:1611212448> | Register bit dataall[5] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v:34:0:34:6:@W:CL279:@XP_MSG">bridge_div.v(34)</a><!@TM:1611212448> | Pruning register bits 5 to 4 of dataall[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 21 15:00:47 2021

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1611212448> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 21 15:00:48 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 21 15:00:48 2021

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1611212449> | Running in 64-bit mode 
File E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\synwork\NMR_TOP_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 21 15:00:49 2021

###########################################################]
# Thu Jan 21 15:00:50 2021

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\constraint\NMR_TOP_syn.sdc
Adding property syn_global_buffer, value 9 to view:work.NMR_TOP(verilog)
Linked File: <a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_scck.rpt:@XP_FILE">NMR_TOP_scck.rpt</a>
Printing clock  summary report in "E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1611212451> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1611212451> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 117MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 117MB)

Adding property syn_allow_retiming, value 1, to instance top_code_0.noise_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.pluse_str
Adding property syn_allow_retiming, value 1, to instance top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.scan_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scan_start
Adding property syn_allow_retiming, value 1, to port top_code_0.noise_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to port top_code_0.pluse_str
Adding property syn_allow_retiming, value 1, to port top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to instance scalestate_0.timecount[21:0]
Adding property syn_allow_retiming, value 1, to port scalestate_0.timecount[21:0]
Adding property syn_allow_retiming, value 1, to instance GPMI_0.xwe_xzcs2_syn_0.code_en
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\scanstate.v:127:0:127:6:@N:BN362:@XP_MSG">scanstate.v(127)</a><!@TM:1611212451> | Removing sequential instance resetout (in view: work.scanstate(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                       Requested     Requested     Clock        Clock                   Clock
Clock                                                       Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.clk_10k_0.clock_10khz                     1.0 MHz       1000.000      declared     1MHz                    6    
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     9.091         declared     100MHz                  1789 
NMR_TOP|dds_clk_out                                         105.0 MHz     9.524         inferred     Inferred_clkgroup_0     140  
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        20.0 MHz      50.000        declared     DSP                     32   
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      50.000        declared     50MHz                   42   
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      50.000        declared     8MHz                    20   
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     10.0 MHz      100.000       declared     8MHz                    164  
ddsclkout                                                   40.0 MHz      25.000        declared     32MHz                   0    
==================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bridge_div.v:48:0:48:6:@W:MT530:@XP_MSG">bridge_div.v(48)</a><!@TM:1611212451> | Found inferred clock NMR_TOP|dds_clk_out which controls 140 sequential elements including bridge_div_0.count[5:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1611212451> | Writing default property annotation file E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)

Encoding state machine cs[8:0] (in view: work.dds_state(verilog))
original code -> new code
   00000000 -> 000000000
   00000001 -> 000000011
   00000010 -> 000000101
   00000100 -> 000001001
   00001000 -> 000010001
   00010000 -> 000100001
   00100000 -> 001000001
   01000000 -> 010000001
   10000000 -> 100000001
Encoding state machine cs[7:0] (in view: work.dump_state(verilog))
original code -> new code
   0000000 -> 00000000
   0000001 -> 00000011
   0000010 -> 00000101
   0000100 -> 00001001
   0001000 -> 00010001
   0010000 -> 00100001
   0100000 -> 01000001
   1000000 -> 10000001
Encoding state machine cs[2:0] (in view: work.off_on_state_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs[2:0] (in view: work.off_on_state_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CS[7:0] (in view: work.noisestate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[12:0] (in view: work.pd_pluse_state(verilog))
original code -> new code
   0000000000001 -> 0000000000000
   0000000000010 -> 0000000000011
   0000000000100 -> 0000000000101
   0000000001000 -> 0000000001001
   0000000010000 -> 0000000010001
   0000000100000 -> 0000000100001
   0000001000000 -> 0000001000001
   0000010000000 -> 0000010000001
   0000100000000 -> 0000100000001
   0001000000000 -> 0001000000001
   0010000000000 -> 0010000000001
   0100000000000 -> 0100000000001
   1000000000000 -> 1000000000001
Encoding state machine cs[4:0] (in view: work.qq_state_1(verilog))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0100 -> 01001
   1000 -> 10001
Encoding state machine cs[4:0] (in view: work.qq_state_0(verilog))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0100 -> 01001
   1000 -> 10001
Encoding state machine cs[14:0] (in view: work.bri_state(verilog))
original code -> new code
   00000000000000 -> 000000000000001
   00000000000001 -> 000000000000010
   00000000000010 -> 000000000000100
   00000000000100 -> 000000000001000
   00000000001000 -> 000000000010000
   00000000010000 -> 000000000100000
   00000000100000 -> 000000001000000
   00000001000000 -> 000000010000000
   00000010000000 -> 000000100000000
   00000100000000 -> 000001000000000
   00001000000000 -> 000010000000000
   00010000000000 -> 000100000000000
   00100000000000 -> 001000000000000
   01000000000000 -> 010000000000000
   10000000000000 -> 100000000000000
Encoding state machine CS[9:0] (in view: work.plusestate(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
Encoding state machine CS[21:0] (in view: work.scalestate(verilog))
original code -> new code
   000000000000000000000 -> 0000000000000000000000
   000000000000000000001 -> 0000000000000000000011
   000000000000000000010 -> 0000000000000000000101
   000000000000000000100 -> 0000000000000000001001
   000000000000000001000 -> 0000000000000000010001
   000000000000000010000 -> 0000000000000000100001
   000000000000000100000 -> 0000000000000001000001
   000000000000001000000 -> 0000000000000010000001
   000000000000010000000 -> 0000000000000100000001
   000000000000100000000 -> 0000000000001000000001
   000000000001000000000 -> 0000000000010000000001
   000000000010000000000 -> 0000000000100000000001
   000000000100000000000 -> 0000000001000000000001
   000000001000000000000 -> 0000000010000000000001
   000000010000000000000 -> 0000000100000000000001
   000000100000000000000 -> 0000001000000000000001
   000001000000000000000 -> 0000010000000000000001
   000010000000000000000 -> 0000100000000000000001
   000100000000000000000 -> 0001000000000000000001
   001000000000000000000 -> 0010000000000000000001
   010000000000000000000 -> 0100000000000000000001
   100000000000000000000 -> 1000000000000000000001
Encoding state machine CS[7:0] (in view: work.scanstate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[15:0] (in view: work.sd_sacq_state(verilog))
original code -> new code
   000000000000000 -> 0000000000000000
   000000000000001 -> 0000000000000011
   000000000000010 -> 0000000000000101
   000000000000100 -> 0000000000001001
   000000000001000 -> 0000000000010001
   000000000010000 -> 0000000000100001
   000000000100000 -> 0000000001000001
   000000001000000 -> 0000000010000001
   000000010000000 -> 0000000100000001
   000000100000000 -> 0000001000000001
   000001000000000 -> 0000010000000001
   000010000000000 -> 0000100000000001
   000100000000000 -> 0001000000000001
   001000000000000 -> 0010000000000001
   010000000000000 -> 0100000000000001
   100000000000000 -> 1000000000000001
Encoding state machine CS[9:0] (in view: work.state_1ms(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
None
None
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1611212451> | Found issues with constraints. Please check constraint checker report "E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 125MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 125MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 21 15:00:51 2021

###########################################################]
# Thu Jan 21 15:00:51 2021

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1611212460> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1611212460> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\plusestate.v:144:0:144:6:@W:BN132:@XP_MSG">plusestate.v(144)</a><!@TM:1611212460> | Removing sequential instance plusestate_0.pluse_start because it is equivalent to instance plusestate_0.off_test. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\plusestate.v:144:0:144:6:@W:BN132:@XP_MSG">plusestate.v(144)</a><!@TM:1611212460> | Removing sequential instance plusestate_0.dump_start because it is equivalent to instance plusestate_0.soft_d. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\plusestate.v:144:0:144:6:@W:BN132:@XP_MSG">plusestate.v(144)</a><!@TM:1611212460> | Removing sequential instance plusestate_0.dumpoff_ctr because it is equivalent to instance plusestate_0.tetw_pluse. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\scalestate.v:384:0:384:6:@W:BN132:@XP_MSG">scalestate.v(384)</a><!@TM:1611212460> | Removing sequential instance scalestate_0.state_over_n because it is equivalent to instance scalestate_0.tetw_pluse. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\scanstate.v:127:0:127:6:@W:BN132:@XP_MSG">scanstate.v(127)</a><!@TM:1611212460> | Removing sequential instance scanstate_0.dumpon_ctr because it is equivalent to instance scanstate_0.dds_conf. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 121MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bridge_div.v:57:15:57:17:@N:MF238:@XP_MSG">bridge_div.v(57)</a><!@TM:1611212460> | Found 6-bit incrementor, 'count_5[5:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\cal_div.v:39:45:39:55:@N:MF238:@XP_MSG">cal_div.v(39)</a><!@TM:1611212460> | Found 6-bit incrementor, 'un3_count[5:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\long_timer.v:48:0:48:6:@N:MO231:@XP_MSG">long_timer.v(48)</a><!@TM:1611212460> | Found counter in view:work.long_timer(verilog) instance count[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dds_timer.v:22:0:22:6:@N:MO231:@XP_MSG">dds_timer.v(22)</a><!@TM:1611212460> | Found counter in view:work.dds_timer(verilog) instance count[7:0] 
Encoding state machine cs[8:0] (in view: work.dds_state(verilog))
original code -> new code
   00000000 -> 000000000
   00000001 -> 000000011
   00000010 -> 000000101
   00000100 -> 000001001
   00001000 -> 000010001
   00010000 -> 000100001
   00100000 -> 001000001
   01000000 -> 010000001
   10000000 -> 100000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dump_sustain_timer.v:44:0:44:6:@N:MO231:@XP_MSG">dump_sustain_timer.v(44)</a><!@TM:1611212460> | Found counter in view:work.dump_sustain_timer(verilog) instance count[3:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\off_on_timer.v:23:0:23:6:@N:MO231:@XP_MSG">off_on_timer.v(23)</a><!@TM:1611212460> | Found counter in view:work.off_on_timer(verilog) instance count[4:0] 
Encoding state machine cs[7:0] (in view: work.dump_state(verilog))
original code -> new code
   0000000 -> 00000000
   0000001 -> 00000011
   0000010 -> 00000101
   0000100 -> 00001001
   0001000 -> 00010001
   0010000 -> 00100001
   0100000 -> 01000001
   1000000 -> 10000001
Encoding state machine cs[2:0] (in view: work.off_on_state(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dump_timer.v:23:0:23:6:@N:MO231:@XP_MSG">dump_timer.v(23)</a><!@TM:1611212460> | Found counter in view:work.dump_timer(verilog) instance count[11:0] 
Encoding state machine CS[7:0] (in view: work.noisestate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[12:0] (in view: work.pd_pluse_state(verilog))
original code -> new code
   0000000000001 -> 0000000000000
   0000000000010 -> 0000000000011
   0000000000100 -> 0000000000101
   0000000001000 -> 0000000001001
   0000000010000 -> 0000000010001
   0000000100000 -> 0000000100001
   0000001000000 -> 0000001000001
   0000010000000 -> 0000010000001
   0000100000000 -> 0000100000001
   0001000000000 -> 0001000000001
   0010000000000 -> 0010000000001
   0100000000000 -> 0100000000001
   1000000000000 -> 1000000000001
Encoding state machine cs[4:0] (in view: work.qq_state(verilog))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0100 -> 01001
   1000 -> 10001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bri_timer.v:35:0:35:6:@N:MO231:@XP_MSG">bri_timer.v(35)</a><!@TM:1611212460> | Found counter in view:work.bri_timer(verilog) instance count[7:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bri_coder.v:37:13:37:31:@N:MF179:@XP_MSG">bri_coder.v(37)</a><!@TM:1611212460> | Found 8 by 8 bit less-than operator ('<') half (in view: work.bri_coder(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\qq_timer.v:22:0:22:6:@N:MO231:@XP_MSG">qq_timer.v(22)</a><!@TM:1611212460> | Found counter in view:work.qq_timer(verilog) instance count[4:0] 
Encoding state machine cs[14:0] (in view: work.bri_state(verilog))
original code -> new code
   00000000000000 -> 000000000000001
   00000000000001 -> 000000000000010
   00000000000010 -> 000000000000100
   00000000000100 -> 000000000001000
   00000000001000 -> 000000000010000
   00000000010000 -> 000000000100000
   00000000100000 -> 000000001000000
   00000001000000 -> 000000010000000
   00000010000000 -> 000000100000000
   00000100000000 -> 000001000000000
   00001000000000 -> 000010000000000
   00010000000000 -> 000100000000000
   00100000000000 -> 001000000000000
   01000000000000 -> 010000000000000
   10000000000000 -> 100000000000000
Encoding state machine CS[9:0] (in view: work.plusestate(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
Encoding state machine CS[21:0] (in view: work.scalestate(verilog))
original code -> new code
   000000000000000000000 -> 0000000000000000000000
   000000000000000000001 -> 0000000000000000000011
   000000000000000000010 -> 0000000000000000000101
   000000000000000000100 -> 0000000000000000001001
   000000000000000001000 -> 0000000000000000010001
   000000000000000010000 -> 0000000000000000100001
   000000000000000100000 -> 0000000000000001000001
   000000000000001000000 -> 0000000000000010000001
   000000000000010000000 -> 0000000000000100000001
   000000000000100000000 -> 0000000000001000000001
   000000000001000000000 -> 0000000000010000000001
   000000000010000000000 -> 0000000000100000000001
   000000000100000000000 -> 0000000001000000000001
   000000001000000000000 -> 0000000010000000000001
   000000010000000000000 -> 0000000100000000000001
   000000100000000000000 -> 0000001000000000000001
   000001000000000000000 -> 0000010000000000000001
   000010000000000000000 -> 0000100000000000000001
   000100000000000000000 -> 0001000000000000000001
   001000000000000000000 -> 0010000000000000000001
   010000000000000000000 -> 0100000000000000000001
   100000000000000000000 -> 1000000000000000000001
Encoding state machine CS[7:0] (in view: work.scanstate(verilog))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine cs[15:0] (in view: work.sd_sacq_state(verilog))
original code -> new code
   000000000000000 -> 0000000000000000
   000000000000001 -> 0000000000000011
   000000000000010 -> 0000000000000101
   000000000000100 -> 0000000000001001
   000000000001000 -> 0000000000010001
   000000000010000 -> 0000000000100001
   000000000100000 -> 0000000001000001
   000000001000000 -> 0000000010000001
   000000010000000 -> 0000000100000001
   000000100000000 -> 0000001000000001
   000001000000000 -> 0000010000000001
   000010000000000 -> 0000100000000001
   000100000000000 -> 0001000000000001
   001000000000000 -> 0010000000000001
   010000000000000 -> 0100000000000001
   100000000000000 -> 1000000000000001
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1611212460> | Default generator successful  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\signalclkctrl.v:65:0:65:6:@N:MO231:@XP_MSG">signalclkctrl.v(65)</a><!@TM:1611212460> | Found counter in view:work.signalclkctrl(verilog) instance count[15:0] 
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1611212460> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\signalclkctrl.v:88:25:88:48:@N:MF179:@XP_MSG">signalclkctrl.v(88)</a><!@TM:1611212460> | Found 16 by 16 bit less-than operator ('<') un1_count_1 (in view: work.signalclkctrl(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\signalclkctrl.v:77:29:77:40:@N:MF238:@XP_MSG">signalclkctrl.v(77)</a><!@TM:1611212460> | Found 12-bit incrementor, 'un1_stripnum[12:0]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1611212460> | Default generator successful  
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\ctrl_addr.v:38:17:38:19:@N:MF238:@XP_MSG">ctrl_addr.v(38)</a><!@TM:1611212460> | Found 4-bit incrementor, 'addrout_3[3:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noise_addr.v:16:0:16:6:@N:MO231:@XP_MSG">noise_addr.v(16)</a><!@TM:1611212460> | Found counter in view:work.noise_addr_1(verilog) instance addr[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclk.v:63:26:63:41:@N:MF179:@XP_MSG">noiseclk.v(63)</a><!@TM:1611212460> | Found 5 by 5 bit less-than operator ('<') un1_count (in view: work.noiseclk(verilog))
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1611212460> | Default generator successful  
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclk.v:61:36:61:46:@N:MF238:@XP_MSG">noiseclk.v(61)</a><!@TM:1611212460> | Found 5-bit incrementor, 'un3_count[4:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclkctrl.v:32:0:32:6:@N:MO231:@XP_MSG">noiseclkctrl.v(32)</a><!@TM:1611212460> | Found counter in view:work.noiseclkctrl(verilog) instance count[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noiseclkctrl.v:42:20:42:34:@N:MF179:@XP_MSG">noiseclkctrl.v(42)</a><!@TM:1611212460> | Found 12 by 12 bit less-than operator ('<') un1_count (in view: work.noiseclkctrl(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\noise_addr.v:16:0:16:6:@N:MO231:@XP_MSG">noise_addr.v(16)</a><!@TM:1611212460> | Found counter in view:work.noise_addr_0(verilog) instance addr[11:0] 
Encoding state machine CS[9:0] (in view: work.state_1ms(verilog))
original code -> new code
   0000000001 -> 0000000000
   0000000010 -> 0000000011
   0000000100 -> 0000000101
   0000001000 -> 0000001001
   0000010000 -> 0000010001
   0000100000 -> 0000100001
   0001000000 -> 0001000001
   0010000000 -> 0010000001
   0100000000 -> 0100000001
   1000000000 -> 1000000001
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\timer.v:62:39:62:55:@N:MF238:@XP_MSG">timer.v(62)</a><!@TM:1611212460> | Found 22-bit incrementor, 'un2_timedata[21:0]'

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 126MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dds_state.v:144:0:144:6:@W:BN132:@XP_MSG">dds_state.v(144)</a><!@TM:1611212460> | Removing sequential instance DDS_0.dds_state_0.reset_reg because it is equivalent to instance DDS_0.dds_state_0.cs[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\dump_state.v:107:0:107:6:@W:BN132:@XP_MSG">dump_state.v(107)</a><!@TM:1611212460> | Removing sequential instance DUMP_0.dump_state_0.on_start because it is equivalent to instance DUMP_0.dump_state_0.cs[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\pd_pluse_state.v:153:0:153:6:@W:BN132:@XP_MSG">pd_pluse_state.v(153)</a><!@TM:1611212460> | Removing sequential instance pd_pluse_top_0.pd_pluse_state_0.en2 because it is equivalent to instance pd_pluse_top_0.pd_pluse_state_0.cs[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\qq_state.v:88:0:88:6:@W:BN132:@XP_MSG">qq_state.v(88)</a><!@TM:1611212460> | Removing sequential instance PLUSE_0.qq_state_0.Q3Q6_Q4Q5 because it is equivalent to instance PLUSE_0.qq_state_0.cs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\qq_state.v:88:0:88:6:@W:BN132:@XP_MSG">qq_state.v(88)</a><!@TM:1611212460> | Removing sequential instance PLUSE_0.qq_state_1.Q3Q6_Q4Q5 because it is equivalent to instance PLUSE_0.qq_state_1.cs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 185MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 154MB peak: 185MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 185MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 152MB peak: 185MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 185MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 185MB)

@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1611212460> | Retiming summary: 20 registers retimed to 72  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 20 registers retimed to 72

Original and Pipelined registers replaced by retiming :
		scalestate_0.timecount[0]
		scalestate_0.timecount[1]
		scalestate_0.timecount[2]
		scalestate_0.timecount[3]
		scalestate_0.timecount[4]
		scalestate_0.timecount[5]
		scalestate_0.timecount[6]
		scalestate_0.timecount[7]
		scalestate_0.timecount[8]
		scalestate_0.timecount[9]
		scalestate_0.timecount[10]
		scalestate_0.timecount[11]
		scalestate_0.timecount[12]
		scalestate_0.timecount[13]
		scalestate_0.timecount[14]
		scalestate_0.timecount[15]
		top_code_0.noise_start
		top_code_0.scale_start
		top_code_0.scan_start
		top_code_0.state_1ms_start

New registers created by retiming :
		scalestate_0.timecount_ret
		scalestate_0.timecount_ret_0
		scalestate_0.timecount_ret_1
		scalestate_0.timecount_ret_2
		scalestate_0.timecount_ret_3
		scalestate_0.timecount_ret_5
		scalestate_0.timecount_ret_6
		scalestate_0.timecount_ret_8
		scalestate_0.timecount_ret_9
		scalestate_0.timecount_ret_10
		scalestate_0.timecount_ret_12
		scalestate_0.timecount_ret_14
		scalestate_0.timecount_ret_15
		scalestate_0.timecount_ret_16
		scalestate_0.timecount_ret_17
		scalestate_0.timecount_ret_18
		scalestate_0.timecount_ret_19
		scalestate_0.timecount_ret_23
		scalestate_0.timecount_ret_26
		scalestate_0.timecount_ret_29
		scalestate_0.timecount_ret_33
		scalestate_0.timecount_ret_34
		scalestate_0.timecount_ret_36
		scalestate_0.timecount_ret_37
		scalestate_0.timecount_ret_39
		scalestate_0.timecount_ret_40
		scalestate_0.timecount_ret_41
		scalestate_0.timecount_ret_43
		scalestate_0.timecount_ret_44
		scalestate_0.timecount_ret_46
		scalestate_0.timecount_ret_47
		scalestate_0.timecount_ret_49
		scalestate_0.timecount_ret_50
		scalestate_0.timecount_ret_51
		scalestate_0.timecount_ret_52
		scalestate_0.timecount_ret_53
		scalestate_0.timecount_ret_54
		scalestate_0.timecount_ret_55
		scalestate_0.timecount_ret_56
		scalestate_0.timecount_ret_58
		scalestate_0.timecount_ret_59
		scalestate_0.timecount_ret_61
		scalestate_0.timecount_ret_63
		scalestate_0.timecount_ret_65
		scalestate_0.timecount_ret_67
		scalestate_0.timecount_ret_68
		scalestate_0.timecount_ret_69
		scalestate_0.timecount_ret_70
		scalestate_0.timecount_ret_71
		scalestate_0.timecount_ret_73
		scalestate_0.timecount_ret_74
		scalestate_0.timecount_ret_75
		scalestate_0.timecount_ret_76
		scalestate_0.timecount_ret_77
		scalestate_0.timecount_ret_78
		top_code_0.noise_start_ret
		top_code_0.noise_start_ret_2
		top_code_0.noise_start_ret_3
		top_code_0.scale_start_ret
		top_code_0.scale_start_ret_2
		top_code_0.scale_start_ret_3
		top_code_0.scale_start_ret_4
		top_code_0.scale_start_ret_5
		top_code_0.scan_start_ret
		top_code_0.scan_start_ret_2
		top_code_0.scan_start_ret_3
		top_code_0.scan_start_ret_4
		top_code_0.scan_start_ret_5
		top_code_0.state_1ms_start_ret
		top_code_0.state_1ms_start_ret_1
		top_code_0.state_1ms_start_ret_2
		top_code_0.state_1ms_start_ret_3


		#####   END RETIMING REPORT  #####


High Fanout Net Report
**********************

Driver Instance / Pin Name                          Fanout, notes                   
------------------------------------------------------------------------------------
GPMI_0.rst_n_module_0.rst_nr2 / Q                   239 : 38 asynchronous set/reset 
bri_dump_sw_0.reset_out / Q                         42 : 22 asynchronous set/reset  
top_code_0.pluse_rst / Q                            32                              
top_code_0.bridge_load / Q                          32                              
top_code_0.scan_rst / Q                             34                              
top_code_0.dds_load / Q                             72                              
top_code_0.change[0] / Q                            45                              
top_code_0.change[1] / Q                            43                              
top_code_0.noise_rst / Q                            25                              
n_acq_change_0.n_rst_n / Q                          46 : 25 asynchronous set/reset  
top_code_0.n_s_ctrl / Q                             49                              
s_acq_change_0.s_load / Q                           25                              
s_acq_change_0.s_rst / Q                            186 : 185 asynchronous set/reset
timer_top_0.state_switch_0.clk_en_scale / Q         35                              
top_code_0.scale_rst / Q                            155                             
top_code_0.scaledatain[0] / Q                       26                              
top_code_0.scaledatain[1] / Q                       26                              
top_code_0.scaledatain[2] / Q                       26                              
top_code_0.scaledatain[3] / Q                       26                              
top_code_0.scalechoice[0] / Q                       26                              
top_code_0.s_addchoice[0] / Q                       129                             
top_code_0.s_addchoice[1] / Q                       66                              
top_code_0.s_addchoice[2] / Q                       33                              
top_code_0.s_addchoice[4] / Q                       161                             
top_code_0.state_1ms_rst_n / Q                      37                              
scalestate_0.CS[6] / Q                              27                              
scalestate_0.CS[11] / Q                             33                              
DDS_0.dds_coder_0.i[0] / Q                          70                              
GPMI_0.tri_state_0.dataout_1_11 / Y                 25                              
GPMI_0.tri_state_0.dataout_1_12 / Y                 26                              
GPMI_0.tri_state_0.dataout_1_13 / Y                 27                              
GPMI_0.tri_state_0.dataout_1_14 / Y                 27                              
scalestate_0.un1_CS6_33_0 / Y                       61                              
scalestate_0.CS_srsts_i_o2[8] / Y                   29                              
bridge_div_0.clk_4f_en / Y                          25                              
DDS_0.dds_state_0.para_reg_100_e / Y                49                              
DDS_0.dds_state_0.para_reg_69_e / Y                 52                              
DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2_0_a2 / Y     37                              
====================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1611212460> | Promoting Net Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0_clk_add on CLKINT  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add_keep  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1611212460> | Promoting Net net_27 on CLKINT  I_93  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1611212460> | Promoting Net s_acq_change_0_s_rst on CLKINT  I_94  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1611212460> | Promoting Net top_code_0_s_addchoice[4] on CLKINT  I_95  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 185MB)

Replicating Combinational Instance DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2_0_a2, fanout 37 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_69_e, fanout 52 segments 3
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_100_e, fanout 49 segments 3
Replicating Combinational Instance bridge_div_0.clk_4f_en, fanout 25 segments 2
Replicating Combinational Instance scalestate_0.CS_srsts_i_o2[8], fanout 29 segments 2
Replicating Combinational Instance scalestate_0.un1_CS6_33_0, fanout 61 segments 3
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_14, fanout 27 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_13, fanout 27 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_12, fanout 26 segments 2
Replicating Combinational Instance GPMI_0.tri_state_0.dataout_1_11, fanout 25 segments 2
Replicating Sequential Instance DDS_0.dds_coder_0.i[0], fanout 71 segments 3
Replicating Sequential Instance scalestate_0.CS[11], fanout 33 segments 2
Replicating Sequential Instance scalestate_0.CS[6], fanout 27 segments 2
Replicating Sequential Instance top_code_0.state_1ms_rst_n, fanout 37 segments 2
Replicating Sequential Instance top_code_0.s_addchoice[2], fanout 33 segments 2
Replicating Sequential Instance top_code_0.s_addchoice[1], fanout 66 segments 3
Replicating Sequential Instance top_code_0.s_addchoice[0], fanout 129 segments 6
Replicating Sequential Instance top_code_0.scalechoice[0], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[3], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[2], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[1], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scaledatain[0], fanout 26 segments 2
Replicating Sequential Instance top_code_0.scale_rst, fanout 157 segments 7
Replicating Sequential Instance timer_top_0.state_switch_0.clk_en_scale, fanout 37 segments 2
Replicating Sequential Instance s_acq_change_0.s_load, fanout 25 segments 2
Replicating Sequential Instance top_code_0.n_s_ctrl, fanout 49 segments 3
Replicating Sequential Instance n_acq_change_0.n_rst_n, fanout 46 segments 2
Replicating Sequential Instance top_code_0.noise_rst, fanout 25 segments 2
Replicating Sequential Instance top_code_0.change[1], fanout 43 segments 2
Replicating Sequential Instance top_code_0.change[0], fanout 45 segments 2
Replicating Sequential Instance top_code_0.dds_load, fanout 77 segments 4
Replicating Sequential Instance top_code_0.scan_rst, fanout 34 segments 2
Replicating Sequential Instance top_code_0.bridge_load, fanout 32 segments 2
Replicating Sequential Instance top_code_0.pluse_rst, fanout 32 segments 2
Replicating Sequential Instance bri_dump_sw_0.reset_out, fanout 42 segments 2

Added 0 Buffers
Added 52 Cells via replication
	Added 39 Sequential Cells via replication
	Added 13 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 162MB peak: 185MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
8 non-gated/non-generated clock tree(s) driving 2257 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================================= Non-Gated/Non-Generated Clocks =============================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type                Fanout     Sample Instance                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:dds_clk_out@|E:scan_scale_sw_0.s_start@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       dds_clk_out                                                         port                              137        scan_scale_sw_0.s_start                                
<a href="@|S:ClockManagement_0@|E:topctrlchange_0.interupt@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       ClockManagement_0                                                   clock definition on hierarchy     1818       topctrlchange_0.interupt                               
<a href="@|S:Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enadd_RNIH9JE_0@|E:Signal_Noise_Acq_0.signal_acq_0.add_reg_4.addresult[19]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enadd_RNIH9JE_0     clock definition on CLKINT        164        Signal_Noise_Acq_0.signal_acq_0.add_reg_4.addresult[19]
<a href="@|S:ClockManagement_0.pllclk_0.GLA_keep@|E:ClockManagement_0.clk_10k_0.count[8]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       ClockManagement_0.pllclk_0.GLA_keep                                 clock definition on keepbuf       41         ClockManagement_0.clk_10k_0.count[8]                   
<a href="@|S:Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout_keep@|E:Signal_Noise_Acq_0.noise_acq_0.noiseclkctrl_0.en@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout_keep               clock definition on keepbuf       41         Signal_Noise_Acq_0.noise_acq_0.noiseclkctrl_0.en       
<a href="@|S:Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0@|E:Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0                        clock definition on hierarchy     32         Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]   
<a href="@|S:Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0@|E:Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enclk@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0                        clock definition on hierarchy     19         Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.enclk  
<a href="@|S:ClockManagement_0@|E:DSTimer_0.dump_sustain_timer_0.count[3]@|F:@syn_sample_clock_path1==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       ClockManagement_0                                                   clock definition on hierarchy     5          DSTimer_0.dump_sustain_timer_0.count[3]                
==========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 150MB peak: 185MB)

Writing Analyst data base E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\synwork\NMR_TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 185MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 159MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 158MB peak: 185MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1611212460> | Found inferred clock NMR_TOP|dds_clk_out with period 9.52ns. Please declare a user-defined clock on object "p:dds_clk_out"</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1611212460> | Found clock Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1611212460> | Found clock Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1611212460> | Found clock Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add with period 100.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1611212460> | Found clock Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout with period 50.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1611212460> | Found clock ClockManagement_0.clk_10k_0.clock_10khz with period 1000.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1611212460> | Found clock ClockManagement_0.pllclk_0.GLA with period 9.09ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jan 21 15:01:00 2021
#


Top view:               NMR_TOP
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\constraint\NMR_TOP_syn.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1611212460> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1611212460> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.535

                                                            Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                              Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.clk_10k_0.clock_10khz                     1.0 MHz       186.0 MHz     1000.000      5.377         994.623     declared     1MHz               
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     103.9 MHz     9.091         9.626         -0.535      declared     100MHz             
NMR_TOP|dds_clk_out                                         105.0 MHz     110.9 MHz     9.524         9.017         0.507       inferred     Inferred_clkgroup_0
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        20.0 MHz      113.3 MHz     50.000        8.828         20.586      declared     DSP                
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      118.6 MHz     50.000        8.429         20.786      declared     50MHz              
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      102.6 MHz     50.000        9.747         40.253      declared     8MHz               
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     10.0 MHz      26.3 MHz      100.000       38.007        30.997      declared     8MHz               
================================================================================================================================================================
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\constraint\nmr_top_syn.sdc:14:0:14:1:@W:MT548:@XP_MSG">nmr_top_syn.sdc(14)</a><!@TM:1611212460> | Source for clock ddsclkout not found in netlist. Run the constraint checker to verify if constraints are applied correctly.</font>





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.pllclk_0.GLA                           |  9.091       -0.535   |  9.091       7.783   |  4.545       2.239  |  4.546       0.860 
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  Diff grp    -        |  No paths    -       |  Diff grp    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.clk_10k_0.clock_10khz                  |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           NMR_TOP|dds_clk_out                                      |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  100.000     84.246   |  100.000     92.881  |  No paths    -      |  50.000      30.997
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  50.000      40.253   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      NMR_TOP|dds_clk_out                                      |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  50.000      41.800   |  50.000      41.703  |  No paths    -      |  25.000      20.786
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  No paths    -        |  50.000      41.703  |  No paths    -      |  25.000      20.586
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.clk_10k_0.clock_10khz                  |  1000.000    994.623  |  No paths    -       |  No paths    -      |  No paths    -     
NMR_TOP|dds_clk_out                                      ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
NMR_TOP|dds_clk_out                                      NMR_TOP|dds_clk_out                                      |  9.524       0.507    |  No paths    -       |  No paths    -      |  No paths    -     
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ClockManagement_0.clk_10k_0.clock_10khz</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                  Arrival            
Instance                                    Reference                                   Type     Pin     Net          Time        Slack  
                                            Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[1]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[1]     0.550       994.623
DSTimer_0.dump_sustain_timer_0.count[0]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[0]     0.550       994.646
DSTimer_0.dump_sustain_timer_0.count[2]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[2]     0.550       994.793
DSTimer_0.dump_sustain_timer_0.count[3]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[3]     0.550       994.925
=========================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                  Required            
Instance                                    Reference                                   Type     Pin     Net          Time         Slack  
                                            Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[1]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n1     999.572      994.623
DSTimer_0.dump_sustain_timer_0.count[2]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n2     999.572      994.623
DSTimer_0.dump_sustain_timer_0.count[3]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n3     999.572      994.623
DSTimer_0.dump_sustain_timer_0.count[0]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n0     999.572      994.687
DSTimer_0.dump_sustain_timer_0.start        ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       start11      999.572      996.008
==========================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:118523:120503:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.572

    - Propagation time:                      4.949
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.623

    Number of logic level(s):                4
    Starting point:                          DSTimer_0.dump_sustain_timer_0.count[1] / Q
    Ending point:                            DSTimer_0.dump_sustain_timer_0.count[1] / D
    The start point is clocked by            ClockManagement_0.clk_10k_0.clock_10khz [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.clk_10k_0.clock_10khz [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[1]                                DFN1      Q        Out     0.550     0.550       -         
count[1]                                                               Net       -        -       0.884     -           4         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.AND3B_Temp_0_inst     AND3B     B        In      -         1.434       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.AND3B_Temp_0_inst     AND3B     Y        Out     0.535     1.969       -         
Temp_0_net                                                             Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB             NAND2     A        In      -         2.209       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB             NAND2     Y        Out     0.365     2.574       -         
clr_cnt_p                                                              Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB_RNIVFTG     NOR3C     C        In      -         2.814       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB_RNIVFTG     NOR3C     Y        Out     0.479     3.293       -         
un1_clr_cnt_p                                                          Net       -        -       0.884     -           4         
DSTimer_0.dump_sustain_timer_0.count_RNO[1]                            XA1       C        In      -         4.177       -         
DSTimer_0.dump_sustain_timer_0.count_RNO[1]                            XA1       Y        Out     0.532     4.709       -         
count_n1                                                               Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.count[1]                                DFN1      D        In      -         4.949       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 5.377 is 2.889(53.7%) logic and 2.488(46.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: ClockManagement_0.pllclk_0.GLA</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                Arrival           
Instance                                    Reference                          Type       Pin     Net               Time        Slack 
                                            Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------
DUMP_0.dump_timer_0.count[1]                ClockManagement_0.pllclk_0.GLA     DFN1       Q       count_1[1]        0.550       -0.535
DUMP_0.dump_timer_0.count[0]                ClockManagement_0.pllclk_0.GLA     DFN1       Q       count_1[0]        0.550       -0.473
ClockManagement_0.long_timer_0.count[0]     ClockManagement_0.pllclk_0.GLA     DFN1E1     Q       count[0]          0.550       -0.419
top_code_0.state_1ms_start_ret_3            ClockManagement_0.pllclk_0.GLA     DFN1       Q       N_108_reto        0.550       -0.237
top_code_0.state_1ms_start_ret_2            ClockManagement_0.pllclk_0.GLA     DFN1       Q       un1_xa_4_reto     0.434       -0.200
======================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                             Starting                                                                 Required           
Instance                                     Reference                          Type       Pin     Net                Time         Slack 
                                             Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------
DUMP_0.dump_timer_0.count[11]                ClockManagement_0.pllclk_0.GLA     DFN1       D       count_n11          8.689        -0.535
ClockManagement_0.long_timer_0.count[11]     ClockManagement_0.pllclk_0.GLA     DFN1E1     D       count_n11          8.689        -0.419
timer_top_0.state_switch_0.dataout[1]        ClockManagement_0.pllclk_0.GLA     DFN1       D       dataout_RNO[1]     8.663        -0.237
timer_top_0.state_switch_0.dataout[2]        ClockManagement_0.pllclk_0.GLA     DFN1       D       dataout_RNO[2]     8.663        -0.237
timer_top_0.state_switch_0.dataout[3]        ClockManagement_0.pllclk_0.GLA     DFN1       D       dataout_RNO[3]     8.663        -0.237
=========================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:125092:128800:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.535

    Number of logic level(s):                11
    Starting point:                          DUMP_0.dump_timer_0.count[1] / Q
    Ending point:                            DUMP_0.dump_timer_0.count[11] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
DUMP_0.dump_timer_0.count[1]              DFN1      Q        Out     0.550     0.550       -         
count_1[1]                                Net       -        -       1.224     -           8         
DUMP_0.dump_timer_0.count_RNIFG5N[1]      NOR2B     B        In      -         1.774       -         
DUMP_0.dump_timer_0.count_RNIFG5N[1]      NOR2B     Y        Out     0.469     2.243       -         
count_c1                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNI8AO21[2]     NOR2B     A        In      -         2.531       -         
DUMP_0.dump_timer_0.count_RNI8AO21[2]     NOR2B     Y        Out     0.384     2.915       -         
count_c2                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNI25BE1[3]     NOR2B     A        In      -         3.203       -         
DUMP_0.dump_timer_0.count_RNI25BE1[3]     NOR2B     Y        Out     0.384     3.588       -         
count_c3                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIT0UP1[4]     NOR2B     A        In      -         3.876       -         
DUMP_0.dump_timer_0.count_RNIT0UP1[4]     NOR2B     Y        Out     0.384     4.260       -         
count_c4                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIPTG52[5]     NOR2B     A        In      -         4.548       -         
DUMP_0.dump_timer_0.count_RNIPTG52[5]     NOR2B     Y        Out     0.384     4.932       -         
count_c5                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIMR3H2[6]     NOR2B     A        In      -         5.221       -         
DUMP_0.dump_timer_0.count_RNIMR3H2[6]     NOR2B     Y        Out     0.384     5.605       -         
count_c6                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIKQMS2[7]     NOR2B     A        In      -         5.893       -         
DUMP_0.dump_timer_0.count_RNIKQMS2[7]     NOR2B     Y        Out     0.384     6.277       -         
count_c7                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIJQ983[8]     NOR2B     A        In      -         6.565       -         
DUMP_0.dump_timer_0.count_RNIJQ983[8]     NOR2B     Y        Out     0.384     6.950       -         
count_c8                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIJRSJ3[9]     NOR2B     A        In      -         7.238       -         
DUMP_0.dump_timer_0.count_RNIJRSJ3[9]     NOR2B     Y        Out     0.384     7.622       -         
count_c9                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNO_0[11]       NOR2B     B        In      -         7.910       -         
DUMP_0.dump_timer_0.count_RNO_0[11]       NOR2B     Y        Out     0.469     8.379       -         
N_52                                      Net       -        -       0.240     -           1         
DUMP_0.dump_timer_0.count_RNO[11]         AX1C      C        In      -         8.619       -         
DUMP_0.dump_timer_0.count_RNO[11]         AX1C      Y        Out     0.365     8.983       -         
count_n11                                 Net       -        -       0.240     -           1         
DUMP_0.dump_timer_0.count[11]             DFN1      D        In      -         9.224       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.626 is 5.328(55.3%) logic and 4.298(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.161
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.473

    Number of logic level(s):                11
    Starting point:                          DUMP_0.dump_timer_0.count[0] / Q
    Ending point:                            DUMP_0.dump_timer_0.count[11] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
DUMP_0.dump_timer_0.count[0]              DFN1      Q        Out     0.550     0.550       -         
count_1[0]                                Net       -        -       1.246     -           9         
DUMP_0.dump_timer_0.count_RNIFG5N[1]      NOR2B     A        In      -         1.796       -         
DUMP_0.dump_timer_0.count_RNIFG5N[1]      NOR2B     Y        Out     0.384     2.181       -         
count_c1                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNI8AO21[2]     NOR2B     A        In      -         2.469       -         
DUMP_0.dump_timer_0.count_RNI8AO21[2]     NOR2B     Y        Out     0.384     2.853       -         
count_c2                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNI25BE1[3]     NOR2B     A        In      -         3.141       -         
DUMP_0.dump_timer_0.count_RNI25BE1[3]     NOR2B     Y        Out     0.384     3.525       -         
count_c3                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIT0UP1[4]     NOR2B     A        In      -         3.814       -         
DUMP_0.dump_timer_0.count_RNIT0UP1[4]     NOR2B     Y        Out     0.384     4.198       -         
count_c4                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIPTG52[5]     NOR2B     A        In      -         4.486       -         
DUMP_0.dump_timer_0.count_RNIPTG52[5]     NOR2B     Y        Out     0.384     4.870       -         
count_c5                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIMR3H2[6]     NOR2B     A        In      -         5.158       -         
DUMP_0.dump_timer_0.count_RNIMR3H2[6]     NOR2B     Y        Out     0.384     5.543       -         
count_c6                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIKQMS2[7]     NOR2B     A        In      -         5.831       -         
DUMP_0.dump_timer_0.count_RNIKQMS2[7]     NOR2B     Y        Out     0.384     6.215       -         
count_c7                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIJQ983[8]     NOR2B     A        In      -         6.503       -         
DUMP_0.dump_timer_0.count_RNIJQ983[8]     NOR2B     Y        Out     0.384     6.887       -         
count_c8                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNIJRSJ3[9]     NOR2B     A        In      -         7.176       -         
DUMP_0.dump_timer_0.count_RNIJRSJ3[9]     NOR2B     Y        Out     0.384     7.560       -         
count_c9                                  Net       -        -       0.288     -           2         
DUMP_0.dump_timer_0.count_RNO_0[11]       NOR2B     B        In      -         7.848       -         
DUMP_0.dump_timer_0.count_RNO_0[11]       NOR2B     Y        Out     0.469     8.316       -         
N_52                                      Net       -        -       0.240     -           1         
DUMP_0.dump_timer_0.count_RNO[11]         AX1C      C        In      -         8.557       -         
DUMP_0.dump_timer_0.count_RNO[11]         AX1C      Y        Out     0.365     8.921       -         
count_n11                                 Net       -        -       0.240     -           1         
DUMP_0.dump_timer_0.count[11]             DFN1      D        In      -         9.161       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.564 is 5.244(54.8%) logic and 4.320(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.091
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.689

    - Propagation time:                      9.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.420

    Number of logic level(s):                11
    Starting point:                          ClockManagement_0.long_timer_0.count[0] / Q
    Ending point:                            ClockManagement_0.long_timer_0.count[11] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
ClockManagement_0.long_timer_0.count[0]              DFN1E1     Q        Out     0.550     0.550       -         
count[0]                                             Net        -        -       0.884     -           4         
ClockManagement_0.long_timer_0.count_RNI9RKR[1]      NOR2B      B        In      -         1.434       -         
ClockManagement_0.long_timer_0.count_RNI9RKR[1]      NOR2B      Y        Out     0.469     1.903       -         
count_c1                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNIFAF91[2]     NOR2B      A        In      -         2.191       -         
ClockManagement_0.long_timer_0.count_RNIFAF91[2]     NOR2B      Y        Out     0.384     2.575       -         
count_c2                                             Net        -        -       0.602     -           3         
ClockManagement_0.long_timer_0.count_RNIMQ9N1[3]     NOR2B      A        In      -         3.177       -         
ClockManagement_0.long_timer_0.count_RNIMQ9N1[3]     NOR2B      Y        Out     0.384     3.562       -         
count_c3                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNIUB452[4]     NOR2B      A        In      -         3.850       -         
ClockManagement_0.long_timer_0.count_RNIUB452[4]     NOR2B      Y        Out     0.384     4.234       -         
count_c4                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNI7UUI2[5]     NOR2B      A        In      -         4.522       -         
ClockManagement_0.long_timer_0.count_RNI7UUI2[5]     NOR2B      Y        Out     0.384     4.906       -         
count_c5                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNIHHP03[6]     NOR2B      A        In      -         5.195       -         
ClockManagement_0.long_timer_0.count_RNIHHP03[6]     NOR2B      Y        Out     0.384     5.579       -         
count_c6                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNIS5KE3[7]     NOR2B      A        In      -         5.867       -         
ClockManagement_0.long_timer_0.count_RNIS5KE3[7]     NOR2B      Y        Out     0.384     6.251       -         
count_c7                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNI8RES3[8]     NOR2B      A        In      -         6.539       -         
ClockManagement_0.long_timer_0.count_RNI8RES3[8]     NOR2B      Y        Out     0.384     6.924       -         
count_c8                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNILH9A4[9]     NOR2B      A        In      -         7.212       -         
ClockManagement_0.long_timer_0.count_RNILH9A4[9]     NOR2B      Y        Out     0.384     7.596       -         
count_c9                                             Net        -        -       0.288     -           2         
ClockManagement_0.long_timer_0.count_RNO_0[11]       NOR2B      A        In      -         7.884       -         
ClockManagement_0.long_timer_0.count_RNO_0[11]       NOR2B      Y        Out     0.384     8.268       -         
count_c10                                            Net        -        -       0.240     -           1         
ClockManagement_0.long_timer_0.count_RNO[11]         XA1        A        In      -         8.508       -         
ClockManagement_0.long_timer_0.count_RNO[11]         XA1        Y        Out     0.359     8.868       -         
count_n11                                            Net        -        -       0.240     -           1         
ClockManagement_0.long_timer_0.count[11]             DFN1E1     D        In      -         9.108       -         
=================================================================================================================
Total path delay (propagation time + setup) of 9.510 is 5.238(55.1%) logic and 4.272(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.091
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.663

    - Propagation time:                      8.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.237

    Number of logic level(s):                8
    Starting point:                          top_code_0.state_1ms_start_ret_3 / Q
    Ending point:                            timer_top_0.state_switch_0.dataout[11] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                 Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
top_code_0.state_1ms_start_ret_3                     DFN1      Q        Out     0.550     0.550       -         
N_108_reto                                           Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_ret_2_RNIPLG71            MX2       S        In      -         0.790       -         
top_code_0.state_1ms_start_ret_2_RNIPLG71            MX2       Y        Out     0.358     1.149       -         
N_793_reto                                           Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_ret_1_RNIRKNJ1            NOR2B     A        In      -         1.389       -         
top_code_0.state_1ms_start_ret_1_RNIRKNJ1            NOR2B     Y        Out     0.365     1.753       -         
top_code_0_state_1ms_start                           Net       -        -       1.327     -           11        
timer_top_0.state_switch_0.state_start5_0_0_a2_4     NOR3A     C        In      -         3.080       -         
timer_top_0.state_switch_0.state_start5_0_0_a2_4     NOR3A     Y        Out     0.479     3.559       -         
N_284                                                Net       -        -       0.288     -           2         
timer_top_0.state_switch_0.state_start5_0_0_a2_6     NOR2A     A        In      -         3.847       -         
timer_top_0.state_switch_0.state_start5_0_0_a2_6     NOR2A     Y        Out     0.469     4.316       -         
N_286                                                Net       -        -       0.288     -           2         
timer_top_0.state_switch_0.state_start5_0_0_a2_1     AND2      A        In      -         4.604       -         
timer_top_0.state_switch_0.state_start5_0_0_a2_1     AND2      Y        Out     0.384     4.988       -         
N_295                                                Net       -        -       1.690     -           18        
timer_top_0.state_switch_0.dataout_RNO_4[11]         NOR2B     B        In      -         6.678       -         
timer_top_0.state_switch_0.dataout_RNO_4[11]         NOR2B     Y        Out     0.469     7.146       -         
N_196                                                Net       -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout_RNO_2[11]         AO1       C        In      -         7.387       -         
timer_top_0.state_switch_0.dataout_RNO_2[11]         AO1       Y        Out     0.472     7.859       -         
dataout_0_0_0_2[11]                                  Net       -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout_RNO[11]           OR3       C        In      -         8.099       -         
timer_top_0.state_switch_0.dataout_RNO[11]           OR3       Y        Out     0.561     8.660       -         
dataout_RNO[11]                                      Net       -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout[11]               DFN1      D        In      -         8.900       -         
================================================================================================================
Total path delay (propagation time + setup) of 9.328 is 4.535(48.6%) logic and 4.793(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.091
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.663

    - Propagation time:                      8.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.237

    Number of logic level(s):                8
    Starting point:                          top_code_0.state_1ms_start_ret_3 / Q
    Ending point:                            timer_top_0.state_switch_0.dataout[1] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                 Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
top_code_0.state_1ms_start_ret_3                     DFN1      Q        Out     0.550     0.550       -         
N_108_reto                                           Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_ret_2_RNIPLG71            MX2       S        In      -         0.790       -         
top_code_0.state_1ms_start_ret_2_RNIPLG71            MX2       Y        Out     0.358     1.149       -         
N_793_reto                                           Net       -        -       0.240     -           1         
top_code_0.state_1ms_start_ret_1_RNIRKNJ1            NOR2B     A        In      -         1.389       -         
top_code_0.state_1ms_start_ret_1_RNIRKNJ1            NOR2B     Y        Out     0.365     1.753       -         
top_code_0_state_1ms_start                           Net       -        -       1.327     -           11        
timer_top_0.state_switch_0.state_start5_0_0_a2_4     NOR3A     C        In      -         3.080       -         
timer_top_0.state_switch_0.state_start5_0_0_a2_4     NOR3A     Y        Out     0.479     3.559       -         
N_284                                                Net       -        -       0.288     -           2         
timer_top_0.state_switch_0.state_start5_0_0_a2_6     NOR2A     A        In      -         3.847       -         
timer_top_0.state_switch_0.state_start5_0_0_a2_6     NOR2A     Y        Out     0.469     4.316       -         
N_286                                                Net       -        -       0.288     -           2         
timer_top_0.state_switch_0.state_start5_0_0_a2_2     AND2      A        In      -         4.604       -         
timer_top_0.state_switch_0.state_start5_0_0_a2_2     AND2      Y        Out     0.384     4.988       -         
N_296                                                Net       -        -       1.690     -           18        
timer_top_0.state_switch_0.dataout_RNO_4[1]          NOR2B     B        In      -         6.678       -         
timer_top_0.state_switch_0.dataout_RNO_4[1]          NOR2B     Y        Out     0.469     7.146       -         
N_235                                                Net       -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout_RNO_2[1]          AO1       C        In      -         7.387       -         
timer_top_0.state_switch_0.dataout_RNO_2[1]          AO1       Y        Out     0.472     7.859       -         
dataout_0_0_0_2[1]                                   Net       -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout_RNO[1]            OR3       C        In      -         8.099       -         
timer_top_0.state_switch_0.dataout_RNO[1]            OR3       Y        Out     0.561     8.660       -         
dataout_RNO[1]                                       Net       -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout[1]                DFN1      D        In      -         8.900       -         
================================================================================================================
Total path delay (propagation time + setup) of 9.328 is 4.535(48.6%) logic and 4.793(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: NMR_TOP|dds_clk_out</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                      Arrival          
Instance                                  Reference               Type         Pin     Net              Time        Slack
                                          Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[9]     NMR_TOP|dds_clk_out     DFN1C0       Q       count_1[9]       0.550       0.507
sd_acq_top_0.sd_sacq_timer_0.count[0]     NMR_TOP|dds_clk_out     DFN1C0       Q       count_10[0]      0.550       0.589
sd_acq_top_0.sd_sacq_timer_0.count[7]     NMR_TOP|dds_clk_out     DFN1C0       Q       count_3_0[7]     0.550       0.864
PLUSE_0.bri_timer_0.count[1]              NMR_TOP|dds_clk_out     DFN1E1C0     Q       count_8[1]       0.434       0.925
PLUSE_0.bri_timer_0.count[0]              NMR_TOP|dds_clk_out     DFN1C0       Q       count_8[0]       0.434       1.008
=========================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                       Starting                                                  Required          
Instance                               Reference               Type       Pin     Net            Time         Slack
                                       Clock                                                                       
-------------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_coder_0.i[9]      NMR_TOP|dds_clk_out     DFN1       D       i_RNO[9]       9.121        0.507
sd_acq_top_0.sd_sacq_coder_0.i[10]     NMR_TOP|dds_clk_out     DFN1       D       i_RNO[10]      9.121        0.507
sd_acq_top_0.sd_sacq_coder_0.i[8]      NMR_TOP|dds_clk_out     DFN1       D       i_RNO_0[8]     9.121        0.568
PLUSE_0.bri_timer_0.count[0]           NMR_TOP|dds_clk_out     DFN1C0     D       count_e0       9.121        0.925
bridge_div_0.count[5]                  NMR_TOP|dds_clk_out     DFN1C0     D       count_5[5]     9.121        1.034
===================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:153094:156388:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.524
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.121

    - Propagation time:                      8.614
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.507

    Number of logic level(s):                8
    Starting point:                          sd_acq_top_0.sd_sacq_timer_0.count[9] / Q
    Ending point:                            sd_acq_top_0.sd_sacq_coder_0.i[9] / D
    The start point is clocked by            NMR_TOP|dds_clk_out [rising] on pin CLK
    The end   point is clocked by            NMR_TOP|dds_clk_out [rising] on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                        Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[9]                       DFN1C0     Q        Out     0.550     0.550       -         
count_1[9]                                                  Net        -        -       1.489     -           12        
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI9AN5[9]       XOR2       B        In      -         2.039       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI9AN5[9]       XOR2       Y        Out     0.700     2.739       -         
i_reg18_9[0]                                                Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI02EB[0]       XO1        C        In      -         2.979       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI02EB[0]       XO1        Y        Out     0.257     3.236       -         
i_reg18_NE_7[0]                                             Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIMRID1[0]      OR3        C        In      -         3.476       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIMRID1[0]      OR3        Y        Out     0.510     3.986       -         
i_reg18_NE_11[0]                                            Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIKV5R2[1]      OR3        C        In      -         4.226       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIKV5R2[1]      OR3        Y        Out     0.510     4.736       -         
i_reg18_NE_13[0]                                            Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIV5JJ9[1]      OR2        B        In      -         4.976       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIV5JJ9[1]      OR2        Y        Out     0.384     5.361       -         
i_reg18_NE[0]                                               Net        -        -       0.884     -           4         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNIDL47Q[10]     OR3C       A        In      -         6.244       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNIDL47Q[10]     OR3C       Y        Out     0.392     6.636       -         
un1_count_6                                                 Net        -        -       0.288     -           2         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data4_RNIRVHD61[2]     OR2A       B        In      -         6.925       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data4_RNIRVHD61[2]     OR2A       Y        Out     0.483     7.407       -         
un1_count_8                                                 Net        -        -       0.602     -           3         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3B      C        In      -         8.010       -         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3B      Y        Out     0.365     8.374       -         
i_RNO[9]                                                    Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.i[9]                           DFN1       D        In      -         8.614       -         
========================================================================================================================
Total path delay (propagation time + setup) of 9.017 is 4.553(50.5%) logic and 4.464(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25></a>Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                                 Arrival           
Instance                                                 Reference                                                Type       Pin     Net          Time        Slack 
                                                         Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[10]     0.488       20.586
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[8]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[8]      0.488       20.607
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[9]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[9]      0.488       20.626
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[11]     0.488       20.766
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[0]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[0]      0.488       22.583
====================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                         Required           
Instance                                          Reference                                                Type          Pin     Net               Time         Slack 
                                                  Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_0_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_1_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_2_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_3_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_4_net     24.825       20.607
======================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:161755:163339:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.825

    - Propagation time:                      4.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.586

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / REN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [rising] on pin RCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr[10]                                                           Net           -        -       1.140     -           7         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          B        In      -         1.628       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          Y        Out     0.483     2.110       -         
NOR2_3_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         B        In      -         2.994       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         Y        Out     0.386     3.380       -         
ENABLE_ADDRB_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           A        In      -         3.620       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           Y        Out     0.379     3.999       -         
BLKB_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     REN      In      -         4.239       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.414 is 1.911(43.3%) logic and 2.504(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29></a>Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                               Arrival           
Instance                                                 Reference                                            Type       Pin     Net            Time        Slack 
                                                         Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[10]     0.488       20.786
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[9]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[9]      0.488       20.794
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[8]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[8]      0.488       20.806
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[11]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[11]     0.488       20.894
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[0]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[0]      0.488       22.584
==================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                     Required           
Instance                                          Reference                                            Type          Pin     Net               Time         Slack 
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_0_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_1_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_2_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_3_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_4_net     24.909       20.786
==================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:168644:170228:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.948

    - Propagation time:                      4.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.786

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / WEN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [rising] on pin WCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr_0[10]                                                         Net           -        -       1.063     -           6         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          B        In      -         1.551       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          Y        Out     0.483     2.034       -         
NOR2_1_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         B        In      -         2.918       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         Y        Out     0.386     3.303       -         
ENABLE_ADDRA_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           A        In      -         3.543       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           Y        Out     0.379     3.922       -         
BLKA_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     WEN      In      -         4.162       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.214 is 1.787(42.4%) logic and 2.427(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                                   Arrival           
Instance                                                      Reference                                               Type         Pin     Net           Time        Slack 
                                                              Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[1]      0.550       40.253
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[2]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[2]      0.550       40.304
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       Q       count[0]      0.550       40.360
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[14]     0.550       41.013
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[6]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     Q       count[6]      0.550       41.080
===========================================================================================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                                              Starting                                                                                      Required           
Instance                                                      Reference                                               Type         Pin     Net              Time         Slack 
                                                              Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     D       count_n15        49.598       40.253
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       count_RNO[0]     49.598       40.393
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     D       count_n14        49.598       40.613
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.entop         Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       entop_RNO        49.598       40.789
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E0C0     E       enclk8           49.546       41.281
===============================================================================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:175783:179428:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 40.253

    Number of logic level(s):                8
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]               DFN1E0C0     Q        Out     0.550     0.550       -         
count[1]                                                               Net          -        -       1.140     -           7         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5L7O[2]       NOR3C        B        In      -         1.690       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5L7O[2]       NOR3C        Y        Out     0.453     2.143       -         
count_c2                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIOTC81[4]      NOR3C        B        In      -         2.745       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIOTC81[4]      NOR3C        Y        Out     0.453     3.198       -         
count_c4                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIFAIO1[5]      NOR3C        B        In      -         3.801       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIFAIO1[5]      NOR3C        Y        Out     0.453     4.253       -         
count_c6                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIARN82[8]      NOR3C        B        In      -         4.856       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIARN82[8]      NOR3C        Y        Out     0.453     5.309       -         
count_c8                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIGIDR2[9]      NOR3C        B        In      -         5.911       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIGIDR2[9]      NOR3C        Y        Out     0.453     6.364       -         
count_c10                                                              Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI1GJG3[12]     NOR3C        B        In      -         6.966       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI1GJG3[12]     NOR3C        Y        Out     0.453     7.419       -         
count_c12                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIBG6R3[13]     NOR2B        A        In      -         7.708       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIBG6R3[13]     NOR2B        Y        Out     0.384     8.092       -         
count_c13                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         B        In      -         8.380       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         Y        Out     0.724     9.104       -         
count_n15                                                              Net          -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]              DFN1E0C0     D        In      -         9.344       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 9.747 is 4.779(49.0%) logic and 4.968(51.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37></a>Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                                                          Arrival           
Instance                                                   Reference                                                   Type       Pin     Net                Time        Slack 
                                                           Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[1]         0.488       30.997
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[2]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[2]         0.488       31.005
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[3]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[3]         0.488       31.108
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0P0     Q       addrout[0]         0.488       31.197
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.addresult[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_3[0]     0.434       84.246
===============================================================================================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                                                                                  Required           
Instance                                                    Reference                                                   Type       Pin     Net                        Time         Slack 
                                                            Clock                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y_1     49.598       30.997
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y       49.598       31.005
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       m41_1                      49.598       31.356
Signal_Noise_Acq_0.signal_acq_0.add_reg_2.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       m41                        49.598       31.364
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y_0     49.598       31.434
=========================================================================================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srr:srsfE:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP.srs:fp:185161:193741:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      18.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 30.997

    Number of logic level(s):                19
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.add_reg_3.addresult[19] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1]                           DFN0C0     Q        Out     0.488     0.488       -         
addrout[1]                                                                       Net        -        -       1.224     -           8         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_datafive_2                  NOR2       B        In      -         1.712       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_datafive_2                  NOR2       Y        Out     0.483     2.195       -         
un2_datafive_2                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_datafour                    NOR2B      B        In      -         2.483       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.un2_datafour                    NOR2B      Y        Out     0.386     2.869       -         
un2_datafour                                                                     Net        -        -       1.521     -           13        
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m1                       NOR3C      A        In      -         4.390       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m1                       NOR3C      Y        Out     0.392     4.782       -         
N_2_i                                                                            Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m4                       MIN3       B        In      -         5.070       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m4                       MIN3       Y        Out     0.735     5.805       -         
i2_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m7                       AO18       B        In      -         6.093       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m7                       AO18       Y        Out     0.532     6.625       -         
i4_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m10                      AO18       B        In      -         6.913       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m10                      AO18       Y        Out     0.532     7.445       -         
i6_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m13                      AO18       B        In      -         7.733       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m13                      AO18       Y        Out     0.532     8.265       -         
i8_mux                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m16                      AO18       B        In      -         8.554       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m16                      AO18       Y        Out     0.532     9.086       -         
i10_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m19                      AO18       B        In      -         9.374       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m19                      AO18       Y        Out     0.532     9.906       -         
i12_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m22                      AO18       B        In      -         10.194      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m22                      AO18       Y        Out     0.532     10.726      -         
i14_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m25                      AO18       B        In      -         11.015      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m25                      AO18       Y        Out     0.532     11.547      -         
i16_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m28                      AO18       B        In      -         11.835      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m28                      AO18       Y        Out     0.532     12.367      -         
i18_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m31                      AO18       B        In      -         12.655      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m31                      AO18       Y        Out     0.532     13.187      -         
i20_mux                                                                          Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m34                      AO18       B        In      -         13.475      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m34                      AO18       Y        Out     0.532     14.008      -         
i22_mux                                                                          Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m36                      NOR3B      C        In      -         14.610      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m36                      NOR3B      Y        Out     0.365     14.975      -         
N_37_i                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m37                      NOR2B      A        In      -         15.263      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m37                      NOR2B      Y        Out     0.365     15.627      -         
N_38_i                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m38                      NOR2B      A        In      -         15.916      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m38                      NOR2B      Y        Out     0.365     16.280      -         
N_39_i                                                                           Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m40                      NOR3C      B        In      -         16.883      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.m40                      NOR3C      Y        Out     0.466     17.349      -         
N_41_i                                                                           Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.ADD_20x20_slow_I19_Y     AX1C       B        In      -         17.637      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.un3_addresult.ADD_20x20_slow_I19_Y     AX1C       Y        Out     0.724     18.361      -         
ADD_20x20_slow_I19_Y_1                                                           Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_3.addresult[19]                          DFN1C0     D        In      -         18.601      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 19.003 is 10.490(55.2%) logic and 8.513(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 158MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 158MB peak: 185MB)

--------------------------------------------------------------------------------
Target Part: A3P1000_FBGA144_-2
<a name=cellReport41></a>Report for cell NMR_TOP.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    68      1.0       68.0
             AND2A    19      1.0       19.0
              AND3   129      1.0      129.0
             AND3B     1      1.0        1.0
               AO1   145      1.0      145.0
              AO18    42      1.0       42.0
              AO1A    84      1.0       84.0
              AO1B    21      1.0       21.0
              AO1C    77      1.0       77.0
              AO1D     8      1.0        8.0
              AOI1    15      1.0       15.0
             AOI1A    15      1.0       15.0
             AOI1B     9      1.0        9.0
               AX1     8      1.0        8.0
              AX1A     1      1.0        1.0
              AX1C   115      1.0      115.0
              BUFF    19      1.0       19.0
            CLKINT     4      0.0        0.0
               GND   108      0.0        0.0
               INV     8      1.0        8.0
              MAJ3     3      1.0        3.0
              MIN3     5      1.0        5.0
               MX2   634      1.0      634.0
              MX2A    65      1.0       65.0
              MX2B    32      1.0       32.0
              MX2C    12      1.0       12.0
             NAND2    33      1.0       33.0
            NAND3A    24      1.0       24.0
              NOR2    61      1.0       61.0
             NOR2A   352      1.0      352.0
             NOR2B   671      1.0      671.0
              NOR3    87      1.0       87.0
             NOR3A   135      1.0      135.0
             NOR3B   217      1.0      217.0
             NOR3C   248      1.0      248.0
               OA1    39      1.0       39.0
              OA1A    17      1.0       17.0
              OA1B    35      1.0       35.0
              OA1C    15      1.0       15.0
              OAI1     8      1.0        8.0
               OR2    96      1.0       96.0
              OR2A   103      1.0      103.0
              OR2B    27      1.0       27.0
               OR3   219      1.0      219.0
              OR3A    17      1.0       17.0
              OR3B    11      1.0       11.0
              OR3C     4      1.0        4.0
               PLL     1      0.0        0.0
               VCC   108      0.0        0.0
               XA1    62      1.0       62.0
              XA1A     8      1.0        8.0
              XA1B     1      1.0        1.0
              XA1C    25      1.0       25.0
             XNOR2   136      1.0      136.0
             XNOR3    43      1.0       43.0
               XO1   104      1.0      104.0
              XOR2   422      1.0      422.0
              XOR3    14      1.0       14.0


              DFI0     1      1.0        1.0
              DFN0     1      1.0        1.0
            DFN0C0    27      1.0       27.0
            DFN0P0     1      1.0        1.0
              DFN1   583      1.0      583.0
            DFN1C0   220      1.0      220.0
            DFN1E0   109      1.0      109.0
          DFN1E0C0    17      1.0       17.0
            DFN1E1  1230      1.0     1230.0
          DFN1E1C0    25      1.0       25.0
            DFN1P0    11      1.0       11.0
         RAM512X18    16      0.0        0.0
                   -----          ----------
             TOTAL  7231              6994.0


  IO Cell usage:
              cell count
             BIBUF    16
             INBUF    38
            OUTBUF    42
                   -----
             TOTAL    96


Core Cells         : 6994 of 24576 (28%)
IO Cells           : 96

  RAM/ROM Usage Summary
Block Rams : 16 of 32 (50%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 37MB peak: 185MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Thu Jan 21 15:01:00 2021

###########################################################]

</pre></samp></body></html>
