Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	comm/U108/B2 comm/U108/ZN core/U196/A2 core/U196/ZN core/U307/I core/U307/ZN core/U316/A2 core/U316/ZN comm/U32/I comm/U32/ZN 
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'comm/U108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'comm/U108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'comm/U108'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Thu Dec 11 01:43:48 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: comm/uart0/receiver/rx_data_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core/cmdr/trig_pos_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  comm/uart0/receiver/rx_data_reg[7]/CP (DFQD1BWP)        0.00       0.00 r
  comm/uart0/receiver/rx_data_reg[7]/Q (DFQD1BWP)         0.12       0.12 f
  comm/cmd[7] (UART_comm)                                 0.00       0.12 f
  core/cmd[7] (dig_core)                                  0.00       0.12 f
  core/U532/Z (MUX2D1BWP)                                 0.06       0.18 f
  core/cmdr/trig_pos_reg[7]/D (DFCNQD1BWP)                0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  core/cmdr/trig_pos_reg[7]/CP (DFCNQD1BWP)               0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Thu Dec 11 01:43:48 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: core/cmdr/dump_channel_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comm/uart0/transmitter/data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/cmdr/dump_channel_reg[0]/CP (DFCNQD1BWP)           0.00       0.00 r
  core/cmdr/dump_channel_reg[0]/Q (DFCNQD1BWP)            0.13       0.13 r
  core/U238/ZN (INVD1BWP)                                 0.02       0.15 f
  core/U239/ZN (ND2D1BWP)                                 0.03       0.18 r
  core/U240/ZN (INVD2BWP)                                 0.03       0.20 f
  core/U248/Z (AO222D4BWP)                                0.12       0.32 f
  core/U256/CO (FA1D1BWP)                                 0.13       0.46 f
  core/U263/CO (FA1D1BWP)                                 0.06       0.52 f
  core/U269/CO (FA1D1BWP)                                 0.06       0.58 f
  core/U284/CO (FA1D1BWP)                                 0.06       0.65 f
  core/U292/CO (FA1D1BWP)                                 0.06       0.71 f
  core/U280/CO (FA1D1BWP)                                 0.06       0.77 f
  core/U267/CO (FA1D1BWP)                                 0.07       0.84 f
  core/U250/ZN (CKND2BWP)                                 0.02       0.86 r
  core/U251/ZN (CKND2D3BWP)                               0.02       0.88 f
  core/U117/ZN (IOA21D1BWP)                               0.05       0.94 f
  core/U116/ZN (INVD1BWP)                                 0.05       0.99 r
  core/U115/ZN (NR2XD1BWP)                                0.03       1.02 f
  core/mult_x_90/U34/COX (CMPE42D1BWP)                    0.14       1.15 f
  core/mult_x_90/U29/COX (CMPE42D1BWP)                    0.13       1.29 f
  core/mult_x_90/U25/S (CMPE42D1BWP)                      0.24       1.53 f
  core/U508/CO (FA1D1BWP)                                 0.13       1.66 f
  core/U605/CO (FA1D1BWP)                                 0.06       1.73 f
  core/U513/CO (FA1D2BWP)                                 0.07       1.80 f
  core/U29/ZN (IND2D1BWP)                                 0.03       1.83 r
  core/U351/ZN (ND3D3BWP)                                 0.03       1.86 f
  core/U607/CO (FA1D1BWP)                                 0.06       1.93 f
  core/U518/CO (FA1D1BWP)                                 0.06       1.99 f
  core/U507/CO (FA1D1BWP)                                 0.06       2.05 f
  core/U33/ZN (ND2D2BWP)                                  0.03       2.08 r
  core/U356/ZN (CKND2D4BWP)                               0.02       2.11 f
  core/U609/Z (AO211D1BWP)                                0.10       2.21 f
  core/resp_data[5] (dig_core)                            0.00       2.21 f
  comm/tx_data[5] (UART_comm)                             0.00       2.21 f
  comm/U158/Z (AO222D1BWP)                                0.13       2.33 f
  comm/uart0/transmitter/data_reg[5]/D (DFQD1BWP)         0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  comm/uart0/transmitter/data_reg[5]/CP (DFQD1BWP)        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
