# Synchronous_Dynamic_Random_Access_Memory
Single SDRAM chip verilog modeling project
