// flash_attn.cu — memra hand-written FlashAttention for RTX 5090 (sm_120a).
//
// Built ENTIRELY on the validated m16n8k16 bf16 mma primitives from /tmp/qkpv_test.cu
// (qk_test rel=6.33e-7, pv_test rel=8.10e-8 on the 5090; compute-sanitizer clean).
// Those two kernels ARE the inner GEMMs here, unchanged. This file wires them into
// the FA-2 online-softmax loop and adds GQA + causal + the decode split-K path.
//
// LAYOUT (matches sdpa_naive_f32 oracle, kernels.cu:99):
//   Q : [head_dim, n_head,    T   ]  head_dim fastest  -> element (qt,head,d) at ((qt*n_head+head)*head_dim + d)
//   K : [head_dim, n_head_kv, T_kv]  head_dim fastest  -> element (t, kvh, d)  at ((t *n_head_kv+kvh)*head_dim + d)
//   V : same shape as K
//   O : [head_dim, n_head,    T   ]  head_dim fastest (same as Q)
//   GQA   : kv_head = head / (n_head / n_head_kv)
//   causal: q_pos = (T_kv - T) + qt ; key t is masked when t > q_pos
//   head_dim = 256 (qwen35), scale = 1/16.
//
// WHY THIS IS CORRECT BY CONSTRUCTION (the 6 FA-v1 review bugs, all addressed):
//   C1 per-lane ldmatrix address      : the ported ld_A/ld_B/ld_A_trans bake the
//                                        per-LANE offset in (mma.cuh:834/790/891). VALIDATED.
//   C2 register pressure (>200/thread) : O accumulator (256 f32 / q-row) lives in
//                                        SHARED MEMORY (sO), NOT registers. The QK
//                                        score tile S (16x Bk) is the only big tile
//                                        and it is consumed immediately. Q is re-read
//                                        from smem via ldmatrix each KV tile (never
//                                        held in 64 regs). Footprint stays small.
//   C3 PV V-transpose                  : V is fed to PV's B operand via ld_A_trans
//                                        (the x4.trans loader + the {x0,x2}/{x1,x3}
//                                        register pairing). VALIDATED in pv_test.
//   C4 P->A repack is NOT free         : after softmax we WRITE P back to shared
//                                        memory (sP, bf16) and RE-LDMATRIX it for PV
//                                        via ld_A. This is the SMEM ROUND-TRIP the
//                                        review demands — no movmatrix games, the PV
//                                        operand layout is produced by ld_A reading
//                                        sP exactly as the validated pv_test does.
//   C5 K B-operand layout              : K is stored [key][d] head_dim-fastest which
//                                        is exactly ld_B's [n=key][k=d] source. VALIDATED.
//   C6 decode log2 offset              : exp2f used for fast-exp, exp(x)=exp2(x*LOG2E).
//                                        FA-v1's bug was adding a 2.079*ln2 constant in the
//                                        log2 domain. Here NO such bias is ever added: the
//                                        online-softmax recurrence (m_new = max, alpha =
//                                        exp2((m_prev-m_new)*LOG2E), p = exp2((s-m_new)*
//                                        LOG2E)) is exact and self-normalizing — any base
//                                        offset would cancel in the l_i ratio. If one ever
//                                        re-introduces a per-reduction-width bias it must be
//                                        log2(width) (e.g. log2(8)=3.0), NEVER 2.079.
//
// PERF NOTE: this is the CORRECTNESS-FIRST FA assembly (one warp / q-tile, smem O).
// It removes the O(T*T_kv) smem scores of sdpa_naive and uses tensor cores for both
// GEMMs. Throughput tuning (multi-warp, ping-pong cp.async, register O) is a follow-up;
// the primitives and the FA-2 recurrence here are the proven base to tune on.

#include <cuda_runtime.h>
#include <cuda_bf16.h>
#include <cuda_fp8.h>
#include <cstdint>

// PDL entry (same contract as kernels.cu): only kernels carrying this macro may take a
// CU_LAUNCH_ATTRIBUTE_PROGRAMMATIC_STREAM_SERIALIZATION launch. sm_90+ only.
#if !defined(MEMRA_PORTABLE_CUDA) && defined(__CUDA_ARCH__) && __CUDA_ARCH__ >= 900
#define MEMRA_PDL_ENTRY() cudaGridDependencySynchronize()
#else
#define MEMRA_PDL_ENTRY()
#endif

#define WARP_SZ 32
// HEAD_DIM (2026-07-07): no longer a global #define — the FA prefill kernels are
// template<int HD> bodies stamped at BOTH 256 (qwen35 class, the original names) and
// 128 (MiniMax-M3 class, `_hd128` suffix). Each body opens with
//   constexpr int HEAD_DIM = HD;  HD_KTILES = HD/K_STEP;  O_NBLK = HD/N_KEYS;
// so the 256 instantiation compiles to the exact pre-template code (bit-identity
// pinned by the standard argmax/spec battery). Launchers (src/lib.rs fa_prefill*)
// pick the kernel by head_dim; other dims fall back to sdpa_naive at the callers.
#define M_ROWS  16     // query rows per warp tile
#define N_WARPS 4      // warps per CTA (P2 multi-warp) -> block (32,4,1)
#define BLOCK_Q (M_ROWS*N_WARPS) // query rows per CTA = 64 (= llama ncols)
#define N_KEYS  8      // one mma N-step = 8 keys (QK) / 8 d-cols (PV)
#define K_STEP  16     // m16n8k16 contraction width (logical bf16)
#define BK      32     // KV tile width (keys processed per FA step); = llama nbatch_fa
#define NEG_INF (-1e30f)

// ===================================================================== //
//  PORTED + VALIDATED PRIMITIVES (verbatim from /tmp/qkpv_test.cu)       //
//  Lane maps are the mma.cuh non-AMD DATA_LAYOUT_I_MAJOR specializations.//
//  ALL `stride_pairs` args are in bf16-PAIR (u32) units = bf16_stride/2. //
// ===================================================================== //

// f32 accumulator C tile<16,8,float> (mma.cuh:245,262). ne=4 f32/lane.
struct CTile { float x[4];
    static __device__ __forceinline__ int get_i(int l){ return ((l/2)*8) + (threadIdx.x/4); }
    static __device__ __forceinline__ int get_j(int l){ return ((threadIdx.x%4)*2) + (l%2); }
};
// bf16 A operand tile<16,8,bf162> (mma.cuh:485,498). ne=4 u32/lane.
struct ATile { nv_bfloat162 x[4];
    static __device__ __forceinline__ int get_i(int l){ return ((l%2)*8) + (threadIdx.x/4); }
    static __device__ __forceinline__ int get_j(int l){ return ((l/2)*4) + (threadIdx.x%4); }
};
// bf16 B operand tile<8,8,bf162> (mma.cuh:481,493). ne=2 u32/lane.
struct BTile { nv_bfloat162 x[2];
    static __device__ __forceinline__ int get_i(int l){ return threadIdx.x/4; }
    static __device__ __forceinline__ int get_j(int l){ return (l*4) + (threadIdx.x%4); }
};

// load_ldmatrix tile<16,8> x4 (mma.cuh:829-837). addr = (tid%16)*stride + (tid/16)*4.
// FIX C1 (proven in mma_validate.cu): the address operand MUST be a 32-bit .shared
// address built via (uint32_t)__cvta_generic_to_shared(...) and passed with "r".
// Passing a 64-bit generic pointer via "l" yields a runtime "misaligned address".
static __device__ __forceinline__ void ld_A(ATile& t, const __nv_bfloat16* xs0, int stride_pairs){
    int* xi = (int*)t.x;
    const uint32_t* xs = (const uint32_t*)xs0 + (threadIdx.x % 16)*stride_pairs + (threadIdx.x / 16)*4;
    uint32_t addr = (uint32_t)__cvta_generic_to_shared(xs);
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.b16 {%0,%1,%2,%3}, [%4];"
        : "=r"(xi[0]),"=r"(xi[1]),"=r"(xi[2]),"=r"(xi[3]) : "r"(addr));
}
// Swizzled ldmatrix variants (P1 swizzle, engine-study mech 4): 512B smem rows put every
// ldmatrix lane in one bank column (multi-way conflicts); stores XOR the 16B-chunk index with
// (row&7), these loads apply the same XOR — pure address permutation, bit-identical data.
static __device__ __forceinline__ void ld_A_sw(ATile& t, const __nv_bfloat16* smem_base,
        int row0, int chunk0, int row_chunks){
    int* xi = (int*)t.x;
    const int r = row0 + ((int)threadIdx.x % 16);
    const int c = chunk0 + ((int)threadIdx.x / 16);
    const uint32_t* xs = (const uint32_t*)smem_base + (size_t)r*row_chunks*4 + (size_t)(c ^ (r & 7))*4;
    uint32_t addr = (uint32_t)__cvta_generic_to_shared(xs);
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.b16 {%0,%1,%2,%3}, [%4];"
        : "=r"(xi[0]),"=r"(xi[1]),"=r"(xi[2]),"=r"(xi[3]) : "r"(addr));
}
// Four-chunk-row twin for P[64][32].  The row mask must stay within the
// four 16B chunks; using the Q/K/V row&7 map here would address past a P row.
static __device__ __forceinline__ void ld_A_sw4(ATile& t, const __nv_bfloat16* smem_base,
        int row0, int chunk0, int row_chunks){
    int* xi = (int*)t.x;
    const int r = row0 + ((int)threadIdx.x % 16);
    const int c = chunk0 + ((int)threadIdx.x / 16);
    const uint32_t* xs = (const uint32_t*)smem_base + (size_t)r*row_chunks*4 + (size_t)(c ^ (r & 3))*4;
    uint32_t addr = (uint32_t)__cvta_generic_to_shared(xs);
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.b16 {%0,%1,%2,%3}, [%4];"
        : "=r"(xi[0]),"=r"(xi[1]),"=r"(xi[2]),"=r"(xi[3]) : "r"(addr));
}
static __device__ __forceinline__ void ld_A_trans_sw(ATile& t, const __nv_bfloat16* smem_base,
        int row0, int chunk0, int row_chunks){
    int* xi = (int*)t.x;
    const int r = row0 + ((int)threadIdx.x % 16);
    const int c = chunk0 + ((int)threadIdx.x / 16);
    const uint32_t* xs = (const uint32_t*)smem_base + (size_t)r*row_chunks*4 + (size_t)(c ^ (r & 7))*4;
    uint32_t addr = (uint32_t)__cvta_generic_to_shared(xs);
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.trans.b16 {%0,%1,%2,%3}, [%4];"
        : "=r"(xi[0]),"=r"(xi[2]),"=r"(xi[1]),"=r"(xi[3]) : "r"(addr));
}

// load_ldmatrix_trans tile<16,8> x4.trans (mma.cuh:884-894). OUTPUT reorder x0,x2,x1,x3.
// Same 32-bit .shared address as ld_A (FIX C1/C3, proven in mma_validate.cu pv_test).
static __device__ __forceinline__ void ld_A_trans(ATile& t, const __nv_bfloat16* xs0, int stride_pairs){
    int* xi = (int*)t.x;
    const uint32_t* xs = (const uint32_t*)xs0 + (threadIdx.x % 16)*stride_pairs + (threadIdx.x / 16)*4;
    uint32_t addr = (uint32_t)__cvta_generic_to_shared(xs);
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.trans.b16 {%0,%1,%2,%3}, [%4];"
        : "=r"(xi[0]),"=r"(xi[2]),"=r"(xi[1]),"=r"(xi[3]) : "r"(addr));
}
// mma m16n8k16 .f32.bf16.bf16.f32 (mma.cuh:1187). D[16x8] += A[16x16] @ B[8x16]^T.
// rate-audited 2026-08-06, see research/sm120-empirical-capabilities.md
//   32.03 cyc/warp-MMA, 77.7 TFLOP/s -- with tf32, THE SLOWEST tensor form on sm_120, and exactly
//   HALF the rate of the f16-accumulate form at :974 (16.10 cyc, 155.2 TFLOP/s). This is the
//   f32-accumulate throttle, now measured rather than inferred. NO equal-math swap exists: ptxas
//   REJECTS bf16 m16n8k32, f16 m16n8k32, and bf16 .block_scale (isa_sibling_check.cu, all 7
//   candidates rejected), so there is no deeper-K sibling to escape to. The only lever is the
//   accumulator, which is a NUMERIC change, not an equal-math swap -- and that lever already
//   exists as the MEMRA_FA_F16PV door (default ON) for exactly the P@V accumulation. KQ, softmax
//   and the final normalize deliberately stay f32-accumulate. Verdict: NOT-APPLICABLE (no
//   equal-math sibling); the rate is a property of f32 accumulate, not a wrong mnemonic choice.
static __device__ __forceinline__ void mma_bf16(CTile& D, const ATile& A, const BTile& B){
    const int* Ax=(const int*)A.x; const int* Bx=(const int*)B.x; float* Dx=D.x;
    asm("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0,%1,%2,%3},{%4,%5,%6,%7},{%8,%9},{%0,%1,%2,%3};"
        : "+f"(Dx[0]),"+f"(Dx[1]),"+f"(Dx[2]),"+f"(Dx[3])
        : "r"(Ax[0]),"r"(Ax[1]),"r"(Ax[2]),"r"(Ax[3]),"r"(Bx[0]),"r"(Bx[1]));
}

// log2(e) for the exp2 fast-exp (exp(x) = exp2(x*LOG2E)).
#define LOG2E 1.4426950408889634f

// ===================================================================== //
//  KV-CACHE QUANTIZATION  (q8_0 for K, q5_1 for V)                      //
//  Block layouts (ggml-common.h, verified byte-for-byte):              //
//    q8_0 : 34 B/32elem  = f16 d (2B) + int8 qs[32] (32B)              //
//           x[j] = f16_to_f32(d) * (float)qs[j]                         //
//    q5_1 : 24 B/32elem  = f16 d (2B) + f16 m (2B) + u32 qh (4B)        //
//                          + u8 qs[16] (16B)                            //
//           lo = (j<16)? (qs[j]&0xF) : (qs[j-16]>>4)                    //
//           hi = ((qh>>j)&1)<<4 ; q5 = lo|hi ; x[j] = d*q5 + m          //
//  Cache element-within-token index = kv_head*head_dim + d. block =     //
//  idx/32, lane = idx%32. head_dim%32==0 so a 32-block never straddles  //
//  heads. K/V token strides differ (k_tok_bytes vs v_tok_bytes).        //
// ===================================================================== //

// q8_0 dequant of one element. `K` is the cache base, `t` the token,
// `kv_dim` element-within-token index `eidx = kv_head*head_dim + d`.
static __device__ __forceinline__ float dq_q8_0_elem(
        const uint8_t* __restrict__ K, long t, long k_tok_bytes, int eidx)
{
    const uint8_t* blk = K + (size_t)t * k_tok_bytes + (size_t)(eidx >> 5) * 34;
    const half d = *(const half*)blk;
    const int8_t q = ((const int8_t*)(blk + 2))[eidx & 31];
    return __half2float(d) * (float)q;
}

// q5_1 dequant of one element (affine).
static __device__ __forceinline__ float dq_q5_1_elem(
        const uint8_t* __restrict__ V, long t, long v_tok_bytes, int eidx)
{
    const uint8_t* blk = V + (size_t)t * v_tok_bytes + (size_t)(eidx >> 5) * 24;
    const half d = *(const half*)blk;            // dm.x
    const half m = *(const half*)(blk + 2);      // dm.y
    const uint32_t qh = *(const uint32_t*)(blk + 4);
    const uint8_t* qs = blk + 8;
    const int j = eidx & 31;
    const int lo = (j < 16) ? (qs[j] & 0x0F) : (qs[j - 16] >> 4);
    const int q5 = lo | (int)(((qh >> j) & 1u) << 4);
    return __half2float(d) * (float)q5 + __half2float(m);
}

// ---- warp reductions over a 32-lane block (one warp per 32-elem block) ----
static __device__ __forceinline__ float warp_amax(float v) {
    v = fabsf(v);
    #pragma unroll
    for (int o = 16; o > 0; o >>= 1) v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, o));
    return v;
}
static __device__ __forceinline__ float warp_min(float v) {
    #pragma unroll
    for (int o = 16; o > 0; o >>= 1) v = fminf(v, __shfl_xor_sync(0xffffffffu, v, o));
    return v;
}
static __device__ __forceinline__ float warp_max(float v) {
    #pragma unroll
    for (int o = 16; o > 0; o >>= 1) v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, o));
    return v;
}
// full-warp sum (butterfly): every lane ends with the 32-lane sum (used by fa_decode_vec_q QK dot).
static __device__ __forceinline__ float warp_reduce_sum(float v) {
    #pragma unroll
    for (int o = 16; o > 0; o >>= 1) v += __shfl_xor_sync(0xffffffffu, v, o);
    return v;
}

// ===================================================================== //
//  KV FORMAT SELECTION (kvbytes lane, 2026-07-08; trimmed 2026-09-05)  //
//  build.rs compiles this file twice: the default fatbin (no -D flags)  //
//  = the validated q8_0-K / q5_1-V trunk config, and the kf8vf8 fatbin //
//  (-DMEMRA_KV_KFMT=1 -DMEMRA_KV_VFMT=2, raw e4m3 K and V, 32 B/32elem, //
//  NO block scale) that gemma's GKV/WKV e4m3 layers load alongside it.  //
//  The env-selected trunk variants (fp8 K, q4_0 / fp8 V via MEMRA_KV_K //
//  / MEMRA_KV_V) were removed in the 2026-09-05 door sweep; VFMT == 1  //
//  (q4_0) no longer exists. Every baseline code path below is the      //
//  pre-refactor instruction sequence verbatim (bit-identity pinned by  //
//  the gate battery). Kernel entry names keep the historical           //
//  q8_0_q5_1 suffix in BOTH variants — the format is a property of the //
//  loaded fatbin, not the name.                                        //
// ===================================================================== //
#ifndef MEMRA_KV_KFMT
#define MEMRA_KV_KFMT 0
#endif
#ifndef MEMRA_KV_VFMT
#define MEMRA_KV_VFMT 0
#endif

// fp8-e4m3 RAW dequant of one element (scale-free: 1 B/elem, tok stride == kv_dim).
// sm_120 has native cvt.f32.e4m3 — one instruction, no d-scale load (the "cheaper
// dequant" arm). Works for K or V (no block structure; eidx addresses the byte).
static __device__ __forceinline__ float dq_fp8_elem(
        const uint8_t* __restrict__ P, long t, long tok_bytes, int eidx)
{
    return (float)((const __nv_fp8_e4m3*)(P + (size_t)t * tok_bytes))[eidx];
}

#if MEMRA_KV_KFMT == 1
#define K_BLK_B 32
#define DQ_K_ELEM dq_fp8_elem
#else
#define K_BLK_B 34
#define DQ_K_ELEM dq_q8_0_elem
#endif
#if MEMRA_KV_VFMT == 2
#define V_BLK_B 32
#define DQ_V_ELEM dq_fp8_elem
#else
#define V_BLK_B 24
#define DQ_V_ELEM dq_q5_1_elem
#endif

// Per-(dim-block, lane) dequant for the register-walk vec kernels: `blk` points at ONE
// 32-elem block's bytes for one token; lane owns element (block*32 + lane). The 32 lanes
// of a warp read consecutive bytes = coalesced, same as the inlined originals. The
// BASELINE bodies are the exact instruction sequences the validated kernels inlined.
static __device__ __forceinline__ float dq_K_lane(const uint8_t* __restrict__ blk, int lane)
{
#if MEMRA_KV_KFMT == 1
    return (float)((const __nv_fp8_e4m3*)blk)[lane];
#else
    const float d = __half2float(*(const half*)blk);
    const int8_t q = ((const int8_t*)(blk + 2))[lane];
    return d * (float)q;
#endif
}
static __device__ __forceinline__ float dq_V_lane(const uint8_t* __restrict__ blk, int lane)
{
#if MEMRA_KV_VFMT == 2
    return (float)((const __nv_fp8_e4m3*)blk)[lane];
#else
    const float d = __half2float(*(const half*)blk);
    const float m = __half2float(*(const half*)(blk + 2));
    const uint32_t qh = *(const uint32_t*)(blk + 4);
    const uint8_t* qs = blk + 8;
    const int lo = (lane < 16) ? (qs[lane] & 0x0F) : (qs[lane - 16] >> 4);
    const int q5 = lo | (int)(((qh >> lane) & 1u) << 4);
    return d * (float)q5 + m;
#endif
}

// Append-quantize ONE 32-elem block (whole warp participates; `x` is this lane's element,
// caller zero-pads past kv_dim). `blk` = this block's cache bytes. The BASELINE bodies are
// the validated append kernels' warp programs verbatim (rows/dc bit-identity holds because
// all three appenders call the SAME function).
static __device__ __forceinline__ void quant_K_block(float x, int lane, uint8_t* __restrict__ blk)
{
#if MEMRA_KV_KFMT == 1
    ((__nv_fp8_e4m3*)blk)[lane] = __nv_fp8_e4m3(x);   // native cvt, satfinite (clamps ±448)
#else
    float amax = warp_amax(x);
    float d = amax / 127.0f;
    float id = (d != 0.0f) ? 1.0f / d : 0.0f;
    int q = (int)lrintf(x * id);
    q = max(-127, min(127, q));
    if (lane == 0) *(half*)blk = __float2half(d);
    ((int8_t*)(blk + 2))[lane] = (int8_t)q;
#endif
}
static __device__ __forceinline__ void quant_V_block(float x, int lane, uint8_t* __restrict__ blk)
{
#if MEMRA_KV_VFMT == 2
    ((__nv_fp8_e4m3*)blk)[lane] = __nv_fp8_e4m3(x);
#else
    float mn = warp_min(x);
    float mx = warp_max(x);
    float d = (mx - mn) / 31.0f;
    float id = (d != 0.0f) ? 1.0f / d : 0.0f;
    int q5 = (int)lrintf((x - mn) * id);
    q5 = max(0, min(31, q5));
    // qh bit j set iff element j has its 5th bit (bit 4) set. __ballot_sync
    // over all 32 lanes yields EXACTLY the little-endian qh u32 (bit j = lane j).
    uint32_t qh = __ballot_sync(0xffffffffu, (q5 >> 4) & 1);
    if (lane == 0) {
        *(half*)blk        = __float2half(d);          // dm.x
        *(half*)(blk + 2)  = __float2half(mn);         // dm.y (min)
        *(uint32_t*)(blk + 4) = qh;                    // 5th bits
    }
    // qs nibble packing: lanes 0..15 own the LOW nibble of byte (lane),
    // lanes 16..31 own the HIGH nibble of byte (lane-16). Exchange the low
    // nibble of the partner lane (lane+16) via shuffle so each of bytes
    // 0..15 is written exactly once by lane in [0,16).
    uint8_t* qs = blk + 8;
    int nib = q5 & 0x0F;
    int partner_nib = __shfl_sync(0xffffffffu, nib, lane + 16) & 0x0F;
    if (lane < 16) qs[lane] = (uint8_t)(nib | (partner_nib << 4));
#endif
}

// Append-quantize one token's K (q8_0) and V (q5_1) into the resident cache.
//   grid  = (max(kv_dim_k, kv_dim_v)/32, 1, 1)  -- one CTA per 32-elem block
//   block = (32,1,1)                            -- one thread per element (one warp)
// Thread `lane` owns element `b*32+lane`. k_row/v_row are the post-RoPE f32
// K/V rows for the single new token (element order kv_head*head_dim + d).
extern "C" __global__ void append_quantize_kv_q8_0_q5_1(
        const float* __restrict__ k_row,   // [kv_dim_k]
        const float* __restrict__ v_row,   // [kv_dim_v]
        uint8_t* __restrict__ K,           // cache base (q8_0)
        uint8_t* __restrict__ V,           // cache base (q5_1)
        int t, int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    const int b    = blockIdx.x;           // 32-elem block index within the token
    const int lane = threadIdx.x;          // 0..31
    const int eidx = b * 32 + lane;        // element index within token

    // ---- K block b (format via quant_K_block; baseline q8_0 symmetric) ----
    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? k_row[eidx] : 0.0f;
        quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }

    // ---- V block b (format via quant_V_block; baseline q5_1 affine) ----
    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? v_row[eidx] : 0.0f;
        quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}

// ----- BATCHED-ROWS variant (BATCHED PROMPT PRIME): appends T token rows in ONE
// launch. grid = (max(kv_dim_k,kv_dim_v)/32, T); block = (32,1,1). Each (b, tt)
// warp executes EXACTLY the per-token kernel's warp program on token row tt of the
// token-major k_rows/v_rows ([T, kv_dim]) writing at slot t0+tt — so every written
// cache row is BIT-IDENTICAL to T sequential append_quantize_kv_q8_0_q5_1 calls
// (kernel_check pins this bytewise). Replaces the T-launch loop (~T*n_layers*3us
// of launch overhead per prime).
extern "C" __global__ void append_quantize_kv_q8_0_q5_1_rows(
        const float* __restrict__ k_rows,  // [T, kv_dim_k] token-major
        const float* __restrict__ v_rows,  // [T, kv_dim_v] token-major
        uint8_t* __restrict__ K,           // cache base (q8_0)
        uint8_t* __restrict__ V,           // cache base (q5_1)
        int t0, int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    const int b    = blockIdx.x;           // 32-elem block index within the token
    const int tt   = blockIdx.y;           // token index within the batch
    const int lane = threadIdx.x;          // 0..31
    const int eidx = b * 32 + lane;        // element index within token
    const int t    = t0 + tt;              // cache write slot

    // ---- K block b; identical math to the per-token kernel (same quant_K_block) ----
    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? k_rows[(size_t)tt * kv_dim_k + eidx] : 0.0f;
        quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }

    // ---- V block b; identical math to the per-token kernel (same quant_V_block) ----
    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? v_rows[(size_t)tt * kv_dim_v + eidx] : 0.0f;
        quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}

// ROUND-STREAM stage (c) 2: rows append with the write offset from a DEVICE counter (the
// pre-issued verify's t0 = len_d, unknown to the host at issue time). Body identical to
// append_quantize_kv_q8_0_q5_1_rows.
extern "C" __global__ void append_quantize_kv_q8_0_q5_1_rows_dc(
        const float* __restrict__ k_rows, const float* __restrict__ v_rows,
        uint8_t* __restrict__ K, uint8_t* __restrict__ V,
        const int* __restrict__ t0_dev, int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    const int b    = blockIdx.x;
    const int tt   = blockIdx.y;
    const int lane = threadIdx.x;
    const int eidx = b * 32 + lane;
    const int t    = t0_dev[0] + tt;
    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? k_rows[(size_t)tt * kv_dim_k + eidx] : 0.0f;
        quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }
    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? v_rows[(size_t)tt * kv_dim_v + eidx] : 0.0f;
        quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}

// ----- BATCHED-TICK increment 2 (2026-08-01): z-batched SEQS decode append. One launch
// appends this step's B token rows, each into ITS OWN sequence cache at ITS OWN slot:
// blockIdx.z-style seq index rides grid.y (z), per-seq K/V cache base pointers come from a
// device pointer table ([2B] interleaved k0,v0,k1,v1,... — the MoE expert-table pattern)
// and the write slot from the shared position table (slot = pos[z], the pre-append len).
// Each (b, z) warp executes EXACTLY the per-token append_quantize_kv_q8_0_q5_1 warp program
// on row z of the token-major stacked k_rows/v_rows ([B, kv_dim]) — every written cache row
// is BIT-IDENTICAL to the per-seq call it replaces (kernel_check pins the bytes). Replaces
// the B-launch per-layer loop of decode_step_batch.
extern "C" __global__ void append_quantize_kv_q8_0_q5_1_seqs(
        const float* __restrict__ k_rows,               // [B, kv_dim_k] token-major
        const float* __restrict__ v_rows,               // [B, kv_dim_v] token-major
        const unsigned long long* __restrict__ kv_ptrs, // [2B]: k0,v0,k1,v1,...
        const int* __restrict__ pos_seq,                // [B] write slots (pre-append lens)
        int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    const int b    = blockIdx.x;           // 32-elem block index within the token
    const int z    = blockIdx.y;           // sequence index
    const int lane = threadIdx.x;          // 0..31
    const int eidx = b * 32 + lane;        // element index within token
    uint8_t* K  = (uint8_t*)kv_ptrs[2 * z];
    uint8_t* V  = (uint8_t*)kv_ptrs[2 * z + 1];
    const int t = pos_seq[z];              // this sequence's cache write slot

    // ---- K block b; identical math to the per-token kernel (same quant_K_block) ----
    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? k_rows[(size_t)z * kv_dim_k + eidx] : 0.0f;
        quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }

    // ---- V block b; identical math to the per-token kernel (same quant_V_block) ----
    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? v_rows[(size_t)z * kv_dim_v + eidx] : 0.0f;
        quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}

// ===== FUSED norm+rope+append (m=1 decode, 2026-07-23) =====================
// One launch replaces rms_norm_qkv_rope_f32 (kernels.cu) + append_quantize_kv_q8_0_q5_1_dc.
// Norm+rope math is the kernels.cu kernel VERBATIM (same reduce, same rope pair math,
// early returns restructured into guards so all threads reach the append barrier);
// the append tail is quant_K_block/quant_V_block at the SAME element->lane mapping the
// standalone appender uses (stride == blockDim == 0 mod 32 keeps each warp on one
// aligned 32-block per iteration). Compiled per KV format like the appenders.
// Shared body of the norm+rope+append fold: `t` is the append slot. The _dc entry reads
// it from the device counter (graph/dc arms); the host-len entry takes it BY VALUE (the
// eager arm tracks kvl.len on host). One inlined body -> the twins cannot drift.
__device__ __forceinline__ void rms_norm_qkv_rope_append_body(
        const float* __restrict__ q, const float* __restrict__ k, const float* __restrict__ v,
        const float* __restrict__ wq, const float* __restrict__ wk, const float* __restrict__ wv,
        float* __restrict__ dq, float* __restrict__ dk, float* __restrict__ dv,
        int ncols, int rq, int rk,
        const int* __restrict__ pos, int nh_q, int nh_k,
        float theta_scale, float freq_scale, const float* __restrict__ ff,
        float eps,
        uint8_t* __restrict__ Kc, uint8_t* __restrict__ Vc,
        int t, long k_tok_bytes, long v_tok_bytes)
{
    int row = blockIdx.x;
    const float* xr; const float* w; float* dr;
    int seg; int seg_r;
    if (row < rq)           { seg = 0; seg_r = row;           xr = q + (size_t)row * ncols;   w = wq; dr = dq + (size_t)row * ncols; }
    else if (row < rq + rk) { seg = 1; seg_r = row - rq;      xr = k + (size_t)seg_r * ncols; w = wk; dr = dk + (size_t)seg_r * ncols; }
    else                    { seg = 2; seg_r = row - rq - rk; xr = v + (size_t)seg_r * ncols; w = wv; dr = dv + (size_t)seg_r * ncols; }
    int tid = threadIdx.x;
    float sum = 0.0f;
    for (int i = tid; i < ncols; i += blockDim.x) { float x = xr[i]; sum += x * x; }
    __shared__ float s[32];
    for (int o = 16; o > 0; o >>= 1) sum += __shfl_down_sync(0xffffffff, sum, o);
    if ((tid & 31) == 0) s[tid >> 5] = sum;
    __syncthreads();
    if (tid < 32) {
        float v2 = (tid < (blockDim.x + 31) / 32) ? s[tid] : 0.0f;
        for (int o = 16; o > 0; o >>= 1) v2 += __shfl_down_sync(0xffffffff, v2, o);
        if (tid == 0) s[0] = v2;
    }
    __syncthreads();
    // A family that has NO norm for this segment passes a NULL weight (dense llama/mistral
    // has no per-head QK norm). Null means pass the row through untouched: an all-ones weight
    // would NOT be the identity, because RMSNorm still rescales the vector.
    const bool do_norm = (w != nullptr);
    float scale = do_norm ? rsqrtf(s[0] / ncols + eps) : 1.0f;
    for (int i = tid; i < ncols; i += blockDim.x) dr[i] = do_norm ? (xr[i] * scale * w[i]) : xr[i];
    __syncthreads();                        // normed row visible before the rope read
    if (seg != 2) {
        // rope_neox on the normed row (n_dims == ncols == head_dim; math verbatim).
        int half = ncols / 2;
        int j = tid;
        if (j < half) {
            int tok = (seg == 0) ? seg_r / nh_q : seg_r / nh_k;
            float theta = (float)pos[tok] * powf(theta_scale, (float)j) * freq_scale;
            if (ff) theta = (float)pos[tok] * powf(theta_scale, (float)j) / ff[j] * freq_scale;
            float c = cosf(theta), sn = sinf(theta);
            float x0 = dr[j];
            float x1 = dr[j + half];
            dr[j]        = x0 * c - x1 * sn;
            dr[j + half] = x0 * sn + x1 * c;
        }
    }
    __syncthreads();                        // post-rope row visible before the append read
    // append tail (k/v rows only): the SAME quant warp programs at the SAME token element
    // indices the standalone appender uses. t=1 decode: one new token at slot t_dev[0].
    if (seg == 0) return;
    if (seg == 1) {
        for (int i = tid; i < ncols; i += blockDim.x) {
            int eidx = seg_r * ncols + i;
            quant_K_block(dr[i], tid & 31,
                          Kc + (size_t)t * k_tok_bytes + (size_t)(eidx >> 5) * K_BLK_B);
        }
    } else {
        for (int i = tid; i < ncols; i += blockDim.x) {
            int eidx = seg_r * ncols + i;
            quant_V_block(dr[i], tid & 31,
                          Vc + (size_t)t * v_tok_bytes + (size_t)(eidx >> 5) * V_BLK_B);
        }
    }
}

extern "C" __global__ void rms_norm_qkv_rope_append_dc_f32(
        const float* __restrict__ q, const float* __restrict__ k, const float* __restrict__ v,
        const float* __restrict__ wq, const float* __restrict__ wk, const float* __restrict__ wv,
        float* __restrict__ dq, float* __restrict__ dk, float* __restrict__ dv,
        int ncols, int rq, int rk,
        const int* __restrict__ pos, int nh_q, int nh_k,
        float theta_scale, float freq_scale, const float* __restrict__ ff,
        float eps,
        uint8_t* __restrict__ Kc, uint8_t* __restrict__ Vc,
        const int* __restrict__ t_dev, long k_tok_bytes, long v_tok_bytes)
{
    MEMRA_PDL_ENTRY();
    rms_norm_qkv_rope_append_body(q, k, v, wq, wk, wv, dq, dk, dv, ncols, rq, rk, pos,
                                  nh_q, nh_k, theta_scale, freq_scale, ff, eps, Kc, Vc,
                                  t_dev[0], k_tok_bytes, v_tok_bytes);
}

// host-len twin (zoo-fusion arc): the eager decode arm's kvl.len rides the launch arg.
extern "C" __global__ void rms_norm_qkv_rope_append_f32(
        const float* __restrict__ q, const float* __restrict__ k, const float* __restrict__ v,
        const float* __restrict__ wq, const float* __restrict__ wk, const float* __restrict__ wv,
        float* __restrict__ dq, float* __restrict__ dk, float* __restrict__ dv,
        int ncols, int rq, int rk,
        const int* __restrict__ pos, int nh_q, int nh_k,
        float theta_scale, float freq_scale, const float* __restrict__ ff,
        float eps,
        uint8_t* __restrict__ Kc, uint8_t* __restrict__ Vc,
        int t, long k_tok_bytes, long v_tok_bytes)
{
    MEMRA_PDL_ENTRY();
    rms_norm_qkv_rope_append_body(q, k, v, wq, wk, wv, dq, dk, dv, ncols, rq, rk, pos,
                                  nh_q, nh_k, theta_scale, freq_scale, ff, eps, Kc, Vc,
                                  t, k_tok_bytes, v_tok_bytes);
}

// SINGLE-BLOCK dc append with a FUSED counter inc (E4B glue wave 5c): t=1 row append +
// len_d += 1 in ONE launch — kills the separate inc_i32 per own-KV layer. One block so the
// t_dev read (all threads, before any write) strictly precedes the inc (thread 0, after
// __syncthreads) — the multi-block form would race blocks' reads against the incrementor.
// Quant math = quant_K_block/quant_V_block verbatim (bit-identical rows).
extern "C" __global__ void append_quantize_kv_q8_0_q5_1_dc_inc(
        const float* __restrict__ k_row, const float* __restrict__ v_row,
        uint8_t* __restrict__ K, uint8_t* __restrict__ V,
        int* __restrict__ t_dev, int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    const int t = t_dev[0];
    const int lane = threadIdx.x & 31;
    const int nb_max = (kv_dim_k > kv_dim_v ? kv_dim_k : kv_dim_v) / 32;
    for (int b = (int)(threadIdx.x >> 5); b < nb_max; b += (int)(blockDim.x >> 5)) {
        const int eidx = b * 32 + lane;
        if (b * 32 < kv_dim_k) {
            float x = (eidx < kv_dim_k) ? k_row[eidx] : 0.0f;
            quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
        }
        if (b * 32 < kv_dim_v) {
            float x = (eidx < kv_dim_v) ? v_row[eidx] : 0.0f;
            quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
        }
    }
    __syncthreads();
    if (threadIdx.x == 0) t_dev[0] = t + 1;
}

// ----- DEVICE-COUNTER variant (CUDA-GRAPH-PLAN Phase 2): identical math to
// append_quantize_kv_q8_0_q5_1, but the per-step WRITE OFFSET `t` is read from a
// device int[1] counter (t_dev[0]) instead of a host int arg. This is the only
// per-step varying scalar in KV-append; reading it from device makes the kernel's
// args FIXED across decode steps (the prerequisite for graph capture). The original
// (host-int) kernel stays for the non-graph eager path.
extern "C" __global__ void append_quantize_kv_q8_0_q5_1_dc(
        const float* __restrict__ k_row,   // [kv_dim_k]
        const float* __restrict__ v_row,   // [kv_dim_v]
        uint8_t* __restrict__ K,           // cache base (q8_0)
        uint8_t* __restrict__ V,           // cache base (q5_1)
        const int* __restrict__ t_dev,     // write slot (device counter, t_dev[0])
        int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    MEMRA_PDL_ENTRY();
    const int t    = t_dev[0];             // <-- the ONLY change vs the host-int kernel
    const int b    = blockIdx.x;
    const int lane = threadIdx.x;
    const int eidx = b * 32 + lane;

    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? k_row[eidx] : 0.0f;
        quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }

    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? v_row[eidx] : 0.0f;
        quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}

// ===================================================================== //
//  KERNEL 1 : fa_prefill_f32  — FLOOR PORT (matches llama MMA-f16)       //
//  4 WARPS / CTA (block (32,4,1)); each warp owns 16 query rows of the   //
//  64-row CTA tile (BLOCK_Q=64 = llama ncols). FA-2 online softmax.      //
//  grid = (ceil(T/64), n_head_kv, 1).  GQA: 4 Q-heads share staged K/V   //
//  (P1, = llama ncols2=4) via an inner gq loop — K/V dequant/stage once. //
//                                                                        //
//  P0a Q-in-reg : each warp's 16x256 Q lives in HD_KTILES=16 A-fragments //
//                 (registers), staged through reused sK∪sV smem once per //
//                 (gq) — NO persistent sQ (was the 32KB occupancy block).//
//  P0b register-O: O[16][256] lives in O_NBLK=32 CTiles (128 f32/lane),  //
//                 NOT smem. Per-KV-block alpha rescale is a register FMA  //
//                 broadcast via __shfl_sync. No sO smem RMW.             //
//                                                                        //
//  Persistent shared memory (bf16 unless noted), shared by all 4 warps:  //
//    sK : [BK][HEAD_DIM]      current KV key tile (shared across gq)      //
//    sV : [BK][HEAD_DIM]      current KV value tile (shared across gq)    //
//    sP : [BLOCK_Q][BK]       softmax probs P (bf16) SMEM round-trip (C4) //
//    sS : [BLOCK_Q][BK] f32   QK scores staged for the row softmax        //
//    sM : [BLOCK_Q] f32       running max m_i per query row               //
//    sL : [BLOCK_Q] f32       running sum  l_i per query row              //
//  (sK∪sV doubles as the transient Q staging buffer before the KV loop.) //
// ===================================================================== //

// Load this warp's 16xHD Q tile into HD/K_STEP A-fragments (Q-in-reg, P0a).
// Q is staged into `stage` smem (reused sK∪sV) cooperatively by the warp, then
// ldmatrix'd. `qrow_base`/`nqw` give the warp's global Q rows; pads with 0.
template<int HD, bool SWIZZLE = false>
static __device__ __forceinline__ void load_q_frags(
        ATile* Qf, const float* __restrict__ Q, __nv_bfloat16* stage,
        int qrow_base, int nqw, int head, int n_head, int head_dim, int lane)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    // stage 16 rows x HEAD_DIM into `stage` (row-major, HEAD_DIM-fastest)
    for (int i = lane; i < M_ROWS*HEAD_DIM; i += WARP_SZ) {
        int r = i / HEAD_DIM, d = i % HEAD_DIM;
        float qv = (r < nqw) ? Q[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] : 0.0f;
        int sd = d;
        if constexpr (SWIZZLE) sd = ((d / 8) ^ (r & 7))*8 + (d & 7);
        stage[r*HEAD_DIM + sd] = __float2bfloat16(qv);
    }
    __syncwarp();
    #pragma unroll
    for (int kt = 0; kt < HD_KTILES; ++kt) {
        if constexpr (SWIZZLE) ld_A_sw(Qf[kt], stage, 0, kt*2, HEAD_DIM/8);
        else                   ld_A(Qf[kt], stage + kt*K_STEP, HEAD_DIM/2);
    }
    __syncwarp();
}

// bf16-input twin (pre-converted Q, int4 = 8 bf16 per copy). Same __float2bfloat16 values as
// the f32 loader (the pre-converter applied the identical round) -> bit-identical fragments.
template<int HD>
static __device__ __forceinline__ void load_q_frags_bf16(
        ATile* Qf, const __nv_bfloat16* __restrict__ Q, __nv_bfloat16* stage,
        int qrow_base, int nqw, int head, int n_head, int head_dim, int lane)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    constexpr int QCH = HEAD_DIM / 8;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    for (int i = lane; i < M_ROWS*QCH; i += WARP_SZ) {
        int r = i / QCH, dc = i % QCH;
        ((int4*)stage)[i] = (r < nqw)
            ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head) * head_dim))[dc]
            : zero4;
    }
    __syncwarp();
    #pragma unroll
    for (int kt = 0; kt < HD_KTILES; ++kt)
        ld_A(Qf[kt], stage + kt*K_STEP, HEAD_DIM/2);   // Q[16][kt*16 .. kt*16+16]
    __syncwarp();
}

template<int HD>
static __device__ __forceinline__ void fa_prefill_f32_body(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    constexpr int O_NBLK    = HD / N_KEYS;
    const int warp = threadIdx.y;             // 0..N_WARPS-1
    const int lane = threadIdx.x;             // 0..31
    // grid.y = n_head (one Q-head per CTA). P1 GQA reuse via the inner gq loop is NOT
    // used for pp512: collapsing grid.y to n_head_kv (4) starves the 82-SM GPU (only
    // 8*4=32 CTAs << 82 SMs). Keeping grid.y=n_head gives 8*16=128 CTAs > 82 SMs ->
    // every SM gets work. KV is re-staged per head, but pp512 is COMPUTE-bound so the
    // KV-byte re-read is a wash (FA-MATCH-THEN-EXCEED §1) and full SM coverage wins.
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q;       // CTA's first query row
    const int qrow_base = q_base + warp*M_ROWS;     // this warp's first query row
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);     // valid query rows for this warp (>=0)

    // ----- persistent dynamic shared memory layout (shared across 4 warps) -----
    extern __shared__ char smem_raw[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw;                 // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HEAD_DIM
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;                         // BLOCK_Q*BK
    float* sS = (float*)(sP + BLOCK_Q*BK);                        // BLOCK_Q*BK f32
    float* sM = sS + BLOCK_Q*BK;                                  // BLOCK_Q f32
    float* sL = sM + BLOCK_Q;                                     // BLOCK_Q f32
    // this warp's sub-slices (16 rows starting at warp*M_ROWS)
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sSw = sS + warp*M_ROWS*BK;
    float* sMw = sM + warp*M_ROWS;
    float* sLw = sL + warp*M_ROWS;
    // transient Q staging area for THIS warp (reuse sK∪sV: 4 warps x 16*HEAD_DIM
    // = 64*HEAD_DIM = (sK+sV) capacity, one 16-row slab per warp, no overlap).
    __nv_bfloat16* sQstage = sK + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;  // abs q-pos of this warp's row 0

        // --- P0a: load this warp's Q into A-fragments (registers) via reused sK∪sV ---
        ATile Qf[HD_KTILES];
        load_q_frags<HD>(Qf, Q, sQstage, qrow_base, nqw, head, n_head, head_dim, lane);
        __syncthreads();   // all warps done reading their Q slab before sK/sV is overwritten

        // --- P0b: O accumulator in registers (CTiles), running m_i/l_i per row ---
        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        if (lane < M_ROWS) { sMw[lane] = NEG_INF; sLw[lane] = 0.0f; }
        __syncthreads();

        // ===== FA-2 loop over KV in tiles of BK keys =====
        for (int k0 = 0; k0 < T_kv; k0 += BK) {
            const int nk = min(BK, T_kv - k0);
            // causal early-out: whole tile past the CTA's max query position -> done.
            const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q - 1);
            if (causal_i && k0 > q_pos_max) break;
            // window skip: whole tile older than the CTA's OLDEST query's window (keys
            // < q_pos_min-(window-1) mask to p=0 everywhere) — uniform branch, no stage.
            if (window > 0 && (k0 + BK) <= ((T_kv - T) + q_base) - (window - 1)) continue;

            // ---- stage K,V tile to smem ONCE per gq (block-cooperative, 128 threads) ----
            const int bt = warp*WARP_SZ + lane;       // flat thread id 0..127
            for (int i = bt; i < BK*HEAD_DIM; i += N_WARPS*WARP_SZ) {
                int kk = i / HEAD_DIM, d = i % HEAD_DIM;
                float kv = (kk < nk) ? K[((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim + d] : 0.0f;
                float vv = (kk < nk) ? V[((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim + d] : 0.0f;
                sK[i] = __float2bfloat16(kv);
                sV[i] = __float2bfloat16(vv);
            }
            __syncthreads();

            // ---- GEMM0: S[16 q][BK key] = Q @ K^T (Q from registers Qf) ----
            for (int kg = 0; kg < BK; kg += 2*N_KEYS) {           // 16 keys per group
                CTile C0, C1;                                     // C0: keys kg+0..7 ; C1: kg+8..15
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD_KTILES; ++kt) {
                    ATile Kt;
                    ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int m = CTile::get_i(l), c8 = CTile::get_j(l);
                    sSw[m*BK + kg + 0      + c8] = C0.x[l];
                    sSw[m*BK + kg + N_KEYS + c8] = C1.x[l];
                }
            }
            __syncwarp();

            // ---- row softmax update (one query row per lane; 16 rows <= 32) ----
            // alpha[r] is written to sSw[r*BK+0] AFTER the row's scores are fully consumed,
            // for the register-O rescale broadcast below.
            float alpha_self = 1.0f;   // alpha for the row this lane will rescale (lane->row map)
            if (lane < M_ROWS) {
                int r = lane;
                float* srow = sSw + r*BK;
                int q_pos = q_pos0w + r;
                float m_tile = NEG_INF;
                for (int j = 0; j < nk; ++j) {
                    float s = srow[j] * scale;
                    if (causal_i && (k0 + j) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + j) < q_pos - (window - 1)) s = NEG_INF;
                    srow[j] = s;
                    m_tile = fmaxf(m_tile, s);
                }
                float m_prev = sMw[r];
                float m_new  = fmaxf(m_prev, m_tile);
                float alpha = (m_prev == NEG_INF) ? 0.0f : exp2f((m_prev - m_new) * LOG2E);
                float l_tile = 0.0f;
                for (int j = 0; j < nk; ++j) {
                    float p = (srow[j] == NEG_INF) ? 0.0f : exp2f((srow[j] - m_new) * LOG2E);
                    sPw[r*BK + j] = __float2bfloat16(p);
                    l_tile += p;
                }
                for (int j = nk; j < BK; ++j) sPw[r*BK + j] = __float2bfloat16(0.0f);
                sLw[r] = sLw[r] * alpha + l_tile;
                sMw[r] = m_new;
                sSw[r*BK + 0] = alpha;   // broadcast slot (scores consumed into sPw above)
            }
            __syncwarp();

            // ---- P0b: rescale register-O by alpha (per row), via __shfl broadcast ----
            // CTile lane->row map: lane holds rows {lane/4, lane/4+8}. alpha for row r lives
            // in lane r's sSw[r*BK+0]; read each row's alpha by shuffling from the owning lane.
            int r_lo = lane / 4;          // CTile get_i(l) for l in {0,1}
            int r_hi = r_lo + 8;          // CTile get_i(l) for l in {2,3}
            float a_lo = sSw[r_lo*BK + 0];
            float a_hi = sSw[r_hi*BK + 0];
            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= a_lo; O_acc[c].x[1] *= a_lo;   // rows r_lo (l=0,1)
                O_acc[c].x[2] *= a_hi; O_acc[c].x[3] *= a_hi;   // rows r_hi (l=2,3)
            }

            // ---- GEMM1: O += P @ V (P re-ldmatrix'd from sPw; accumulate INTO O_acc) ----
            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A(A, sPw + kk, BK/2);
                    ld_A_trans(Bt, sV + kk*HEAD_DIM + d0, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();   // all warps done with sK/sV/sPw before next tile overwrites
        }

        // ===== deferred final normalize: O = O_acc / l_i ; write to global =====
        // CTile lane map: O_acc[c].x[l] is row CTile::get_i(l), col c*8 + CTile::get_j(l).
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();   // ensure all warps finish writing O / reading sLw before next gq
    }
}

// extern-C stamps: hd256 keeps the ORIGINAL name (qwen35-class dispatch unchanged);
// `_hd128` is the MiniMax-M3 twin.
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_f32(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_body<256>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_f32_hd128(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_body<128>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
// Windowed stamp (gemma4 SWA prefill past the window, hd256): the floor body with the
// sliding-window mask + tile skip. Same smem/launch geometry as fa_prefill_f32.
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_w_f32(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    fa_prefill_f32_body<256>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal,
                             window);
}

// ===================================================================== //
//  KERNEL 1c : fa_prefill_f32_pp  — Edge 5a (FA3 softmax-GEMM overlap)   //
//  PURE REORDER of fa_prefill_f32: the QK scores of a tile are kept in   //
//  REGISTERS (4 CTiles / warp = the 16x32 score tile) and the online     //
//  softmax (max/sum reduce + exp2 + alpha) runs on those registers via   //
//  4-lane __shfl_xor butterflies — eliminating the sSw smem write+read   //
//  ROUND-TRIP that is the dominant short_scoreboard stall in the floor.  //
//  This lets the softmax transcendental+reduce latency hide behind the   //
//  tensor-issue/ldmatrix pipe instead of serializing on a smem dep.      //
//                                                                        //
//  Score CTile layout (per warp, BK=32 cols = 4 CTiles of 8 cols):       //
//    Sc[g].x[l] = row CTile::get_i(l), col g*8 + CTile::get_j(l).        //
//    For a fixed lane: x[0],x[1] -> row r_lo=lane/4, cols c0,c0+1;        //
//                      x[2],x[3] -> row r_hi=r_lo+8,  cols c0,c0+1;       //
//                      c0=(lane%4)*2 ; the 4 lanes {lane/4*4 .. +3} hold  //
//    the 4 col-pairs (8 cols) of one CTile -> a row's 32-col reduce is a  //
//    butterfly over __shfl_xor offsets {1,2} (the 4 lanes sharing r).    //
//  exp2/LOG2E, m_i/l_i recurrence: BYTE-IDENTICAL to fa_prefill_f32 (the  //
//  only float-order change is the per-row sum becomes a 4-lane tree add   //
//  vs the serial smem add -> rel drift ~1e-7, immaterial; argmax-safe).  //
// ===================================================================== //
// Per-row reduce of the 4 lanes that share a CTile row (lanes differ in
// lane%4 only). offset 1 then 2 covers {0,1,2,3} within the row's quad.
static __device__ __forceinline__ float row_max4(float v) {
    v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, 1));
    v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, 2));
    return v;   // all 4 lanes of the quad hold the row max
}
static __device__ __forceinline__ float row_sum4(float v) {
    v += __shfl_xor_sync(0xffffffffu, v, 1);
    v += __shfl_xor_sync(0xffffffffu, v, 2);
    return v;   // all 4 lanes of the quad hold the row sum
}

// f16-accum mma (the MEMRA_FA_F16PV door, llama fa=1 VKQ class): m16n8k16 f16 in / f16 out.
// ONLY the P@V accumulation uses this — KQ, softmax and the final normalize stay f32.
// rate-audited 2026-08-06, see research/sm120-empirical-capabilities.md
//   16.10 cyc/warp-MMA, 155.2 TFLOP/s = the FASTEST 16-bit float form on sm_120, exactly 2.0x the
//   f32-accumulate forms (32.03 cyc). OPTIMAL: no faster sibling exists for 16-bit float operands.
//   This is the rate half of why the f16pv door is default-ON.
struct CTileH { unsigned x[2]; };  // 16x8 f16 accum tile: 4 halves packed as 2 half2-in-u32
static __device__ __forceinline__ void mma_f16acc(CTileH& D, const ATile& A, const BTile& B) {
    const unsigned* a = (const unsigned*)A.x;
    const unsigned* b = (const unsigned*)B.x;
    asm volatile("mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%0,%1}, {%2,%3,%4,%5}, {%6,%7}, {%0,%1};"
        : "+r"(D.x[0]), "+r"(D.x[1])
        : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
}

extern "C" __global__ void f32_to_f16_flat(
        const float* __restrict__ x, __half* __restrict__ y, long n)
{
    long i = ((long)blockIdx.x * blockDim.x + threadIdx.x) * 4;
    if (i >= n) return;
    float4 v = *(const float4*)(x + i);
    __half2* o = (__half2*)(y + i);
    o[0] = __floats2half2_rn(v.x, v.y);
    o[1] = __floats2half2_rn(v.z, v.w);
}

extern "C" __global__ void bf16_to_f16_flat(
        const __nv_bfloat162* __restrict__ x, __half2* __restrict__ y, long n2)
{
    long i = (long)blockIdx.x * blockDim.x + threadIdx.x;
    if (i >= n2) return;
    float2 v = __bfloat1622float2(x[i]);
    y[i] = __floats2half2_rn(v.x, v.y);
}

// cp.async primitives (the mmq_nvfp4_w4a8.cu pipe pattern — cp.async changes WHEN bytes
// arrive, never WHAT is computed; consumption order is unchanged -> bit-identical).
static __device__ __forceinline__ void fa_cp_async_16(void * smem_dst, const void * gsrc) {
    const unsigned d = (unsigned) __cvta_generic_to_shared(smem_dst);
    asm volatile("cp.async.cg.shared.global [%0], [%1], 16;\n" :: "r"(d), "l"(gsrc));
}
static __device__ __forceinline__ void fa_cp_commit() { asm volatile("cp.async.commit_group;\n"); }
template <int n>
static __device__ __forceinline__ void fa_cp_wait() { asm volatile("cp.async.wait_group %0;\n" :: "n"(n)); }


// NW = warps per CTA (W2 lane, 2026-07-26): the ncu verdict pinned this kernel at 6.25%
// achieved occupancy with grid (T/64, n_head) — at serving chunk sizes (T<=512) the grid
// starves 132 SMs. NW=2 halves the CTA tile (32 query rows) and DOUBLES grid.x at
// unchanged per-warp math: each query row still walks the same KV tiles in the same
// order, so outputs are BIT-IDENTICAL to NW=4 — a pure coverage/occupancy trade
// (K/V staging traffic doubles; mem SOL was 9.2%, plenty of headroom).
template<int HD, int NW = N_WARPS, bool BF16KV = false>
static __device__ __forceinline__ void fa_prefill_f32_pp_body(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    constexpr int O_NBLK    = HD / N_KEYS;
    constexpr int BQ        = M_ROWS * NW;   // CTA query-row tile (BQ at NW=4)
    const int warp = threadIdx.y;
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    // (FA4-class reversed-x causal swizzle probed FLAT here 2026-07-30: −0.2% pp1736
    // 31B / +0.1% pp512 9B x3 interleaved — the grid is fully waved at prefill shapes
    // on 82 SMs, no tail to pack. Seam removed per flags doctrine.)
    const int q_base  = blockIdx.x * BQ;
    const int qrow_base = q_base + warp*M_ROWS;
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw[];
    // BF16KV ring (2026-07-26): two K/V stages so the next tile's cp.async lands behind
    // the current tile's mma (bit-identical — only copy TIMING changes).
    constexpr int KV_STAGES = BF16KV ? 2 : 1;
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw;                 // KV_STAGES*BK*HEAD_DIM
    __nv_bfloat16* sV = sK + KV_STAGES*BK*HEAD_DIM;               // KV_STAGES*BK*HEAD_DIM
    __nv_bfloat16* sP = sV + KV_STAGES*BK*HEAD_DIM;               // BQ*BK
    // sS retained ONLY as the alpha broadcast slot (BQ f32 is enough but
    // keep the same layout offsets so the launcher smem calc is unchanged).
    float* sS = (float*)(sP + BQ*BK);                        // BQ*BK f32
    float* sM = sS + BQ*BK;                                  // BQ f32
    float* sL = sM + BQ;                                     // BQ f32
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sMw = sM + warp*M_ROWS;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQstage = sK + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD_KTILES];
        load_q_frags<HD>(Qf, Q, sQstage, qrow_base, nqw, head, n_head, head_dim, lane);
        __syncthreads();
        if constexpr (BF16KV) {
            // ring prologue: tile 0 into stage 0 (after the sync — Q staging reused sK smem).
            const int nk0 = min(BK, T_kv);
            const int bt0 = warp*WARP_SZ + lane;
            const __nv_bfloat16* Kb = (const __nv_bfloat16*)K;
            const __nv_bfloat16* Vb = (const __nv_bfloat16*)V;
            for (int i8 = bt0; i8 < BK*HEAD_DIM/8; i8 += NW*WARP_SZ) {
                int kk = (i8 * 8) / HEAD_DIM, d = (i8 * 8) % HEAD_DIM;
                int ok = (kk < nk0) ? 16 : 0;
                unsigned dk = (unsigned)__cvta_generic_to_shared(sK + i8*8);
                unsigned dv = (unsigned)__cvta_generic_to_shared(sV + i8*8);
                const void* srck = Kb + ((size_t)kk * n_head_kv + kv_head) * head_dim + d;
                const void* srcv = Vb + ((size_t)kk * n_head_kv + kv_head) * head_dim + d;
                asm volatile("cp.async.cg.shared.global [%0], [%1], 16, %2;\n" :: "r"(dk), "l"(srck), "r"(ok));
                asm volatile("cp.async.cg.shared.global [%0], [%1], 16, %2;\n" :: "r"(dv), "l"(srcv), "r"(ok));
            }
            asm volatile("cp.async.commit_group;");
        }

        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        // running m_i / l_i held in REGISTERS (per the two rows this lane owns).
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;          // CTile get_i(l=0,1)
        const int r_hi = r_lo + 8;          // CTile get_i(l=2,3)
        const int c0   = (lane % 4) * 2;    // CTile get_j base for this lane

        for (int k0 = 0; k0 < T_kv; k0 += BK) {
            const int nk = min(BK, T_kv - k0);
            const int q_pos_max = (T_kv - T) + q_base + (BQ - 1);
            if (causal_i && k0 > q_pos_max) break;
            // window skip (same rule as the floor body): tile fully below every window.
            if (window > 0 && (k0 + BK) <= ((T_kv - T) + q_base) - (window - 1)) continue;

            const int bt = warp*WARP_SZ + lane;
            if constexpr (BF16KV) {
                // ring: current tile was prefetched (prologue / previous iter); wait, then
                // issue the NEXT tile into the other stage before this tile's mma.
                asm volatile("cp.async.wait_group 0;");
                __syncthreads();
                int nxt0 = k0 + BK;
                if (nxt0 < T_kv && !(causal_i && nxt0 > q_pos_max)) {
                    const int nnk = min(BK, T_kv - nxt0);
                    __nv_bfloat16* nK = sK + ((k0 / BK + 1) & 1) * BK*HEAD_DIM;
                    __nv_bfloat16* nV = sV + ((k0 / BK + 1) & 1) * BK*HEAD_DIM;
                    const __nv_bfloat16* Kb = (const __nv_bfloat16*)K;
                    const __nv_bfloat16* Vb = (const __nv_bfloat16*)V;
                    for (int i8 = bt; i8 < BK*HEAD_DIM/8; i8 += NW*WARP_SZ) {
                        int kk = (i8 * 8) / HEAD_DIM, d = (i8 * 8) % HEAD_DIM;
                        int ok = (kk < nnk) ? 16 : 0;
                        unsigned dk = (unsigned)__cvta_generic_to_shared(nK + i8*8);
                        unsigned dv = (unsigned)__cvta_generic_to_shared(nV + i8*8);
                        const void* srck = Kb + ((size_t)(nxt0 + kk) * n_head_kv + kv_head) * head_dim + d;
                        const void* srcv = Vb + ((size_t)(nxt0 + kk) * n_head_kv + kv_head) * head_dim + d;
                        asm volatile("cp.async.cg.shared.global [%0], [%1], 16, %2;\n" :: "r"(dk), "l"(srck), "r"(ok));
                        asm volatile("cp.async.cg.shared.global [%0], [%1], 16, %2;\n" :: "r"(dv), "l"(srcv), "r"(ok));
                    }
                    asm volatile("cp.async.commit_group;");
                }
            } else {
                for (int i = bt; i < BK*HEAD_DIM; i += NW*WARP_SZ) {
                    int kk = i / HEAD_DIM, d = i % HEAD_DIM;
                    float kv = (kk < nk) ? K[((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim + d] : 0.0f;
                    float vv = (kk < nk) ? V[((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim + d] : 0.0f;
                    sK[i] = __float2bfloat16(kv);
                    sV[i] = __float2bfloat16(vv);
                }
            }
            __syncthreads();
            const __nv_bfloat16* cK = BF16KV ? (sK + ((k0 / BK) & (KV_STAGES - 1)) * BK*HEAD_DIM) : sK;
            const __nv_bfloat16* cV = BF16KV ? (sV + ((k0 / BK) & (KV_STAGES - 1)) * BK*HEAD_DIM) : sV;

            // ---- GEMM0: QK^T -> 4 score CTiles HELD IN REGISTERS (no sSw write) ----
            CTile Sc[BK/N_KEYS];                 // BK/8 = 4 CTiles, 8 cols each
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD_KTILES; ++kt) {
                    ATile Kt;
                    ld_A(Kt, cK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;          // cols kg+0..7
                Sc[kg/N_KEYS + 1] = C1;          // cols kg+8..15
            }

            // ---- SOFTMAX on registers: scale + causal mask, then 4-lane reduce ----
            // Sc[g].x[l]: row (l<2?r_lo:r_hi), col g*8 + c0 + (l&1).
            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);   // 4-lane reduce -> row max
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            // exp2 each score against its row's m_new; partial l per lane, then 4-lane sum.
            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;                          // P now in the score regs
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            // ---- write P to sPw (MANDATORY smem round-trip for PV's A-operand layout) ----
            // Sc[g].x[l] -> sPw[row*BK + g*8 + c0 + (l&1)].
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
            __syncwarp();

            // ---- rescale register-O by alpha (alpha already per-row in regs, no smem) ----
            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
                O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
            }

            // ---- GEMM1: O += P @ V ----
            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A(A, sPw + kk, BK/2);
                    ld_A_trans(Bt, cV + kk*HEAD_DIM + d0, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();
        }

        // store l_i for the two rows this lane owns (col-pair lanes agree after row_sum4),
        // only the lane that owns the canonical write does it -> use sLw, lane c0==0 writes.
        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();
    }
}

// FA_PP_MINBLOCKS occupancy seam (H100 ncu 2026-07-26: 255 regs -> 2 blocks/SM, 6.25%
// achieved occupancy, 67% long-scoreboard on the K/V stage — latency-starved). Forcing
// more resident blocks trades register spills for latency hiding; swept at build time.
#ifndef FA_PP_MINBLOCKS
#define FA_PP_MINBLOCKS 2
#endif
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, FA_PP_MINBLOCKS) fa_prefill_f32_pp(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_pp_body<256>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
// Windowed pp stamp (gemma4 SWA prefill past the window, hd256, the default lane).
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_w_f32_pp(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    fa_prefill_f32_pp_body<256>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal,
                                window);
}

// bf16-input twin of fa_prefill_f32_pp_body (same bf16-prestage treatment as
// fa_prefill_bf16_hd512): Q/K/V pre-converted once per layer (f32_to_bf16_flat), staged as
// int4 = 8 bf16 per copy. Identical MMA/softmax/PV code -> bit-identical O (kernel_check
// gates the f32-vs-bf16 arms). Body duplicated rather than templated so the shipped f32
// stamps' codegen is untouched.
template<int HD>
static __device__ __forceinline__ void fa_prefill_bf16_pp_body(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int O_NBLK    = HD / N_KEYS;
    const int warp = threadIdx.y;
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q;
    const int qrow_base = q_base + warp*M_ROWS;
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw;                 // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HEAD_DIM
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;                         // BLOCK_Q*BK
    float* sS = (float*)(sP + BLOCK_Q*BK);                        // BLOCK_Q*BK f32
    float* sM = sS + BLOCK_Q*BK;                                  // BLOCK_Q f32
    float* sL = sM + BLOCK_Q;                                     // BLOCK_Q f32
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQstage = sK + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD / K_STEP];
        load_q_frags_bf16<HD>(Qf, Q, sQstage, qrow_base, nqw, head, n_head, head_dim, lane);
        __syncthreads();

        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;
        const int r_hi = r_lo + 8;
        const int c0   = (lane % 4) * 2;

        for (int k0 = 0; k0 < T_kv; k0 += BK) {
            const int nk = min(BK, T_kv - k0);
            const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q - 1);
            if (causal_i && k0 > q_pos_max) break;
            if (window > 0 && (k0 + BK) <= ((T_kv - T) + q_base) - (window - 1)) continue;

            const int bt = warp*WARP_SZ + lane;
            constexpr int RCH = HEAD_DIM / 8;             // int4 chunks per K/V row
            const int4 zero4 = make_int4(0, 0, 0, 0);
            for (int i = bt; i < BK*RCH; i += N_WARPS*WARP_SZ) {
                int kk = i / RCH, dc = i % RCH;
                const size_t rowo = ((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim;
                ((int4*)sK)[i] = (kk < nk) ? ((const int4*)(K + rowo))[dc] : zero4;
                ((int4*)sV)[i] = (kk < nk) ? ((const int4*)(V + rowo))[dc] : zero4;
            }
            __syncthreads();

            CTile Sc[BK/N_KEYS];
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD / K_STEP; ++kt) {
                    ATile Kt;
                    ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;
                Sc[kg/N_KEYS + 1] = C1;
            }

            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
            __syncwarp();

            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
                O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
            }

            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A(A, sPw + kk, BK/2);
                    ld_A_trans(Bt, sV + kk*HEAD_DIM + d0, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();
        }

        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();
    }
}

template<int HD, int BKT>
static __device__ __forceinline__ void fa_prefill_bf16_pp_body_p1t(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int O_NBLK    = HD / N_KEYS;
    const int warp = threadIdx.y;
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q;
    const int qrow_base = q_base + warp*M_ROWS;
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw;                 // BKT*HEAD_DIM
    __nv_bfloat16* sV = sK + BKT*HEAD_DIM;                         // BKT*HEAD_DIM
    __nv_bfloat16* sP = sV + BKT*HEAD_DIM;                         // BLOCK_Q*BKT
    float* sS = (float*)(sP + BLOCK_Q*BKT);                        // BLOCK_Q*BKT f32
    float* sM = sS + BLOCK_Q*BKT;                                  // BLOCK_Q f32
    float* sL = sM + BLOCK_Q;                                     // BLOCK_Q f32
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BKT;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQstage = sK + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD / K_STEP];
        {
            // swizzled transient Q stage (own store+load pair; K later overwrites with its own)
            constexpr int QCH = HD / 8;
            const int4 z4 = make_int4(0,0,0,0);
            for (int i = lane; i < M_ROWS*QCH; i += WARP_SZ) {
                int r = i / QCH, dc = i % QCH;
                ((int4*)sQstage)[r*QCH + (dc ^ (r & 7))] = (r < nqw)
                    ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head) * head_dim))[dc]
                    : z4;
            }
            __syncwarp();
            #pragma unroll
            for (int kt = 0; kt < HD / K_STEP; ++kt)
                ld_A_sw(Qf[kt], sQstage, 0, kt*2, QCH);
            __syncwarp();
        }
        __syncthreads();

        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;
        const int r_hi = r_lo + 8;
        const int c0   = (lane % 4) * 2;

        // ---- P1 (engine study, FA2 schedule flash_fwd_kernel.h:305-339): V-copy overlaps
        // GEMM0, next-K copy overlaps softmax+GEMM1; uniform commit-group counts via empty
        // commits; boundary/interior mask split below. FP op order preserved (bit-gated).
        const int bt = warp*WARP_SZ + lane;
        constexpr int RCH = HEAD_DIM / 8;                 // int4 chunks per K/V row
        const int4 zero4 = make_int4(0, 0, 0, 0);
        const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q - 1);
        const int k0_lo = (window > 0) ? (((T_kv - T) + q_base) - (window - 1)) : 0;
        int k0_first = 0;
        if (window > 0 && k0_lo > 0) { while (k0_first + BKT <= k0_lo) k0_first += BKT; }
        auto cp_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p) {
            for (int i = bt; i < BKT*RCH; i += N_WARPS*WARP_SZ) {
                int kk = i / RCH, dc = i % RCH;
                const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * head_dim;
                fa_cp_async_16((int4*)dst + kk*RCH + (dc ^ (kk & 7)), (const int4*)(src + rowo) + dc);
            }
        };
        auto sync_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p, int nkp) {
            for (int i = bt; i < BKT*RCH; i += N_WARPS*WARP_SZ) {
                int kk = i / RCH, dc = i % RCH;
                const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * head_dim;
                ((int4*)dst)[kk*RCH + (dc ^ (kk & 7))] = (kk < nkp) ? ((const int4*)(src + rowo))[dc] : zero4;
            }
        };
        bool k_async = (k0_first < T_kv) && !(causal_i && k0_first > q_pos_max)
                       && (T_kv - k0_first >= BKT);
        if (k_async) { cp_rows(sK, K, k0_first); }
        fa_cp_commit();

        for (int k0 = k0_first; k0 < T_kv; k0 += BKT) {
            const int nk = min(BKT, T_kv - k0);
            if (causal_i && k0 > q_pos_max) break;

            fa_cp_wait<0>();
            __syncthreads();
            if (!k_async) { sync_rows(sK, K, k0, nk); __syncthreads(); }
            const bool v_async = (nk == BKT);
            if (v_async) { cp_rows(sV, V, k0); }
            fa_cp_commit();
            if (!v_async) { sync_rows(sV, V, k0, nk); }

            CTile Sc[BKT/N_KEYS];
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BKT; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD / K_STEP; ++kt) {
                    ATile Kt;
                    ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;
                Sc[kg/N_KEYS + 1] = C1;
            }
            __syncthreads();                              // all warps done reading sK
            {
                int kn = k0 + BKT;
                k_async = !(causal_i && kn > q_pos_max) && kn < T_kv && (T_kv - kn >= BKT);
                if (k_async) { cp_rows(sK, K, kn); }      // overlaps softmax + GEMM1
                fa_cp_commit();
            }
            // Boundary/interior split (FA2 fwd_kernel:298-429): interior tiles are full,
            // fully below every row's causal diagonal, and above every row's window bottom.
            const bool boundary = (nk < BKT)
                || (causal_i && (k0 + BKT - 1) > q_pos0w)
                || (window > 0 && k0 < (q_pos0w + (BLOCK_Q - 1)) - (window - 1) + BKT);

            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            if (boundary) {
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            } else {
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float s = Sc[g].x[l] * scale;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                sPw[r_lo*BKT + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sPw[r_lo*BKT + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sPw[r_hi*BKT + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sPw[r_hi*BKT + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
            __syncwarp();

            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
                O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
            }

            fa_cp_wait<1>();                          // V complete (next-K may still fly)
            __syncthreads();
            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BKT; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A(A, sPw + kk, BKT/2);
                    ld_A_trans_sw(Bt, sV, kk, d0/8, HEAD_DIM/8);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();
        }

        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();
    }
}



// Head-pair + f16-P/V twin of p1t (llama fattn <256,256,32,2> geometry, mech#9+#12):
// 4 warps = 2 warps/head x 2 heads sharing every staged K/V tile; P and the P@V
// accumulation in f16 (CTileH halves O regs 128->64 -> occupancy 2 at 4 warps);
// KQ/softmax/normalize stay f32. Per-head op order matches p1t exactly.
// Host guard: even n_head AND even GQA group (pair shares kv_head); f16pv door only.
template<int HD, int BKT>
static __device__ __forceinline__ void fa_prefill_bf16_pp_body_p1h2t(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int O_NBLK    = HD / N_KEYS;
    constexpr int NWH       = 4;                      // 2 warps/head x 2 heads
    constexpr int BLOCK_QH  = 2*M_ROWS;               // 32 q-rows per head (x2 heads = 64 logical)
    const int warp = threadIdx.y;                     // 0..3
    const int lane = threadIdx.x;
    const int hw   = warp >> 1;                       // head member of the pair
    const int wm   = warp & 1;                        // row-half within the head
    const int head0   = blockIdx.y * 2;
    const int head    = head0 + hw;
    const int kv_head = head0 / (n_head / n_head_kv); // pair-shared (even-group guard)
    const int q_base  = blockIdx.x * BLOCK_QH;
    const int qrow_base = q_base + wm*M_ROWS;
    if (head0 >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_rawh2[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_rawh2;                // BKT*HEAD_DIM (shared)
    __nv_bfloat16* sV = sK + BKT*HEAD_DIM;                         // BKT*HEAD_DIM (shared)
    __nv_bfloat16* sP = sV + BKT*HEAD_DIM;                         // 2*BLOCK_QH*BKT (f16 bytes)
    float* sL = (float*)(sP + 2*BLOCK_QH*BKT);                     // 2*BLOCK_QH f32
    __half* sPw = (__half*)sP + warp*M_ROWS*BKT;                   // per-(head,row-half) slot
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQstage = (hw == 0 ? sK : sV) + wm*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD / K_STEP];
        {
            // swizzled transient Q stage (own store+load pair; K later overwrites with its own)
            constexpr int QCH = HD / 8;
            const int4 z4 = make_int4(0,0,0,0);
            for (int i = lane; i < M_ROWS*QCH; i += WARP_SZ) {
                int r = i / QCH, dc = i % QCH;
                ((int4*)sQstage)[r*QCH + (dc ^ (r & 7))] = (r < nqw)
                    ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head) * head_dim))[dc]
                    : z4;
            }
            __syncwarp();
            #pragma unroll
            for (int kt = 0; kt < HD / K_STEP; ++kt)
                ld_A_sw(Qf[kt], sQstage, 0, kt*2, QCH);
            __syncwarp();
        }
        __syncthreads();

        CTileH O_acc[O_NBLK];                     // f16 P@V accumulation (door class)
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=0u; O_acc[c].x[1]=0u; }
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;
        const int r_hi = r_lo + 8;
        const int c0   = (lane % 4) * 2;

        // ---- P1 (engine study, FA2 schedule flash_fwd_kernel.h:305-339): V-copy overlaps
        // GEMM0, next-K copy overlaps softmax+GEMM1; uniform commit-group counts via empty
        // commits; boundary/interior mask split below. FP op order preserved (bit-gated).
        const int bt = warp*WARP_SZ + lane;
        constexpr int RCH = HEAD_DIM / 8;                 // int4 chunks per K/V row
        const int4 zero4 = make_int4(0, 0, 0, 0);
        const int q_pos_max = (T_kv - T) + q_base + (BLOCK_QH - 1);
        const int k0_lo = (window > 0) ? (((T_kv - T) + q_base) - (window - 1)) : 0;
        int k0_first = 0;
        if (window > 0 && k0_lo > 0) { while (k0_first + BKT <= k0_lo) k0_first += BKT; }
        auto cp_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p) {
            for (int i = bt; i < BKT*RCH; i += NWH*WARP_SZ) {
                int kk = i / RCH, dc = i % RCH;
                const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * head_dim;
                fa_cp_async_16((int4*)dst + kk*RCH + (dc ^ (kk & 7)), (const int4*)(src + rowo) + dc);
            }
        };
        auto sync_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p, int nkp) {
            for (int i = bt; i < BKT*RCH; i += NWH*WARP_SZ) {
                int kk = i / RCH, dc = i % RCH;
                const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * head_dim;
                ((int4*)dst)[kk*RCH + (dc ^ (kk & 7))] = (kk < nkp) ? ((const int4*)(src + rowo))[dc] : zero4;
            }
        };
        bool k_async = (k0_first < T_kv) && !(causal_i && k0_first > q_pos_max)
                       && (T_kv - k0_first >= BKT);
        if (k_async) { cp_rows(sK, K, k0_first); }
        fa_cp_commit();

        for (int k0 = k0_first; k0 < T_kv; k0 += BKT) {
            const int nk = min(BKT, T_kv - k0);
            if (causal_i && k0 > q_pos_max) break;

            fa_cp_wait<0>();
            __syncthreads();
            if (!k_async) { sync_rows(sK, K, k0, nk); __syncthreads(); }
            const bool v_async = (nk == BKT);
            if (v_async) { cp_rows(sV, V, k0); }
            fa_cp_commit();
            if (!v_async) { sync_rows(sV, V, k0, nk); }

            CTile Sc[BKT/N_KEYS];
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BKT; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD / K_STEP; ++kt) {
                    ATile Kt;
                    ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;
                Sc[kg/N_KEYS + 1] = C1;
            }
            __syncthreads();                              // all warps done reading sK
            {
                int kn = k0 + BKT;
                k_async = !(causal_i && kn > q_pos_max) && kn < T_kv && (T_kv - kn >= BKT);
                if (k_async) { cp_rows(sK, K, kn); }      // overlaps softmax + GEMM1
                fa_cp_commit();
            }
            // Boundary/interior split (FA2 fwd_kernel:298-429): interior tiles are full,
            // fully below every row's causal diagonal, and above every row's window bottom.
            const bool boundary = (nk < BKT)
                || (causal_i && (k0 + BKT - 1) > q_pos0w)
                || (window > 0 && k0 < (q_pos0w + (BLOCK_QH - 1)) - (window - 1) + BKT);

            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            if (boundary) {
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            } else {
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float s = Sc[g].x[l] * scale;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            #pragma unroll
            for (int g = 0; g < BKT/N_KEYS; ++g) {
                sPw[r_lo*BKT + g*N_KEYS + c0 + 0] = __float2half(Sc[g].x[0]);
                sPw[r_lo*BKT + g*N_KEYS + c0 + 1] = __float2half(Sc[g].x[1]);
                sPw[r_hi*BKT + g*N_KEYS + c0 + 0] = __float2half(Sc[g].x[2]);
                sPw[r_hi*BKT + g*N_KEYS + c0 + 1] = __float2half(Sc[g].x[3]);
            }
            __syncwarp();

            {
                const __half2 alo = __float2half2_rn(alpha_lo);
                const __half2 ahi = __float2half2_rn(alpha_hi);
                #pragma unroll
                for (int c = 0; c < O_NBLK; ++c) {
                    __half2 lo = __hmul2(*(__half2*)&O_acc[c].x[0], alo);
                    __half2 hi = __hmul2(*(__half2*)&O_acc[c].x[1], ahi);
                    O_acc[c].x[0] = *(unsigned*)&lo;
                    O_acc[c].x[1] = *(unsigned*)&hi;
                }
            }

            fa_cp_wait<1>();                          // V complete (next-K may still fly)
            __syncthreads();
            {
                ATile Ap[BKT/K_STEP];                 // P fragments once per tile
                #pragma unroll
                for (int kk = 0; kk < BKT; kk += K_STEP)
                    ld_A(Ap[kk/K_STEP], (const __nv_bfloat16*)sPw + kk, BKT/2);
                for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                    #pragma unroll
                    for (int kk = 0; kk < BKT; kk += K_STEP) {
                        ATile Bt;
                        ld_A_trans_sw(Bt, sV, kk, d0/8, HEAD_DIM/8);
                        BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                        BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                        mma_f16acc(O_acc[(d0/N_KEYS) + 0], Ap[kk/K_STEP], Blo);
                        mma_f16acc(O_acc[(d0/N_KEYS) + 1], Ap[kk/K_STEP], Bhi);
                    }
                }
            }
            __syncthreads();
        }

        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    const __half2 h2v = *(const __half2*)&O_acc[c].x[l / 2];
                    const float ov = __half2float((l & 1) ? __high2half(h2v) : __low2half(h2v));
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = ov * linv;
                }
            }
        }
        __syncthreads();
    }
}





// Head-pair + f16-P/V windowed stamp (MEMRA_FAW_HP=1 with the f16pv door; llama-class
// SWA geometry: 4 warps, occupancy 2, K/V staged once per head pair).
extern "C" __global__ void __launch_bounds__(4*WARP_SZ, 2) fa_prefill_w_bf16_p1h2(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    fa_prefill_bf16_pp_body_p1h2t<256, BK>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv,
                                           scale, causal, window);
}

// P1 windowed stamp (engine-study FA2 schedule; MEMRA_FAW_P1=0 reverts).
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_w_bf16_p1(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    fa_prefill_bf16_pp_body_p1t<256, BK>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv,
                                         scale, causal, window);
}


// Windowed bf16-staged stamp (gemma4 SWA prefill, hd256 — MEMRA_FAW_STAGE=f32 reverts).
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_w_bf16_pp(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    fa_prefill_bf16_pp_body<256>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal,
                                 window);
}

// ===================================================================== //
//  KERNEL 1w-g4 : fa_prefill_w_bf16_g4 — HEAD-GROUPED windowed prefill  //
//  (hd256, MQA n_head_kv==1, n_head % 4 == 0). llama's flash_attn_ext   //
//  groups heads per CTA (ncols2) so staged K/V is REUSED; the per-head  //
//  stamp re-stages identical K/V once per head CTA — 8x redundant at    //
//  nkv=1 (2026-07-22 kernel diff: ~2x total vs llama's hd256 FA).      //
//  Here: 4 warps = 4 CONSECUTIVE HEADS over the SAME 16 q-rows; K/V    //
//  staged once per CTA per k-step, cooperatively. Per-warp math is the  //
//  fa_prefill_bf16_pp_body chain VERBATIM (same 16-row register O, same //
//  softmax recipe) — the only change is which warp maps to what work.   //
//  grid (ceil(T/16), n_head/4, 1) — same CTA count as the per-head      //
//  stamp's (T/64, n_head), 1/4 the staging traffic.                     //
//  Bit-identity: per (head, row) the FP chain is identical to the       //
//  per-head stamp -> gated bit-identical in kernel_check.               //
// ===================================================================== //
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 1) fa_prefill_w_bf16_g4(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    constexpr int HEAD_DIM  = 256;
    constexpr int O_NBLK    = HEAD_DIM / N_KEYS;
    const int warp = threadIdx.y;                       // 0..3 = head-in-group
    const int lane = threadIdx.x;
    const int head    = blockIdx.y * 4 + warp;
    const int kv_head = 0;                              // MQA only (dispatch-guarded)
    const int q_base  = blockIdx.x * M_ROWS;            // 16 q-rows shared by all 4 heads
    const int qrow_base = q_base;
    if (q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_g4[];
    // Double-buffered K/V ring (2026-07-22 pipeline port, llama nstages=2): buffer 1 REUSES the
    // Q staging region — Q lives in registers after load_q_frags_bf16, so its 32KB smem is dead
    // for the rest of the kernel and is exactly one K/V pair. Zero extra smem.
    __nv_bfloat16* sK0 = (__nv_bfloat16*)smem_g4;                 // BK*HEAD_DIM
    __nv_bfloat16* sV0 = sK0 + BK*HEAD_DIM;                       // BK*HEAD_DIM
    __nv_bfloat16* sQ = sV0 + BK*HEAD_DIM;                        // 4*M_ROWS*HEAD_DIM (transient)
    __nv_bfloat16* sK1 = sQ;                                      // ring slot 1 (after Q load)
    __nv_bfloat16* sV1 = sQ + BK*HEAD_DIM;
    __nv_bfloat16* sP = sQ + 4*M_ROWS*HEAD_DIM;                   // 4*M_ROWS*BK
    float* sL = (float*)(sP + 4*M_ROWS*BK);                       // 4*M_ROWS f32
    __nv_bfloat16* sQw = sQ + warp*M_ROWS*HEAD_DIM;
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sLw = sL + warp*M_ROWS;

    const int causal_i = causal;
    const int q_pos0w = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;
    const int bsz = N_WARPS*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int RCH = HEAD_DIM / 8;

    // ---- per-warp: stage own head's 16-row Q, hold fragments in registers ----
    ATile Qf[HEAD_DIM / K_STEP];
    load_q_frags_bf16<256>(Qf, Q, sQw, qrow_base, nqw, head, n_head, head_dim, lane);
    __syncthreads();

    CTile O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    // Valid-tile walk (window skip folded into the step function so the prefetch can look ahead).
    const int q_pos_max = (T_kv - T) + q_base + (M_ROWS - 1);
    const int k0_lo = (window > 0) ? (((T_kv - T) + q_base) - (window - 1)) : 0;
    const int k0_hi = causal_i ? q_pos_max : (T_kv - 1);        // last k index that can matter
    auto first_k0 = [&]() -> int {
        int k = 0;
        if (window > 0 && k0_lo > 0) { k = ((k0_lo - BK) / BK) * BK; if (k < 0) k = 0;
            while (k + BK <= k0_lo) k += BK; }
        return k;
    };
    // cp.async prefetch of one FULL tile (nk == BK) into a ring slot; tail tiles stage sync.
    auto prefetch = [&](int k0p, __nv_bfloat16* dK, __nv_bfloat16* dV) {
        for (int i = bt; i < BK*RCH; i += bsz) {
            int kk = i / RCH, dc = i % RCH;
            const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * head_dim;
            fa_cp_async_16((int4*)dK + i, (const int4*)(K + rowo) + dc);
            fa_cp_async_16((int4*)dV + i, (const int4*)(V + rowo) + dc);
        }
        fa_cp_commit();
    };
    int k0 = first_k0();
    int buf = 0;
    bool pending = false;                     // a cp.async group is in flight for `buf`
    if (k0 < T_kv && k0 <= k0_hi && T_kv - k0 >= BK) { prefetch(k0, sK0, sV0); pending = true; }

    for (; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        if (causal_i && k0 > q_pos_max) break;

        __nv_bfloat16* sK = buf ? sK1 : sK0;
        __nv_bfloat16* sV = buf ? sV1 : sV0;
        if (pending) {
            fa_cp_wait<0>();
            pending = false;
        } else {
            // tail tile (nk < BK) or first tile after a non-prefetched start: stage sync.
            for (int i = bt; i < BK*RCH; i += bsz) {
                int kk = i / RCH, dc = i % RCH;
                const size_t rowo = ((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim;
                ((int4*)sK)[i] = (kk < nk) ? ((const int4*)(K + rowo))[dc] : zero4;
                ((int4*)sV)[i] = (kk < nk) ? ((const int4*)(V + rowo))[dc] : zero4;
            }
        }
        __syncthreads();

        // Prefetch the NEXT valid full tile into the other ring slot while computing this one.
        {
            int kn = k0 + BK;
            if (!(causal_i && kn > q_pos_max) && kn < T_kv && T_kv - kn >= BK) {
                prefetch(kn, buf ? sK0 : sK1, buf ? sV0 : sV1);
                pending = true;
            }
        }

        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll
            for (int kt = 0; kt < HEAD_DIM / K_STEP; ++kt) {
                ATile Kt;
                ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf[kt], Blo);
                mma_bf16(C1, Qf[kt], Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }

        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0w + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);

        float m_prev_lo = m_lo, m_prev_hi = m_hi;
        float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
        float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
            sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
        }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
            O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
        }

        for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
            CTile Clo, Chi;
            Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
            Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sPw + kk, BK/2);
                ld_A_trans(Bt, sV + kk*HEAD_DIM + d0, HEAD_DIM/2);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_bf16(Clo, A, Blo);
                mma_bf16(Chi, A, Bhi);
            }
            O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
            O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
            O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
            O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
        }
        __syncthreads();
        buf ^= 1;
    }

    if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
    __syncwarp();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
            }
        }
    }
}

// ===================================================================== //
//  KERNEL 1d : fa_prefill_f32_hd512 — gemma4 GLOBAL layers (hd 512).    //
//  hd512 cannot ride the hd256 bodies: Q-in-reg needs 32 A-frags and    //
//  register-O 64 CTiles (256+128 regs — spills). This variant:          //
//    * BLOCK_Q=32 (2 warps x 16 rows), Q staged ONCE per CTA in smem    //
//      (sQ 32x512 bf16) and re-ldmatrix'd per K-step — no persistent    //
//      Q fragments.                                                     //
//    * grid.z = 2 O-HALVES: each CTA recomputes the FULL 512-dim QK     //
//      scores (softmax needs the whole dot) but stages/accumulates only //
//      its 256-dim V half — register-O stays 32 CTiles. GEMM0 is run    //
//      twice per (q,k) pair across the grid; globals are 8/48 layers    //
//      and the naive kernel this replaces was ~50x slower.              //
//  Softmax = the pp register recipe (row m/l in regs, 4-lane reduce).   //
//  smem: sQ 32KB + sK 32KB + sV(half) 16KB + sP 2KB + sL — ~82.2KB     //
//  -> 1 CTA/SM; grid (ceil(T/32), n_head, 2) covers the 82 SMs at any   //
//  practical T.                                                         //
// ===================================================================== //
#define N_WARPS_512 2
#define BLOCK_Q_512 (M_ROWS*N_WARPS_512)   // 32 query rows per CTA
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 1) fa_prefill_w_bf16_g4o2(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int window)
{
    constexpr int HEAD_DIM  = 256;
    constexpr int O_NBLK    = HEAD_DIM / N_KEYS;
    const int warp = threadIdx.y;                       // 0..3 = head-in-group
    const int lane = threadIdx.x;
    const int head    = blockIdx.y * 4 + warp;
    const int kv_head = 0;                              // MQA only (dispatch-guarded)
    const int q_base  = blockIdx.x * M_ROWS;            // 16 q-rows shared by all 4 heads
    const int qrow_base = q_base;
    if (q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_g4o2[];
    // OCCUPANCY-2 variant (2026-07-22, the llama hd256 mechanism): ONE 16KB K/V buffer inside
    // the Q-stage region (dead after load_q_frags) — K staged for GEMM0, then V overwrites it
    // for GEMM1 (+1 barrier per tile). CTA smem ~36.5KB -> 2 CTA/SM; cross-CTA overlap hides
    // the serial staging the way llama's small-smem config does.
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_g4o2;                // 4*M_ROWS*HEAD_DIM (transient)
    __nv_bfloat16* sKb = sQ;                                      // BK*HEAD_DIM (16KB)
    __nv_bfloat16* sVb = sQ + BK*HEAD_DIM;                        // BK*HEAD_DIM (16KB)
    __nv_bfloat16* sP = sQ + 4*M_ROWS*HEAD_DIM;                   // 4*M_ROWS*BK
    float* sL = (float*)(sP + 4*M_ROWS*BK);                       // 4*M_ROWS f32
    __nv_bfloat16* sQw = sQ + warp*M_ROWS*HEAD_DIM;
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sLw = sL + warp*M_ROWS;

    const int causal_i = causal;
    const int q_pos0w = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;
    const int bsz = N_WARPS*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int RCH = HEAD_DIM / 8;

    // ---- per-warp: stage own head's 16-row Q, hold fragments in registers ----
    ATile Qf[HEAD_DIM / K_STEP];
    load_q_frags_bf16<256>(Qf, Q, sQw, qrow_base, nqw, head, n_head, head_dim, lane);
    __syncthreads();

    CTile O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    const int q_pos_max = (T_kv - T) + q_base + (M_ROWS - 1);
    const int k0_lo = (window > 0) ? (((T_kv - T) + q_base) - (window - 1)) : 0;
    int k0 = 0;
    if (window > 0 && k0_lo > 0) { while (k0 + BK <= k0_lo) k0 += BK; }
    for (; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        if (causal_i && k0 > q_pos_max) break;

        // ---- stage K and V together at tile start (two 16KB halves of the dead Q region) ----
        for (int i = bt; i < BK*RCH; i += bsz) {
            int kk = i / RCH, dc = i % RCH;
            const size_t rowo = ((size_t)(k0 + kk) * n_head_kv + kv_head) * head_dim;
            ((int4*)sKb)[i] = (kk < nk) ? ((const int4*)(K + rowo))[dc] : zero4;
            ((int4*)sVb)[i] = (kk < nk) ? ((const int4*)(V + rowo))[dc] : zero4;
        }
        __syncthreads();

        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll
            for (int kt = 0; kt < HEAD_DIM / K_STEP; ++kt) {
                ATile Kt;
                ld_A(Kt, sKb + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf[kt], Blo);
                mma_bf16(C1, Qf[kt], Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }

        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0w + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);

        float m_prev_lo = m_lo, m_prev_hi = m_hi;
        float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
        float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
            sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
        }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
            O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
        }

        for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
            CTile Clo, Chi;
            Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
            Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sPw + kk, BK/2);
                ld_A_trans(Bt, sVb + kk*HEAD_DIM + d0, HEAD_DIM/2);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_bf16(Clo, A, Blo);
                mma_bf16(Chi, A, Bhi);
            }
            O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
            O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
            O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
            O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
        }
        __syncthreads();
    }

    if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
    __syncwarp();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
            }
        }
    }
}

// ===================================================================== //
//  KERNEL 1d : fa_prefill_f32_hd512 — gemma4 GLOBAL layers (hd 512).    //
//  hd512 cannot ride the hd256 bodies: Q-in-reg needs 32 A-frags and    //
//  register-O 64 CTiles (256+128 regs — spills). This variant:          //
//    * BLOCK_Q=32 (2 warps x 16 rows), Q staged ONCE per CTA in smem    //
//      (sQ 32x512 bf16) and re-ldmatrix'd per K-step — no persistent    //
//      Q fragments.                                                     //
//    * grid.z = 2 O-HALVES: each CTA recomputes the FULL 512-dim QK     //
//      scores (softmax needs the whole dot) but stages/accumulates only //
//      its 256-dim V half — register-O stays 32 CTiles. GEMM0 is run    //
//      twice per (q,k) pair across the grid; globals are 8/48 layers    //
//      and the naive kernel this replaces was ~50x slower.              //
//  Softmax = the pp register recipe (row m/l in regs, 4-lane reduce).   //
//  smem: sQ 32KB + sK 32KB + sV(half) 16KB + sP 2KB + sL — ~82.2KB     //
//  -> 1 CTA/SM; grid (ceil(T/32), n_head, 2) covers the 82 SMs at any   //
//  practical T.                                                         //
// ===================================================================== //
#define N_WARPS_512 2
#define BLOCK_Q_512 (M_ROWS*N_WARPS_512)   // 32 query rows per CTA
extern "C" __global__ void __launch_bounds__(N_WARPS_512*WARP_SZ, 1) fa_prefill_f32_hd512(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int HALF      = HEAD_DIM / 2;           // 256 V/O dims per CTA
    constexpr int O_NBLK    = HALF / N_KEYS;          // 32 CTiles
    const int warp = threadIdx.y;                     // 0..1
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q_512;
    const int qrow_base = q_base + warp*M_ROWS;
    const int d_base  = blockIdx.z * HALF;            // this CTA's O half
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw512[];
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_raw512;              // BLOCK_Q_512*HEAD_DIM
    __nv_bfloat16* sK = sQ + BLOCK_Q_512*HEAD_DIM;                // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HALF
    __nv_bfloat16* sP = sV + BK*HALF;                             // BLOCK_Q_512*BK
    float* sL = (float*)(sP + BLOCK_Q_512*BK);                    // BLOCK_Q_512 f32
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQw = sQ + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    const int q_pos0w  = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;              // 0..63
    const int bsz = N_WARPS_512*WARP_SZ;

    // ---- stage the CTA's whole Q tile once (rows beyond T pad with 0) ----
    for (int i = bt; i < BLOCK_Q_512*HEAD_DIM; i += bsz) {
        int r = i / HEAD_DIM, d = i % HEAD_DIM;
        float qv = (q_base + r < T) ? Q[((size_t)(q_base + r) * n_head + head) * HEAD_DIM + d]
                                    : 0.0f;
        sQ[i] = __float2bfloat16(qv);
    }
    __syncthreads();

    CTile O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int k0 = 0; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q_512 - 1);
        if (causal_i && k0 > q_pos_max) break;

        // ---- stage K (full 512) + V (this CTA's 256 half) ----
        for (int i = bt; i < BK*HEAD_DIM; i += bsz) {
            int kk = i / HEAD_DIM, d = i % HEAD_DIM;
            float kv = (kk < nk) ? K[((size_t)(k0 + kk) * n_head_kv + kv_head) * HEAD_DIM + d] : 0.0f;
            sK[i] = __float2bfloat16(kv);
        }
        for (int i = bt; i < BK*HALF; i += bsz) {
            int kk = i / HALF, d = i % HALF;
            float vv = (kk < nk) ? V[((size_t)(k0 + kk) * n_head_kv + kv_head) * HEAD_DIM + d_base + d]
                                 : 0.0f;
            sV[i] = __float2bfloat16(vv);
        }
        __syncthreads();

        // ---- GEMM0: full-512 QK^T, Q re-ldmatrix'd from sQ per K-step ----
        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll 8
            for (int kt = 0; kt < HD_KTILES; ++kt) {
                ATile Qf, Kt;
                ld_A(Qf, sQw + kt*K_STEP, HEAD_DIM/2);
                ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf, Blo);
                mma_bf16(C1, Qf, Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }

        // ---- register softmax (pp recipe) ----
        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0w + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);
        float m_new_lo = fmaxf(m_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_hi, s_tile_max_hi);
        float alpha_lo = (m_lo == NEG_INF) ? 0.0f : exp2f((m_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_hi == NEG_INF) ? 0.0f : exp2f((m_hi - m_new_hi) * LOG2E);
        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
            sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
        }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
            O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
        }

        // ---- GEMM1: O(half) += P @ V(half) ----
        for (int d0 = 0; d0 < HALF; d0 += 2*N_KEYS) {
            CTile Clo, Chi;
            Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
            Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sPw + kk, BK/2);
                ld_A_trans(Bt, sV + kk*HALF + d0, HALF/2);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_bf16(Clo, A, Blo);
                mma_bf16(Chi, A, Bhi);
            }
            O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
            O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
            O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
            O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
        }
        __syncthreads();
    }

    if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
    __syncwarp();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                O[((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM + d_base + d]
                    = O_acc[c].x[l] * linv;
            }
        }
    }
}
// ===================================================================== //
//  KERNEL 1d-bf16 : fa_prefill_bf16_hd512 — the hd512 kernel with Q/K/V //
//  PRE-CONVERTED to bf16 (f32_to_bf16_flat below, once per layer).       //
//  Motivation: at 1 CTA/SM (~82KB smem) the synchronous stage-to-smem    //
//  serializes with compute, and MQA (n_head_kv=1) re-stages the same     //
//  K/V bytes for every (head, O-half) CTA — 16x. Pre-converting halves   //
//  the staged bytes and turns the (ld.f32 + cvt + st.b16) per-element    //
//  loop into int4 copies (8 bf16 per instruction): 8x fewer stage        //
//  instructions, ~4x fewer stage bytes in flight.                        //
//  BIT-IDENTITY: the converter applies the exact __float2bfloat16        //
//  round-to-nearest-even the in-kernel stage applied; every mma input    //
//  bit matches fa_prefill_f32_hd512 -> O is bit-identical (gated in      //
//  kernel_check).                                                        //
// ===================================================================== //
extern "C" __global__ void f32_to_bf16_flat(
        const float* __restrict__ x, __nv_bfloat16* __restrict__ y, long n)
{
    // n % 4 == 0 (all hd512 Q/K/V sizes are multiples of 512). float4 in, 4x bf16 out.
    long i = ((long)blockIdx.x * blockDim.x + threadIdx.x) * 4;
    if (i >= n) return;
    float4 v = *(const float4*)(x + i);
    ushort4 o;
    o.x = __bfloat16_as_ushort(__float2bfloat16(v.x));
    o.y = __bfloat16_as_ushort(__float2bfloat16(v.y));
    o.z = __bfloat16_as_ushort(__float2bfloat16(v.z));
    o.w = __bfloat16_as_ushort(__float2bfloat16(v.w));
    *(ushort4*)(y + i) = o;
}

extern "C" __global__ void __launch_bounds__(N_WARPS_512*WARP_SZ, 1) fa_prefill_bf16_hd512(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int HALF      = HEAD_DIM / 2;           // 256 V/O dims per CTA
    constexpr int O_NBLK    = HALF / N_KEYS;          // 32 CTiles
    const int warp = threadIdx.y;                     // 0..1
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q_512;
    const int qrow_base = q_base + warp*M_ROWS;
    const int d_base  = blockIdx.z * HALF;            // this CTA's O half
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw512b[];
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_raw512b;             // BLOCK_Q_512*HEAD_DIM
    __nv_bfloat16* sK = sQ + BLOCK_Q_512*HEAD_DIM;                // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HALF
    __nv_bfloat16* sP = sV + BK*HALF;                             // BLOCK_Q_512*BK
    float* sL = (float*)(sP + BLOCK_Q_512*BK);                    // BLOCK_Q_512 f32
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQw = sQ + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    const int q_pos0w  = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;              // 0..63
    const int bsz = N_WARPS_512*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);

    // ---- stage the CTA's whole Q tile once: int4 = 8 bf16 per copy ----
    constexpr int QCH = HEAD_DIM / 8;                 // int4 chunks per row
    for (int i = bt; i < BLOCK_Q_512*QCH; i += bsz) {
        int r = i / QCH, dc = i % QCH;
        ((int4*)sQ)[i] = (q_base + r < T)
            ? ((const int4*)(Q + ((size_t)(q_base + r) * n_head + head) * HEAD_DIM))[dc]
            : zero4;
    }
    __syncthreads();

    CTile O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int k0 = 0; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q_512 - 1);
        if (causal_i && k0 > q_pos_max) break;

        // ---- stage K (full 512) + V (this CTA's 256 half), int4 copies ----
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            ((int4*)sK)[i] = (kk < nk)
                ? ((const int4*)(K + ((size_t)(k0 + kk) * n_head_kv + kv_head) * HEAD_DIM))[dc]
                : zero4;
        }
        constexpr int VCH = HALF / 8;
        for (int i = bt; i < BK*VCH; i += bsz) {
            int kk = i / VCH, dc = i % VCH;
            ((int4*)sV)[i] = (kk < nk)
                ? ((const int4*)(V + ((size_t)(k0 + kk) * n_head_kv + kv_head) * HEAD_DIM + d_base))[dc]
                : zero4;
        }
        __syncthreads();

        // ---- GEMM0: full-512 QK^T, Q re-ldmatrix'd from sQ per K-step ----
        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll 8
            for (int kt = 0; kt < HD_KTILES; ++kt) {
                ATile Qf, Kt;
                ld_A(Qf, sQw + kt*K_STEP, HEAD_DIM/2);
                ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf, Blo);
                mma_bf16(C1, Qf, Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }

        // ---- register softmax (pp recipe) ----
        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0w + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);
        float m_new_lo = fmaxf(m_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_hi, s_tile_max_hi);
        float alpha_lo = (m_lo == NEG_INF) ? 0.0f : exp2f((m_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_hi == NEG_INF) ? 0.0f : exp2f((m_hi - m_new_hi) * LOG2E);
        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
            sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
            sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
        }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
            O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
        }

        // ---- GEMM1: O(half) += P @ V(half) ----
        for (int d0 = 0; d0 < HALF; d0 += 2*N_KEYS) {
            CTile Clo, Chi;
            Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
            Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sPw + kk, BK/2);
                ld_A_trans(Bt, sV + kk*HALF + d0, HALF/2);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_bf16(Clo, A, Blo);
                mma_bf16(Chi, A, Bhi);
            }
            O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
            O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
            O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
            O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
        }
        __syncthreads();
    }

    if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
    __syncwarp();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                O[((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM + d_base + d]
                    = O_acc[c].x[l] * linv;
            }
        }
    }
}

// ===================================================================== //
//  KERNEL 1d-sp : fa_prefill_bf16_hd512_sp — SINGLE-PASS hd512 (gemma4  //
//  globals). The z=2 kernel recomputes the FULL 512-dim QK scores per   //
//  O-half CTA — 2x GEMM0. Kernel-diff vs llama (2026-07-22, desktop     //
//  5090): their flash_attn_ext_f16<512> is ~4.7x lighter per pass; the  //
//  duplication is the excess. Here ONE CTA covers 16 q-rows x full 512: //
//    * GEMM0 split-K across the 2 warps (warp w owns kt w*16..w*16+16), //
//      partials summed through sS f32 smem (write / add / read-back).   //
//    * softmax per warp on the summed scores (identical math, no sync). //
//    * GEMM1: warp w owns V/O dims [w*256, w*256+256) — register O      //
//      stays 32 CTiles/warp, same as the z=2 kernel.                    //
//  grid (ceil(T/16), n_head, 1). smem ~83KB -> 1 CTA/SM.                //
//  OWN NUMERIC CONFIG (split-K partial-sum order differs from the       //
//  sequential kt chain) — battery-gated; MEMRA_FA512_SP=0 reverts to the //
//  z=2 bf16 kernel.                                                     //
// ===================================================================== //
#define SP_M_ROWS 16
extern "C" __global__ void __launch_bounds__(N_WARPS_512*WARP_SZ, 1) fa_prefill_bf16_hd512_sp(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int HALF      = HEAD_DIM / 2;           // 256 V/O dims per WARP
    constexpr int O_NBLK    = HALF / N_KEYS;          // 32 CTiles per warp
    constexpr int KT_HALF   = HD_KTILES / 2;          // 16 kt per warp (GEMM0 split-K)
    const int warp = threadIdx.y;                     // 0..1
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int qrow_base = blockIdx.x * SP_M_ROWS;
    if (head >= n_head || qrow_base >= T) return;
    const int nqw = min(SP_M_ROWS, T - qrow_base);
    const int d_base = warp * HALF;                   // this WARP's O half

    extern __shared__ char smem_raw512sp[];
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_raw512sp;            // SP_M_ROWS*HEAD_DIM
    __nv_bfloat16* sK = sQ + SP_M_ROWS*HEAD_DIM;                  // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HEAD_DIM (full 512)
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;                         // SP_M_ROWS*BK
    float* sS = (float*)(sP + SP_M_ROWS*BK);                      // SP_M_ROWS*BK f32 partials
    float* sL = sS + SP_M_ROWS*BK;                                // SP_M_ROWS f32

    const int causal_i = causal;
    const int q_pos0  = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;              // 0..63
    const int bsz = N_WARPS_512*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int QCH = HEAD_DIM / 8;

    // ---- stage the CTA's 16-row Q tile once (int4 = 8 bf16 per copy) ----
    for (int i = bt; i < SP_M_ROWS*QCH; i += bsz) {
        int r = i / QCH, dc = i % QCH;
        ((int4*)sQ)[r*QCH + (dc ^ (r & 7))] = (qrow_base + r < T)
            ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM))[dc]
            : zero4;
    }
    __syncthreads();

    CTile O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int k0 = 0; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        const int q_pos_max = (T_kv - T) + qrow_base + (SP_M_ROWS - 1);
        if (causal_i && k0 > q_pos_max) break;

        // ---- stage K + V (both full 512), int4 copies ----
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            const size_t rowo = ((size_t)(k0 + kk) * n_head_kv + kv_head) * HEAD_DIM;
            ((int4*)sK)[kk*QCH + (dc ^ (kk & 7))] = (kk < nk) ? ((const int4*)(K + rowo))[dc] : zero4;
            ((int4*)sV)[kk*QCH + (dc ^ (kk & 7))] = (kk < nk) ? ((const int4*)(V + rowo))[dc] : zero4;
        }
        __syncthreads();

        // ---- GEMM0 split-K: warp w accumulates its 16 kt, partials meet in sS ----
        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll 8
            for (int kt0 = 0; kt0 < KT_HALF; ++kt0) {
                const int kt = warp*KT_HALF + kt0;
                ATile Qf, Kt;
                ld_A_sw(Qf, sQ, 0, kt*2, HEAD_DIM/8);
                ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf, Blo);
                mma_bf16(C1, Qf, Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }
        // warp0 writes its partials, warp1 adds, both read the sum back.
        if (warp == 0) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sS[r_lo*BK + g*N_KEYS + c0 + 0] = Sc[g].x[0];
                sS[r_lo*BK + g*N_KEYS + c0 + 1] = Sc[g].x[1];
                sS[r_hi*BK + g*N_KEYS + c0 + 0] = Sc[g].x[2];
                sS[r_hi*BK + g*N_KEYS + c0 + 1] = Sc[g].x[3];
            }
        }
        __syncthreads();
        if (warp == 1) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sS[r_lo*BK + g*N_KEYS + c0 + 0] += Sc[g].x[0];
                sS[r_lo*BK + g*N_KEYS + c0 + 1] += Sc[g].x[1];
                sS[r_hi*BK + g*N_KEYS + c0 + 0] += Sc[g].x[2];
                sS[r_hi*BK + g*N_KEYS + c0 + 1] += Sc[g].x[3];
            }
        }
        __syncthreads();
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            Sc[g].x[0] = sS[r_lo*BK + g*N_KEYS + c0 + 0];
            Sc[g].x[1] = sS[r_lo*BK + g*N_KEYS + c0 + 1];
            Sc[g].x[2] = sS[r_hi*BK + g*N_KEYS + c0 + 0];
            Sc[g].x[3] = sS[r_hi*BK + g*N_KEYS + c0 + 1];
        }
        __syncthreads();

        // ---- register softmax (identical per warp — same summed scores) ----
        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0 + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);
        float m_new_lo = fmaxf(m_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_hi, s_tile_max_hi);
        float alpha_lo = (m_lo == NEG_INF) ? 0.0f : exp2f((m_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_hi == NEG_INF) ? 0.0f : exp2f((m_hi - m_new_hi) * LOG2E);
        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        // P to sP once (warp0; both warps hold identical values).
        if (warp == 0) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sP[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sP[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sP[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sP[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
        }
        __syncthreads();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
            O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
        }

        // ---- GEMM1: warp w owns O[:, d_base .. d_base+256) ----
        for (int d0 = 0; d0 < HALF; d0 += 2*N_KEYS) {
            CTile Clo, Chi;
            Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
            Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sP + kk, BK/2);
                ld_A_trans_sw(Bt, sV, kk, (d_base + d0)/8, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_bf16(Clo, A, Blo);
                mma_bf16(Chi, A, Bhi);
            }
            O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
            O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
            O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
            O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
        }
        __syncthreads();
    }

    if (warp == 0 && c0 == 0) { sL[r_lo] = l_lo; sL[r_hi] = l_hi; }
    __syncthreads();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sL[r] > 0.0f) ? (1.0f / sL[r]) : 0.0f;
                O[((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM + d_base + d]
                    = O_acc[c].x[l] * linv;
            }
        }
    }
}

// ===================================================================== //
//  KERNEL 1d-mla : fa_mla_gathered_bf16 — ABSORBED-form MLA prefill      //
//  attention over a DSA-GATHERED index list, on tensor cores.           //
//  (lane/glm5-mla-tc-prefill, 2026-08-30 — the launch-diet census named //
//  memra_mla_attn_gathered_kernel at 139 ms/layer-chunk, ~2.5 TF/s.)    //
//                                                                       //
//  WHY THE ABSORBED FORM RIDES TENSOR CORES HERE, when "nobody runs     //
//  absorbed MLA at prefill" (PREFILL-GAP.md §2.5): that law is about    //
//  DENSE prefill, where t x t attention grows and the materialized      //
//  256-dim MHA form halves the score FLOPs. glm5_next's DSA indexer     //
//  caps every query's attended set at topk+tail rows and selects ONE    //
//  list per query SHARED ACROSS ALL 64 HEADS (the indexer mixes heads   //
//  before top-k). That shared list is exactly what makes the absorbed   //
//  form GEMM-shaped: the HEAD axis is the MMA m (16 head-rows per A     //
//  tile), the gathered latent rows are the n, and the 512-wide latent   //
//  is the k — with ONE B operand per tile serving every head. The      //
//  materialized form would give every head its OWN K plane and destroy  //
//  that m axis (per-query per-head matvecs again). This is also        //
//  FlashMLA's own sparse-prefill geometry (576/512 q ⊗ gathered kv).    //
//                                                                       //
//  STRUCTURE: fa_prefill_bf16_hd512_sp VERBATIM with the axes recast:   //
//    * one CTA = ONE QUERY x a 16-HEAD row band (grid (t_q, ⌈nh/16⌉));  //
//      sQ rows are the query's heads (q_lat is [t, nh, 512], so the     //
//      band is contiguous rows). Heads past n_head pad with 0 and are   //
//      dropped on store (the sp kernel's nqw treatment).                //
//    * K tiles are GATHERED: slot s of the tile is cache row idx[s],    //
//      staged through the same int4+swizzle copy; a -1 slot stages 0.   //
//    * V IS K: the NoPE latent row (d_rope 0) is both the score operand //
//      and the value (kv_rank = full row width), so sV aliases sK and   //
//      GEMM1 reads the same slab — this kernel is d_rope==0 ONLY, the   //
//      host launcher refuses anything else.                             //
//    * NO causal test: causality lives in the index list (the selector //
//      emits only visible rows). The mask is `idx < 0` — a dropped      //
//      selection mask or an off-by-one list is therefore a WRONG        //
//      OUTPUT, which is what the gate's red arms assert.                //
//    * -1 padding is TRAILING (both select kernels emit live slots      //
//      first, then the tail, then the -1 fill), so a tile whose FIRST   //
//      slot is dead ends the walk — load-bearing for the trivial        //
//      -selection queries early in a prime, whose lists are mostly pad. //
//  Numeric class: bf16 operands, f32 accumulate, exp2f online softmax   //
//  — the fa_prefill bf16 class, band-gated (never bit) vs the f32       //
//  gathered kernel and the CPU oracle in tests/mla_tc_prefill_gpu.rs.   //
// ===================================================================== //
extern "C" __global__ void __launch_bounds__(N_WARPS_512*WARP_SZ, 1) fa_mla_gathered_bf16(
        const __nv_bfloat16* __restrict__ Q,   // q_lat [t_q, n_head, 512] bf16
        const __nv_bfloat16* __restrict__ C,   // latent cache rows [t_kv, 512] bf16 (K and V)
        const int* __restrict__ idx,           // [t_q, width] ascending cache rows, -1 trailing
        float* __restrict__ O,                 // o_lat [t_q, n_head, 512] f32
        int n_head, int t_q, int width, float scale)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int HALF      = HEAD_DIM / 2;           // 256 O dims per WARP
    constexpr int O_NBLK    = HALF / N_KEYS;          // 32 CTiles per warp
    constexpr int KT_HALF   = HD_KTILES / 2;          // 16 kt per warp (GEMM0 split-K)
    const int warp = threadIdx.y;                     // 0..1
    const int lane = threadIdx.x;
    const int qi   = blockIdx.x;                      // one query per CTA
    const int h0   = blockIdx.y * SP_M_ROWS;          // this CTA's 16-head band
    if (qi >= t_q || h0 >= n_head) return;
    const int nhw = min(SP_M_ROWS, n_head - h0);      // live head rows
    const int d_base = warp * HALF;                   // this WARP's O half

    extern __shared__ char smem_mla_g[];
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_mla_g;               // SP_M_ROWS*HEAD_DIM
    __nv_bfloat16* sK = sQ + SP_M_ROWS*HEAD_DIM;                  // BK*HEAD_DIM (V aliases K)
    __nv_bfloat16* sP = sK + BK*HEAD_DIM;                         // SP_M_ROWS*BK
    float* sS = (float*)(sP + SP_M_ROWS*BK);                      // SP_M_ROWS*BK f32 partials
    float* sL = sS + SP_M_ROWS*BK;                                // SP_M_ROWS f32
    int* sIdx = (int*)(sL + SP_M_ROWS);                           // BK i32 (this tile's slots)

    const int bt  = warp*WARP_SZ + lane;              // 0..63
    const int bsz = N_WARPS_512*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int QCH = HEAD_DIM / 8;

    const int* row_idx = idx + (size_t)qi * width;

    // ---- stage the query's 16-head Q band once (int4 = 8 bf16 per copy) ----
    for (int i = bt; i < SP_M_ROWS*QCH; i += bsz) {
        int r = i / QCH, dc = i % QCH;
        ((int4*)sQ)[r*QCH + (dc ^ (r & 7))] = (r < nhw)
            ? ((const int4*)(Q + ((size_t)qi * n_head + h0 + r) * HEAD_DIM))[dc]
            : zero4;
    }
    __syncthreads();

    CTile O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int s0 = 0; s0 < width; s0 += BK) {
        // ---- stage this tile's slot list ----
        for (int i = bt; i < BK; i += bsz) sIdx[i] = (s0 + i < width) ? row_idx[s0 + i] : -1;
        __syncthreads();
        // TRAILING -1 contract (memra_mla_kpool_select_*: live slots, then tail, then pad):
        // a dead first slot means every later slot is dead. Block-uniform read after the sync.
        if (sIdx[0] < 0) break;

        // ---- gather the tile's K(=V) rows, int4 + swizzle, dead slots stage zero ----
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            int trow = sIdx[kk];
            ((int4*)sK)[kk*QCH + (dc ^ (kk & 7))] = (trow >= 0)
                ? ((const int4*)(C + (size_t)trow * HEAD_DIM))[dc]
                : zero4;
        }
        __syncthreads();

        // ---- GEMM0 split-K: warp w accumulates its 16 kt, partials meet in sS ----
        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll 8
            for (int kt0 = 0; kt0 < KT_HALF; ++kt0) {
                const int kt = warp*KT_HALF + kt0;
                ATile Qf, Kt;
                ld_A_sw(Qf, sQ, 0, kt*2, HEAD_DIM/8);
                ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf, Blo);
                mma_bf16(C1, Qf, Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }
        // warp0 writes its partials, warp1 adds, both read the sum back.
        if (warp == 0) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sS[r_lo*BK + g*N_KEYS + c0 + 0] = Sc[g].x[0];
                sS[r_lo*BK + g*N_KEYS + c0 + 1] = Sc[g].x[1];
                sS[r_hi*BK + g*N_KEYS + c0 + 0] = Sc[g].x[2];
                sS[r_hi*BK + g*N_KEYS + c0 + 1] = Sc[g].x[3];
            }
        }
        __syncthreads();
        if (warp == 1) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sS[r_lo*BK + g*N_KEYS + c0 + 0] += Sc[g].x[0];
                sS[r_lo*BK + g*N_KEYS + c0 + 1] += Sc[g].x[1];
                sS[r_hi*BK + g*N_KEYS + c0 + 0] += Sc[g].x[2];
                sS[r_hi*BK + g*N_KEYS + c0 + 1] += Sc[g].x[3];
            }
        }
        __syncthreads();
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            Sc[g].x[0] = sS[r_lo*BK + g*N_KEYS + c0 + 0];
            Sc[g].x[1] = sS[r_lo*BK + g*N_KEYS + c0 + 1];
            Sc[g].x[2] = sS[r_hi*BK + g*N_KEYS + c0 + 0];
            Sc[g].x[3] = sS[r_hi*BK + g*N_KEYS + c0 + 1];
        }
        __syncthreads();

        // ---- register softmax (identical per warp — same summed scores) ----
        // The only mask is the DEAD-SLOT mask: the index list already encodes causality
        // and the DSA selection, and this kernel must not re-derive either.
        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                float s = Sc[g].x[l] * scale;
                if (sIdx[col] < 0) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);
        float m_new_lo = fmaxf(m_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_hi, s_tile_max_hi);
        float alpha_lo = (m_lo == NEG_INF) ? 0.0f : exp2f((m_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_hi == NEG_INF) ? 0.0f : exp2f((m_hi - m_new_hi) * LOG2E);
        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        // P to sP once (warp0; both warps hold identical values).
        if (warp == 0) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sP[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sP[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sP[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sP[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
        }
        __syncthreads();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
            O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
        }

        // ---- GEMM1: warp w owns O[:, d_base .. d_base+256); V rows ARE the sK slab ----
        for (int d0 = 0; d0 < HALF; d0 += 2*N_KEYS) {
            CTile Clo, Chi;
            Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
            Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sP + kk, BK/2);
                ld_A_trans_sw(Bt, sK, kk, (d_base + d0)/8, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_bf16(Clo, A, Blo);
                mma_bf16(Chi, A, Bhi);
            }
            O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
            O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
            O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
            O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
        }
        __syncthreads();
    }

    if (warp == 0 && c0 == 0) { sL[r_lo] = l_lo; sL[r_hi] = l_hi; }
    __syncthreads();

    // l == 0 (a query with no live slot) cannot happen on the shipped path — always_select_tail
    // guarantees at least one row — but the guard keeps a zero denominator from minting NaN.
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nhw) {
                float linv = (sL[r] > 0.0f) ? (1.0f / sL[r]) : 0.0f;
                O[((size_t)qi * n_head + h0 + r) * HEAD_DIM + d_base + d]
                    = O_acc[c].x[l] * linv;
            }
        }
    }
}

// Head-pair (MQA ncols2=2, llama fattn-mma:561) evolution of sp16w4: nkv=1 means every
// head reads IDENTICAL K/V — pack 2 heads per CTA so each staged K/V tile feeds 2x mma.
// Q lives entirely in registers (staged through the sK slab pre-loop); grid y = n_head/2.
// Requires n_head even and an even GQA group (n_head/n_head_kv) so a pair never
// straddles kv groups (host-guarded); nkv=1 MQA is the extreme case.
extern "C" __global__ void __launch_bounds__(4*WARP_SZ, 1) fa_prefill_bf16_hd512_sp16h2(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int NW        = 4;
    constexpr int NH2       = 2;                      // heads per CTA
    constexpr int QUART     = HEAD_DIM / NW;          // 128 V/O dims per WARP
    constexpr int O_NBLK    = QUART / N_KEYS;         // 16 CTileH per warp per head
    constexpr int KT_Q      = HD_KTILES / NW;         // 8 kt per warp (GEMM0 split-K)
    const int warp = threadIdx.y;                     // 0..3
    const int lane = threadIdx.x;
    const int head0   = blockIdx.y * NH2;
    const int kv_head = head0 / (n_head / n_head_kv);   // shared by the pair (even group)
    const int qrow_base = blockIdx.x * SP_M_ROWS;
    if (head0 >= n_head || qrow_base >= T) return;
    const int nqw = min(SP_M_ROWS, T - qrow_base);
    const int d_base = warp * QUART;

    extern __shared__ char smem_raw512h2[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw512h2;            // BK*HEAD_DIM (Q scratch pre-loop)
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HEAD_DIM (f16 bytes)
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;                         // NH2*SP_M_ROWS*BK
    float* sS = (float*)(sP + NH2*SP_M_ROWS*BK);                  // NH2*NW*SP_M_ROWS*BK partials
    float* sL = sS + NH2*NW*SP_M_ROWS*BK;                         // NH2*SP_M_ROWS

    const int causal_i = causal;
    const int q_pos0  = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;
    const int bsz = NW*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int QCH = HEAD_DIM / 8;
    const int q_pos_max = (T_kv - T) + qrow_base + (SP_M_ROWS - 1);

    auto cp_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p) {
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * HEAD_DIM;
            fa_cp_async_16((int4*)dst + kk*QCH + (dc ^ (kk & 7)), (const int4*)(src + rowo) + dc);
        }
    };
    auto sync_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p, int nkp) {
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * HEAD_DIM;
            ((int4*)dst)[kk*QCH + (dc ^ (kk & 7))] = (kk < nkp) ? ((const int4*)(src + rowo))[dc] : zero4;
        }
    };

    // ---- Q -> registers for BOTH heads, staged through the sK slab (freed before K0) ----
    ATile Qf[NH2][KT_Q];
    #pragma unroll
    for (int h = 0; h < NH2; ++h) {
        for (int i = bt; i < SP_M_ROWS*QCH; i += bsz) {
            int r = i / QCH, dc = i % QCH;
            ((int4*)sK)[r*QCH + (dc ^ (r & 7))] = (qrow_base + r < T)
                ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head0 + h) * HEAD_DIM))[dc]
                : zero4;
        }
        __syncthreads();
        #pragma unroll
        for (int kt0 = 0; kt0 < KT_Q; ++kt0) {
            ld_A_sw(Qf[h][kt0], sK, 0, (warp*KT_Q + kt0)*2, HEAD_DIM/8);
        }
        __syncthreads();
    }
    bool k_async = (T_kv >= BK);
    if (k_async) { cp_rows(sK, K, 0); }
    fa_cp_commit();

    CTileH O_acc[NH2][O_NBLK];
    #pragma unroll
    for (int h = 0; h < NH2; ++h) {
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[h][c].x[0]=0u; O_acc[h][c].x[1]=0u; }
    }
    float m_lo[NH2] = {NEG_INF, NEG_INF}, m_hi[NH2] = {NEG_INF, NEG_INF};
    float l_lo[NH2] = {0.0f, 0.0f},       l_hi[NH2] = {0.0f, 0.0f};
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int k0 = 0; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        if (causal_i && k0 > q_pos_max) break;

        fa_cp_wait<0>();
        __syncthreads();
        if (!k_async) { sync_rows(sK, K, k0, nk); __syncthreads(); }
        const bool v_async = (nk == BK);
        if (v_async) { cp_rows(sV, V, k0); }
        fa_cp_commit();
        if (!v_async) { sync_rows(sV, V, k0, nk); }

        // ---- GEMM0 both heads over the ONE staged K tile ----
        CTile Sc[NH2][BK/N_KEYS];
        #pragma unroll
        for (int h = 0; h < NH2; ++h) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                Sc[h][g].x[0]=Sc[h][g].x[1]=Sc[h][g].x[2]=Sc[h][g].x[3]=0.0f;
            }
        }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C00, C01, C10, C11;   // [head][lo/hi]
            C00.x[0]=C00.x[1]=C00.x[2]=C00.x[3]=0.0f;
            C01.x[0]=C01.x[1]=C01.x[2]=C01.x[3]=0.0f;
            C10.x[0]=C10.x[1]=C10.x[2]=C10.x[3]=0.0f;
            C11.x[0]=C11.x[1]=C11.x[2]=C11.x[3]=0.0f;
            #pragma unroll 8
            for (int kt0 = 0; kt0 < KT_Q; ++kt0) {
                const int kt = warp*KT_Q + kt0;
                ATile Kt;
                ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C00, Qf[0][kt0], Blo);
                mma_bf16(C01, Qf[0][kt0], Bhi);
                mma_bf16(C10, Qf[1][kt0], Blo);
                mma_bf16(C11, Qf[1][kt0], Bhi);
            }
            Sc[0][kg/N_KEYS + 0] = C00;
            Sc[0][kg/N_KEYS + 1] = C01;
            Sc[1][kg/N_KEYS + 0] = C10;
            Sc[1][kg/N_KEYS + 1] = C11;
        }
        {
            #pragma unroll
            for (int h = 0; h < NH2; ++h) {
                float* sSw = sS + (h*NW + warp)*SP_M_ROWS*BK;
                #pragma unroll
                for (int g = 0; g < BK/N_KEYS; ++g) {
                    sSw[r_lo*BK + g*N_KEYS + c0 + 0] = Sc[h][g].x[0];
                    sSw[r_lo*BK + g*N_KEYS + c0 + 1] = Sc[h][g].x[1];
                    sSw[r_hi*BK + g*N_KEYS + c0 + 0] = Sc[h][g].x[2];
                    sSw[r_hi*BK + g*N_KEYS + c0 + 1] = Sc[h][g].x[3];
                }
            }
        }
        __syncthreads();
        {
            int kn = k0 + BK;                          // next-K overlaps combine..GEMM1
            k_async = !(causal_i && kn > q_pos_max) && kn < T_kv && (T_kv - kn >= BK);
            if (k_async) { cp_rows(sK, K, kn); }
            fa_cp_commit();
        }
        #pragma unroll
        for (int h = 0; h < NH2; ++h) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    const int row = (l < 2) ? r_lo : r_hi;
                    const int col = g*N_KEYS + c0 + (l & 1);
                    float acc = 0.0f;
                    #pragma unroll
                    for (int w = 0; w < NW; ++w)
                        acc += sS[(h*NW + w)*SP_M_ROWS*BK + row*BK + col];
                    Sc[h][g].x[l] = acc;
                }
            }
        }

        // ---- softmax per head (replicated per warp); interior tiles mask-free ----
        const bool boundary = (nk < BK) || (causal_i && (k0 + BK - 1) > q_pos0);
        float alpha_lo_h[NH2], alpha_hi_h[NH2];
        #pragma unroll
        for (int h = 0; h < NH2; ++h) {
            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            if (boundary) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0 + row;
                    float sv = Sc[h][g].x[l] * scale;
                    if (col >= nk) sv = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) sv = NEG_INF;
                    Sc[h][g].x[l] = sv;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, sv);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, sv);
                }
            }
            } else {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float sv = Sc[h][g].x[l] * scale;
                    Sc[h][g].x[l] = sv;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, sv);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, sv);
                }
            }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);
            float m_new_lo = fmaxf(m_lo[h], s_tile_max_lo);
            float m_new_hi = fmaxf(m_hi[h], s_tile_max_hi);
            alpha_lo_h[h] = (m_lo[h] == NEG_INF) ? 0.0f : exp2f((m_lo[h] - m_new_lo) * LOG2E);
            alpha_hi_h[h] = (m_hi[h] == NEG_INF) ? 0.0f : exp2f((m_hi[h] - m_new_hi) * LOG2E);
            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float sv = Sc[h][g].x[l];
                    float pv = (sv == NEG_INF) ? 0.0f : exp2f((sv - mn) * LOG2E);
                    Sc[h][g].x[l] = pv;
                    if (l < 2) l_part_lo += pv; else l_part_hi += pv;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo[h] = l_lo[h] * alpha_lo_h[h] + l_part_lo;
            l_hi[h] = l_hi[h] * alpha_hi_h[h] + l_part_hi;
            m_lo[h] = m_new_lo; m_hi[h] = m_new_hi;
        }

        if (warp == 0) {
            __half* sPh = (__half*)sP;
            #pragma unroll
            for (int h = 0; h < NH2; ++h) {
                __half* sPhh = sPh + h*SP_M_ROWS*BK;
                #pragma unroll
                for (int g = 0; g < BK/N_KEYS; ++g) {
                    sPhh[r_lo*BK + g*N_KEYS + c0 + 0] = __float2half(Sc[h][g].x[0]);
                    sPhh[r_lo*BK + g*N_KEYS + c0 + 1] = __float2half(Sc[h][g].x[1]);
                    sPhh[r_hi*BK + g*N_KEYS + c0 + 0] = __float2half(Sc[h][g].x[2]);
                    sPhh[r_hi*BK + g*N_KEYS + c0 + 1] = __float2half(Sc[h][g].x[3]);
                }
            }
        }
        {   // register-only rescale between P store and the fused sync
            #pragma unroll
            for (int h = 0; h < NH2; ++h) {
                const __half2 alo = __float2half2_rn(alpha_lo_h[h]);
                const __half2 ahi = __float2half2_rn(alpha_hi_h[h]);
                #pragma unroll
                for (int c = 0; c < O_NBLK; ++c) {
                    __half2 lo = __hmul2(*(__half2*)&O_acc[h][c].x[0], alo);
                    __half2 hi = __hmul2(*(__half2*)&O_acc[h][c].x[1], ahi);
                    O_acc[h][c].x[0] = *(unsigned*)&lo;
                    O_acc[h][c].x[1] = *(unsigned*)&hi;
                }
            }
        }
        fa_cp_wait<1>();                              // V complete (next-K may still fly)
        __syncthreads();                              // one sync: sP visible AND V landed

        // ---- GEMM1 both heads over the ONE staged V tile ----
        #pragma unroll
        for (int h = 0; h < NH2; ++h) {
            ATile Ap[BK/K_STEP];
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP)
                ld_A(Ap[kk/K_STEP], sP + h*SP_M_ROWS*BK + kk, BK/2);
            for (int d0 = 0; d0 < QUART; d0 += 2*N_KEYS) {
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile Bt;
                    ld_A_trans_sw(Bt, sV, kk, (d_base + d0)/8, HEAD_DIM/8);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_f16acc(O_acc[h][(d0/N_KEYS) + 0], Ap[kk/K_STEP], Blo);
                    mma_f16acc(O_acc[h][(d0/N_KEYS) + 1], Ap[kk/K_STEP], Bhi);
                }
            }
        }
    }

    __syncthreads();
    if (warp == 0 && c0 == 0) {
        #pragma unroll
        for (int h = 0; h < NH2; ++h) {
            sL[h*SP_M_ROWS + r_lo] = l_lo[h];
            sL[h*SP_M_ROWS + r_hi] = l_hi[h];
        }
    }
    __syncthreads();

    #pragma unroll
    for (int h = 0; h < NH2; ++h) {
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sL[h*SP_M_ROWS + r] > 0.0f) ? (1.0f / sL[h*SP_M_ROWS + r]) : 0.0f;
                    const __half2 h2v = *(const __half2*)&O_acc[h][c].x[l / 2];
                    const float ov = __half2float((l & 1) ? __high2half(h2v) : __low2half(h2v));
                    O[((size_t)(qrow_base + r) * n_head + head0 + h) * HEAD_DIM + d_base + d]
                        = ov * linv;
                }
            }
        }
    }
}

// 4-warp evolution of sp16: GEMM0 split-K 4-way (per-warp partial buffers, one sync),
// GEMM1 split 4 x 128 O-dims. Same f16-P/V numeric door; own partial-sum order.
// 2 warps left the SM issue-starved at 1 CTA/SM — this doubles active warps for +6KB smem.
extern "C" __global__ void __launch_bounds__(4*WARP_SZ, 1) fa_prefill_bf16_hd512_sp16w4(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int NW        = 4;
    constexpr int QUART     = HEAD_DIM / NW;          // 128 V/O dims per WARP
    constexpr int O_NBLK    = QUART / N_KEYS;         // 16 CTileH per warp
    constexpr int KT_Q      = HD_KTILES / NW;         // 8 kt per warp (GEMM0 split-K)
    const int warp = threadIdx.y;                     // 0..3
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int qrow_base = blockIdx.x * SP_M_ROWS;
    if (head >= n_head || qrow_base >= T) return;
    const int nqw = min(SP_M_ROWS, T - qrow_base);
    const int d_base = warp * QUART;                  // this WARP's O quarter

    extern __shared__ char smem_raw512w4[];
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_raw512w4;            // SP_M_ROWS*HEAD_DIM
    __nv_bfloat16* sK = sQ + SP_M_ROWS*HEAD_DIM;                  // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HEAD_DIM (f16 bytes)
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;                         // SP_M_ROWS*BK
    float* sS = (float*)(sP + SP_M_ROWS*BK);                      // NW*SP_M_ROWS*BK partials
    float* sL = sS + NW*SP_M_ROWS*BK;                             // SP_M_ROWS

    const int causal_i = causal;
    const int q_pos0  = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;              // 0..127
    const int bsz = NW*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int QCH = HEAD_DIM / 8;
    const int q_pos_max = (T_kv - T) + qrow_base + (SP_M_ROWS - 1);

    // P1 schedule (FA2 flash_fwd_kernel.h:305-339): V-copy overlaps GEMM0, next-K copy
    // overlaps combine+softmax+GEMM1; uniform commit counts; sync-tail fallback.
    auto cp_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p) {
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * HEAD_DIM;
            fa_cp_async_16((int4*)dst + kk*QCH + (dc ^ (kk & 7)), (const int4*)(src + rowo) + dc);
        }
    };
    auto sync_rows = [&](__nv_bfloat16* dst, const __nv_bfloat16* src, int k0p, int nkp) {
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            const size_t rowo = ((size_t)(k0p + kk) * n_head_kv + kv_head) * HEAD_DIM;
            ((int4*)dst)[kk*QCH + (dc ^ (kk & 7))] = (kk < nkp) ? ((const int4*)(src + rowo))[dc] : zero4;
        }
    };
    bool k_async = (T_kv >= BK);
    if (k_async) { cp_rows(sK, K, 0); }
    fa_cp_commit();

    for (int i = bt; i < SP_M_ROWS*QCH; i += bsz) {
        int r = i / QCH, dc = i % QCH;
        ((int4*)sQ)[r*QCH + (dc ^ (r & 7))] = (qrow_base + r < T)
            ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM))[dc]
            : zero4;
    }
    __syncthreads();

    // Q fragments are k0-invariant: load this warp's 8 kt once, never re-touch sQ.
    ATile Qf[KT_Q];
    #pragma unroll
    for (int kt0 = 0; kt0 < KT_Q; ++kt0) {
        ld_A_sw(Qf[kt0], sQ, 0, (warp*KT_Q + kt0)*2, HEAD_DIM/8);
    }

    CTileH O_acc[O_NBLK];
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=0u; O_acc[c].x[1]=0u; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int k0 = 0; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        if (causal_i && k0 > q_pos_max) break;

        fa_cp_wait<0>();
        __syncthreads();
        if (!k_async) { sync_rows(sK, K, k0, nk); __syncthreads(); }
        const bool v_async = (nk == BK);
        if (v_async) { cp_rows(sV, V, k0); }
        fa_cp_commit();
        if (!v_async) { sync_rows(sV, V, k0, nk); }

        // ---- GEMM0 split-K 4-way: each warp its 8 kt into its OWN partial buffer ----
        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll 8
            for (int kt0 = 0; kt0 < KT_Q; ++kt0) {
                const int kt = warp*KT_Q + kt0;
                ATile Kt;
                ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf[kt0], Blo);
                mma_bf16(C1, Qf[kt0], Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }
        {
            float* sSw = sS + warp*SP_M_ROWS*BK;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sSw[r_lo*BK + g*N_KEYS + c0 + 0] = Sc[g].x[0];
                sSw[r_lo*BK + g*N_KEYS + c0 + 1] = Sc[g].x[1];
                sSw[r_hi*BK + g*N_KEYS + c0 + 0] = Sc[g].x[2];
                sSw[r_hi*BK + g*N_KEYS + c0 + 1] = Sc[g].x[3];
            }
        }
        __syncthreads();
        {
            int kn = k0 + BK;                          // next-K overlaps combine..GEMM1
            k_async = !(causal_i && kn > q_pos_max) && kn < T_kv && (T_kv - kn >= BK);
            if (k_async) { cp_rows(sK, K, kn); }
            fa_cp_commit();
        }
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                const int row = (l < 2) ? r_lo : r_hi;
                const int col = g*N_KEYS + c0 + (l & 1);
                float a = 0.0f;
                #pragma unroll
                for (int w = 0; w < NW; ++w) a += sS[w*SP_M_ROWS*BK + row*BK + col];
                Sc[g].x[l] = a;
            }
        }

        // ---- register softmax (identical per warp — same summed scores); interior
        // tiles (full, fully below every row's diagonal) compile mask-free (mech#3) ----
        const bool boundary = (nk < BK) || (causal_i && (k0 + BK - 1) > q_pos0);
        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        if (boundary) {
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0 + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        } else {
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float s = Sc[g].x[l] * scale;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);
        float m_new_lo = fmaxf(m_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_hi, s_tile_max_hi);
        float alpha_lo = (m_lo == NEG_INF) ? 0.0f : exp2f((m_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_hi == NEG_INF) ? 0.0f : exp2f((m_hi - m_new_hi) * LOG2E);
        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        if (warp == 0) {
            __half* sPh = (__half*)sP;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sPh[r_lo*BK + g*N_KEYS + c0 + 0] = __float2half(Sc[g].x[0]);
                sPh[r_lo*BK + g*N_KEYS + c0 + 1] = __float2half(Sc[g].x[1]);
                sPh[r_hi*BK + g*N_KEYS + c0 + 0] = __float2half(Sc[g].x[2]);
                sPh[r_hi*BK + g*N_KEYS + c0 + 1] = __float2half(Sc[g].x[3]);
            }
        }
        {   // register-only rescale sits between P store and the fused sync
            const __half2 alo = __float2half2_rn(alpha_lo);
            const __half2 ahi = __float2half2_rn(alpha_hi);
            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                __half2 lo = __hmul2(*(__half2*)&O_acc[c].x[0], alo);
                __half2 hi = __hmul2(*(__half2*)&O_acc[c].x[1], ahi);
                O_acc[c].x[0] = *(unsigned*)&lo;
                O_acc[c].x[1] = *(unsigned*)&hi;
            }
        }
        fa_cp_wait<1>();                              // V complete (next-K may still fly)
        __syncthreads();                              // one sync: sP visible AND V landed
        // ---- GEMM1: warp w owns O[:, d_base .. d_base+128) ----
        ATile Ap[BK/K_STEP];                          // P fragments: load once per tile
        #pragma unroll
        for (int kk = 0; kk < BK; kk += K_STEP) ld_A(Ap[kk/K_STEP], sP + kk, BK/2);
        for (int d0 = 0; d0 < QUART; d0 += 2*N_KEYS) {
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile Bt;
                ld_A_trans_sw(Bt, sV, kk, (d_base + d0)/8, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_f16acc(O_acc[(d0/N_KEYS) + 0], Ap[kk/K_STEP], Blo);
                mma_f16acc(O_acc[(d0/N_KEYS) + 1], Ap[kk/K_STEP], Bhi);
            }
        }
    }

    __syncthreads();
    if (warp == 0 && c0 == 0) { sL[r_lo] = l_lo; sL[r_hi] = l_hi; }
    __syncthreads();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sL[r] > 0.0f) ? (1.0f / sL[r]) : 0.0f;
                const __half2 h2 = *(const __half2*)&O_acc[c].x[l / 2];
                const float ov = __half2float((l & 1) ? __high2half(h2) : __low2half(h2));
                O[((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM + d_base + d]
                    = ov * linv;
            }
        }
    }
}

extern "C" __global__ void __launch_bounds__(N_WARPS_512*WARP_SZ, 1) fa_prefill_bf16_hd512_sp16(
        const __nv_bfloat16* __restrict__ Q, const __nv_bfloat16* __restrict__ K,
        const __nv_bfloat16* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    constexpr int HEAD_DIM  = 512;
    constexpr int HD_KTILES = HEAD_DIM / K_STEP;      // 32
    constexpr int HALF      = HEAD_DIM / 2;           // 256 V/O dims per WARP
    constexpr int O_NBLK    = HALF / N_KEYS;          // 32 CTiles per warp
    constexpr int KT_HALF   = HD_KTILES / 2;          // 16 kt per warp (GEMM0 split-K)
    const int warp = threadIdx.y;                     // 0..1
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int qrow_base = blockIdx.x * SP_M_ROWS;
    if (head >= n_head || qrow_base >= T) return;
    const int nqw = min(SP_M_ROWS, T - qrow_base);
    const int d_base = warp * HALF;                   // this WARP's O half

    extern __shared__ char smem_raw512sp[];
    __nv_bfloat16* sQ = (__nv_bfloat16*)smem_raw512sp;            // SP_M_ROWS*HEAD_DIM
    __nv_bfloat16* sK = sQ + SP_M_ROWS*HEAD_DIM;                  // BK*HEAD_DIM
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;                         // BK*HEAD_DIM (full 512)
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;                         // SP_M_ROWS*BK
    float* sS = (float*)(sP + SP_M_ROWS*BK);                      // SP_M_ROWS*BK f32 partials
    float* sL = sS + SP_M_ROWS*BK;                                // SP_M_ROWS f32

    const int causal_i = causal;
    const int q_pos0  = (T_kv - T) + qrow_base;
    const int bt  = warp*WARP_SZ + lane;              // 0..63
    const int bsz = N_WARPS_512*WARP_SZ;
    const int4 zero4 = make_int4(0, 0, 0, 0);
    constexpr int QCH = HEAD_DIM / 8;

    // ---- stage the CTA's 16-row Q tile once (int4 = 8 bf16 per copy) ----
    for (int i = bt; i < SP_M_ROWS*QCH; i += bsz) {
        int r = i / QCH, dc = i % QCH;
        ((int4*)sQ)[r*QCH + (dc ^ (r & 7))] = (qrow_base + r < T)
            ? ((const int4*)(Q + ((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM))[dc]
            : zero4;
    }
    __syncthreads();

    CTileH O_acc[O_NBLK];                     // f16 P@V accumulation (the door class)
    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=0u; O_acc[c].x[1]=0u; }
    float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
    const int r_lo = lane / 4;
    const int r_hi = r_lo + 8;
    const int c0   = (lane % 4) * 2;

    for (int k0 = 0; k0 < T_kv; k0 += BK) {
        const int nk = min(BK, T_kv - k0);
        const int q_pos_max = (T_kv - T) + qrow_base + (SP_M_ROWS - 1);
        if (causal_i && k0 > q_pos_max) break;

        // ---- stage K + V (both full 512), int4 copies ----
        for (int i = bt; i < BK*QCH; i += bsz) {
            int kk = i / QCH, dc = i % QCH;
            const size_t rowo = ((size_t)(k0 + kk) * n_head_kv + kv_head) * HEAD_DIM;
            ((int4*)sK)[kk*QCH + (dc ^ (kk & 7))] = (kk < nk) ? ((const int4*)(K + rowo))[dc] : zero4;
            ((int4*)sV)[kk*QCH + (dc ^ (kk & 7))] = (kk < nk) ? ((const int4*)(V + rowo))[dc] : zero4;
        }
        __syncthreads();

        // ---- GEMM0 split-K: warp w accumulates its 16 kt, partials meet in sS ----
        CTile Sc[BK/N_KEYS];
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
        for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
            CTile C0, C1;
            C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
            C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
            #pragma unroll 8
            for (int kt0 = 0; kt0 < KT_HALF; ++kt0) {
                const int kt = warp*KT_HALF + kt0;
                ATile Qf, Kt;
                ld_A_sw(Qf, sQ, 0, kt*2, HEAD_DIM/8);
                ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                mma_bf16(C0, Qf, Blo);
                mma_bf16(C1, Qf, Bhi);
            }
            Sc[kg/N_KEYS + 0] = C0;
            Sc[kg/N_KEYS + 1] = C1;
        }
        // warp0 writes its partials, warp1 adds, both read the sum back.
        if (warp == 0) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sS[r_lo*BK + g*N_KEYS + c0 + 0] = Sc[g].x[0];
                sS[r_lo*BK + g*N_KEYS + c0 + 1] = Sc[g].x[1];
                sS[r_hi*BK + g*N_KEYS + c0 + 0] = Sc[g].x[2];
                sS[r_hi*BK + g*N_KEYS + c0 + 1] = Sc[g].x[3];
            }
        }
        __syncthreads();
        if (warp == 1) {
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sS[r_lo*BK + g*N_KEYS + c0 + 0] += Sc[g].x[0];
                sS[r_lo*BK + g*N_KEYS + c0 + 1] += Sc[g].x[1];
                sS[r_hi*BK + g*N_KEYS + c0 + 0] += Sc[g].x[2];
                sS[r_hi*BK + g*N_KEYS + c0 + 1] += Sc[g].x[3];
            }
        }
        __syncthreads();
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            Sc[g].x[0] = sS[r_lo*BK + g*N_KEYS + c0 + 0];
            Sc[g].x[1] = sS[r_lo*BK + g*N_KEYS + c0 + 1];
            Sc[g].x[2] = sS[r_hi*BK + g*N_KEYS + c0 + 0];
            Sc[g].x[3] = sS[r_hi*BK + g*N_KEYS + c0 + 1];
        }
        __syncthreads();

        // ---- register softmax (identical per warp — same summed scores) ----
        float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int col = g*N_KEYS + c0 + (l & 1);
                int row = (l < 2) ? r_lo : r_hi;
                int q_pos = q_pos0 + row;
                float s = Sc[g].x[l] * scale;
                if (col >= nk) s = NEG_INF;
                if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                Sc[g].x[l] = s;
                if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
            }
        }
        s_tile_max_lo = row_max4(s_tile_max_lo);
        s_tile_max_hi = row_max4(s_tile_max_hi);
        float m_new_lo = fmaxf(m_lo, s_tile_max_lo);
        float m_new_hi = fmaxf(m_hi, s_tile_max_hi);
        float alpha_lo = (m_lo == NEG_INF) ? 0.0f : exp2f((m_lo - m_new_lo) * LOG2E);
        float alpha_hi = (m_hi == NEG_INF) ? 0.0f : exp2f((m_hi - m_new_hi) * LOG2E);
        float l_part_lo = 0.0f, l_part_hi = 0.0f;
        #pragma unroll
        for (int g = 0; g < BK/N_KEYS; ++g) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                float mn = (l < 2) ? m_new_lo : m_new_hi;
                float s  = Sc[g].x[l];
                float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                Sc[g].x[l] = p;
                if (l < 2) l_part_lo += p; else l_part_hi += p;
            }
        }
        l_part_lo = row_sum4(l_part_lo);
        l_part_hi = row_sum4(l_part_hi);
        l_lo = l_lo * alpha_lo + l_part_lo;
        l_hi = l_hi * alpha_hi + l_part_hi;
        m_lo = m_new_lo; m_hi = m_new_hi;

        // P to sP once (warp0; both warps hold identical values).
        if (warp == 0) {
            __half* sPh = (__half*)sP;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sPh[r_lo*BK + g*N_KEYS + c0 + 0] = __float2half(Sc[g].x[0]);
                sPh[r_lo*BK + g*N_KEYS + c0 + 1] = __float2half(Sc[g].x[1]);
                sPh[r_hi*BK + g*N_KEYS + c0 + 0] = __float2half(Sc[g].x[2]);
                sPh[r_hi*BK + g*N_KEYS + c0 + 1] = __float2half(Sc[g].x[3]);
            }
        }
        __syncthreads();

        {
            const __half2 alo = __float2half2_rn(alpha_lo);
            const __half2 ahi = __float2half2_rn(alpha_hi);
            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                __half2 lo = __hmul2(*(__half2*)&O_acc[c].x[0], alo);
                __half2 hi = __hmul2(*(__half2*)&O_acc[c].x[1], ahi);
                O_acc[c].x[0] = *(unsigned*)&lo;
                O_acc[c].x[1] = *(unsigned*)&hi;
            }
        }

        // ---- GEMM1: warp w owns O[:, d_base .. d_base+256) ----
        for (int d0 = 0; d0 < HALF; d0 += 2*N_KEYS) {
            #pragma unroll
            for (int kk = 0; kk < BK; kk += K_STEP) {
                ATile A; ATile Bt;
                ld_A(A, sP + kk, BK/2);
                ld_A_trans_sw(Bt, sV, kk, (d_base + d0)/8, HEAD_DIM/8);
                BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                mma_f16acc(O_acc[(d0/N_KEYS) + 0], A, Blo);
                mma_f16acc(O_acc[(d0/N_KEYS) + 1], A, Bhi);
            }
        }
        __syncthreads();
    }

    if (warp == 0 && c0 == 0) { sL[r_lo] = l_lo; sL[r_hi] = l_hi; }
    __syncthreads();

    #pragma unroll
    for (int c = 0; c < O_NBLK; ++c) {
        #pragma unroll
        for (int l = 0; l < 4; ++l) {
            int r = CTile::get_i(l);
            int d = c*N_KEYS + CTile::get_j(l);
            if (r < nqw) {
                float linv = (sL[r] > 0.0f) ? (1.0f / sL[r]) : 0.0f;
                const __half2 h2 = *(const __half2*)&O_acc[c].x[l / 2];
                const float ov = __half2float((l & 1) ? __high2half(h2) : __low2half(h2));
                O[((size_t)(qrow_base + r) * n_head + head) * HEAD_DIM + d_base + d]
                    = ov * linv;
            }
        }
    }
}


extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_f32_pp_hd128(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_pp_body<128>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
// W2 twins: 2 warps / 32-row CTA tile (see the NW doc on the body). Same math, bit-identical.
extern "C" __global__ void __launch_bounds__(2*WARP_SZ, 2) fa_prefill_f32_pp_w2(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_pp_body<256, 2>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
extern "C" __global__ void __launch_bounds__(2*WARP_SZ, 2) fa_prefill_f32_pp_w2_hd128(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_pp_body<128, 2>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
// BF16-KV twins (bit-identical to the f32-staged kernel: producers pre-convert with the
// same __float2bfloat16; staging becomes vectorized). K/V args carry bf16 bytes.
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, FA_PP_MINBLOCKS) fa_prefill_bf16kv_pp(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_pp_body<256, N_WARPS, true>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, FA_PP_MINBLOCKS) fa_prefill_bf16kv_pp_hd128(
        const float* __restrict__ Q, const float* __restrict__ K,
        const float* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal)
{
    fa_prefill_f32_pp_body<128, N_WARPS, true>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv, scale, causal);
}

// ---- task #18 (attn side): varlen FA over B<=8 fresh sequences. One launch runs every
// sequence's causal prefill attention (grid.z = seq; per-block math identical to the
// per-seq launch — blockIdx.x/y semantics unchanged, tails guarded in-body). At serving
// chunk sizes (T~152 -> 3 q-tiles x n_head CTAs) the per-seq grid starves the SMs; the
// seq dim restores full-machine occupancy. fa_mirror_vl batches the bf16 K/V mirrors.
typedef struct {
    const float* q; const __nv_bfloat16* k16; const __nv_bfloat16* v16;
    float* o; const float* kf; const float* vf;
    int T; int pad_;
} faseq_t;
typedef struct { faseq_t s[8]; } favl_t;

extern "C" __global__ void fa_mirror_vl(favl_t v, int elems_per_t, int which) {
    const faseq_t sq = v.s[blockIdx.z];
    long n = (long)sq.T * elems_per_t;
    const float* x = which == 0 ? sq.kf : sq.vf;
    __nv_bfloat16* o = (__nv_bfloat16*)(which == 0 ? sq.k16 : sq.v16);
    long base = ((long)blockIdx.x * blockDim.x + threadIdx.x) * 4;
    if (base + 3 < n) {
        float4 val = *(const float4*)(x + base);
        o[base + 0] = __float2bfloat16(val.x);
        o[base + 1] = __float2bfloat16(val.y);
        o[base + 2] = __float2bfloat16(val.z);
        o[base + 3] = __float2bfloat16(val.w);
    } else {
        for (long i = base; i < n; i++) o[i] = __float2bfloat16(x[i]);
    }
}

extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, FA_PP_MINBLOCKS) fa_prefill_bf16kv_vl(
        favl_t v, int head_dim, int n_head, int n_head_kv, float scale) {
    const faseq_t a = v.s[blockIdx.z];
    fa_prefill_f32_pp_body<256, N_WARPS, true>(a.q, (const float*)a.k16, (const float*)a.v16, a.o,
        head_dim, n_head, n_head_kv, a.T, a.T, scale, 1);
}
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, FA_PP_MINBLOCKS) fa_prefill_bf16kv_vl_hd128(
        favl_t v, int head_dim, int n_head, int n_head_kv, float scale) {
    const faseq_t a = v.s[blockIdx.z];
    fa_prefill_f32_pp_body<128, N_WARPS, true>(a.q, (const float*)a.k16, (const float*)a.v16, a.o,
        head_dim, n_head, n_head_kv, a.T, a.T, scale, 1);
}

// ---- task #18 (attn pre-FA): varlen split/norm/rope/append — the last per-seq attn
// launches. Inputs are VIEWS of the concat projections (removes the q/k/v split copies).
// Every twin reproduces the per-seq kernel's per-element/per-block math exactly.
typedef struct {
    const float* qf;             // [T, n_head*2*head_dim] fused [q|gate] rows (view)
    const float* kf;             // [T, n_head_kv*head_dim] raw k rows (view)
    const float* vf;             // [T, n_head_kv*head_dim] raw v rows (view)
    float* q; float* gate;       // split outputs
    float* qn; float* kn;        // normed (rope applies in-place after)
    unsigned char* kc; unsigned char* vc;   // per-seq KV cache bases
    int T; int pad_;
} attnpre_t;
typedef struct { attnpre_t s[8]; } attnprevl_t;

extern "C" __global__ void q_gate_split_vl(attnprevl_t v, int head_dim, int n_head) {
    const attnpre_t sq = v.s[blockIdx.z];
    long idx = (long)blockIdx.x * blockDim.x + threadIdx.x;
    long total = (long)sq.T * n_head * head_dim;
    if (idx >= total) return;
    int d  = idx % head_dim;
    int hh = (idx / head_dim) % n_head;
    int tok = idx / ((long)head_dim * n_head);
    int stride = 2 * head_dim;
    long src = (long)tok * (n_head * stride) + (long)hh * stride;
    sq.q[idx]    = sq.qf[src + d];
    sq.gate[idx] = sq.qf[src + head_dim + d];
}

// fused q+k QK-norm (grid.y: 0 = q rows with wq, 1 = k rows with wk); the reduction body
// is rms_norm_f32's — the launcher passes the SAME block size (rms_block()).
extern "C" __global__ void attn_rms_vl(attnprevl_t v, const float* __restrict__ wq,
                                       const float* __restrict__ wk,
                                       int ncols, int n_head, int n_head_kv, float eps) {
    const attnpre_t sq = v.s[blockIdx.z];
    int nrows = (blockIdx.y == 0 ? n_head : n_head_kv) * sq.T;
    int row = blockIdx.x;
    if (row >= nrows) return;
    const float* x = blockIdx.y == 0 ? sq.q : sq.kf;
    const float* w = blockIdx.y == 0 ? wq : wk;
    float* dst = blockIdx.y == 0 ? sq.qn : sq.kn;
    int tid = threadIdx.x;
    const float* xr = x + (size_t)row * ncols;
    float* dr = dst + (size_t)row * ncols;
    float sum = 0.0f;
    for (int i = tid; i < ncols; i += blockDim.x) { float v2 = xr[i]; sum += v2 * v2; }
    __shared__ float s[32];
    for (int o = 16; o > 0; o >>= 1) sum += __shfl_down_sync(0xffffffff, sum, o);
    if ((tid & 31) == 0) s[tid >> 5] = sum;
    __syncthreads();
    if (tid < 32) {
        float v2 = (tid < (blockDim.x + 31) / 32) ? s[tid] : 0.0f;
        for (int o = 16; o > 0; o >>= 1) v2 += __shfl_down_sync(0xffffffff, v2, o);
        if (tid == 0) s[0] = v2;
    }
    __syncthreads();
    // A family that has NO norm for this segment passes a NULL weight (dense llama/mistral
    // has no per-head QK norm). Null means pass the row through untouched: an all-ones weight
    // would NOT be the identity, because RMSNorm still rescales the vector.
    const bool do_norm = (w != nullptr);
    float scale = do_norm ? rsqrtf(s[0] / ncols + eps) : 1.0f;
    for (int i = tid; i < ncols; i += blockDim.x) dr[i] = do_norm ? (xr[i] * scale * w[i]) : xr[i];
}

// fused q+k RoPE (grid.y picks). Position = pad_ + tok: pad_ carries the per-seq pos0
// for CONTINUATION primes (increment (b), 2026-07-30); fresh passes pad_ == 0, making
// the value bit-identical to the original in-kernel iota (pos[tok] == tok).
extern "C" __global__ void attn_rope_vl(attnprevl_t v, int head_dim, int n_dims,
                                        int n_head, int n_head_kv,
                                        float theta_scale, float freq_scale) {
    const attnpre_t sq = v.s[blockIdx.z];
    int n_heads = blockIdx.y == 0 ? n_head : n_head_kv;
    float* x = blockIdx.y == 0 ? sq.qn : sq.kn;
    int hd2 = head_dim / 2;
    int j = threadIdx.x;
    if (j >= hd2) return;
    int hr = blockIdx.x;
    if (hr >= n_heads * sq.T) return;
    int tok = hr / n_heads;
    float* base = x + (size_t)hr * head_dim;
    int half = n_dims / 2;
    if (j >= half) return;
    float theta = (float)(sq.pad_ + tok) * powf(theta_scale, (float)j) * freq_scale;
    float c = cosf(theta), sn = sinf(theta);
    float x0 = base[j], x1 = base[j + half];
    base[j]        = x0 * c - x1 * sn;
    base[j + half] = x0 * sn + x1 * c;
}

// varlen KV append (fresh: t0 == 0). Per-block math == append_quantize_kv_q8_0_q5_1_rows.
extern "C" __global__ void append_kv_vl(attnprevl_t v, int kv_dim_k, int kv_dim_v,
                                        long k_tok_bytes, long v_tok_bytes) {
    const attnpre_t sq = v.s[blockIdx.z];
    const int b    = blockIdx.x;
    const int tt   = blockIdx.y;
    if (tt >= sq.T) return;
    const int lane = threadIdx.x;
    const int eidx = b * 32 + lane;
    const int t    = tt;                    // fresh: t0 == 0
    // K rows are the POST-ROPE kn; V rows are the raw vf view.
    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? sq.kn[(size_t)tt * kv_dim_k + eidx] : 0.0f;
        quant_K_block(x, lane, sq.kc + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }
    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? sq.vf[(size_t)tt * kv_dim_v + eidx] : 0.0f;
        quant_V_block(x, lane, sq.vc + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}

// ===================================================================== //
//  KERNEL 1b : fa_prefill_q  (quantized-cache prefill: q8_0 K / q5_1 V) //
//  Identical to fa_prefill_f32 EXCEPT the stage-to-smem copy dequants    //
//  the resident quantized KV cache. MMA / softmax / PV are byte-identical //
//  to the f32 kernel. Used by the MTP verify path (fa_prefill_view).     //
//  K/V token strides differ (k_tok_bytes vs v_tok_bytes).                //
// ===================================================================== //
template<int HD>
static __device__ __forceinline__ void fa_prefill_q_body(
        const float* __restrict__ Q, const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, long k_tok_bytes, long v_tok_bytes)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    constexpr int O_NBLK    = HD / N_KEYS;
    const int warp = threadIdx.y;
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;           // grid.y = n_head (full SM subscription)
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q;
    const int qrow_base = q_base + warp*M_ROWS;
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw;
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;
    float* sS = (float*)(sP + BLOCK_Q*BK);
    float* sM = sS + BLOCK_Q*BK;
    float* sL = sM + BLOCK_Q;
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sSw = sS + warp*M_ROWS*BK;
    float* sMw = sM + warp*M_ROWS;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQstage = sK + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD_KTILES];
        load_q_frags<HD>(Qf, Q, sQstage, qrow_base, nqw, head, n_head, head_dim, lane);
        __syncthreads();

        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        // Edge 5a: register-resident online-softmax state (no sSw round-trip).
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;          // CTile get_i(l=0,1)
        const int r_hi = r_lo + 8;          // CTile get_i(l=2,3)
        const int c0   = (lane % 4) * 2;    // CTile get_j base for this lane

        for (int k0 = 0; k0 < T_kv; k0 += BK) {
            const int nk = min(BK, T_kv - k0);
            const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q - 1);
            if (causal_i && k0 > q_pos_max) break;

            // ---- stage K,V tile to smem with INLINE DEQUANT, ONCE per gq (128 threads) ----
            const int bt = warp*WARP_SZ + lane;
            for (int i = bt; i < BK*HEAD_DIM; i += N_WARPS*WARP_SZ) {
                int kk = i / HEAD_DIM, d = i % HEAD_DIM;
                int eidx = kv_head * head_dim + d;
                float kv = (kk < nk) ? DQ_K_ELEM(K, (long)(k0 + kk), k_tok_bytes, eidx) : 0.0f;
                float vv = (kk < nk) ? DQ_V_ELEM(V, (long)(k0 + kk), v_tok_bytes, eidx) : 0.0f;
                sK[i] = __float2bfloat16(kv);
                sV[i] = __float2bfloat16(vv);
            }
            __syncthreads();

            // ---- GEMM0: QK^T -> 4 score CTiles HELD IN REGISTERS (no sSw write) ----
            CTile Sc[BK/N_KEYS];
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD_KTILES; ++kt) {
                    ATile Kt;
                    ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;
                Sc[kg/N_KEYS + 1] = C1;
            }

            // ---- SOFTMAX on registers (scale + causal mask + 4-lane reduce) ----
            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            // ---- write P to sPw (MANDATORY for PV's A-operand ldmatrix layout) ----
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
            __syncwarp();

            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
                O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
            }

            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A(A, sPw + kk, BK/2);
                    ld_A_trans(Bt, sV + kk*HEAD_DIM + d0, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();
        }

        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();
    }
}

extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_q(
        const float* __restrict__ Q, const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, long k_tok_bytes, long v_tok_bytes)
{
    fa_prefill_q_body<256>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv,
                           scale, causal, k_tok_bytes, v_tok_bytes);
}
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_q_hd128(
        const float* __restrict__ Q, const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, long k_tok_bytes, long v_tok_bytes)
{
    fa_prefill_q_body<128>(Q, K, V, O, head_dim, n_head, n_head_kv, T, T_kv,
                           scale, causal, k_tok_bytes, v_tok_bytes);
}

// ===================================================================== //
//  KERNEL 1b-ws : dequant-once chunk-prime workspace (ARC B, 2026-07-05)//
//  fa_prefill_q's inline dequant is 64x-redundant at chunk prime: each  //
//  of the T/BLOCK_Q q-block CTAs (x n_head/n_head_kv GQA CTAs) re-      //
//  dequants the SAME up-to-40k-token quantized KV stream (30.5% of the  //
//  32k prime wall). Fix: dequant the full [T_kv, kv_dim] K and V ONCE   //
//  per (layer, chunk-prime call) into a bf16 workspace, then run        //
//  fa_prefill_qw (below) over it. EXACTNESS: the workspace stores       //
//  __float2bfloat16(dq_*_elem(...)) — the IDENTICAL value fa_prefill_q  //
//  writes to smem — so the MMA sees bit-identical inputs and the output //
//  is bit-identical (kernel_check pins ws-vs-inline bitdiff=0).         //
//  One thread per element, grid-stride over K elems then V elems.      //
// ===================================================================== //
extern "C" __global__ void fa_dequant_kv_ws_bf16(
        const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        __nv_bfloat16* __restrict__ Kw, __nv_bfloat16* __restrict__ Vw,
        int kv_dim_k, int kv_dim_v, int t_kv,
        long k_tok_bytes, long v_tok_bytes)
{
    const long nk = (long)t_kv * kv_dim_k;
    const long nv = (long)t_kv * kv_dim_v;
    const long total = nk + nv;
    for (long idx = (long)blockIdx.x * blockDim.x + threadIdx.x; idx < total;
         idx += (long)gridDim.x * blockDim.x) {
        if (idx < nk) {
            const long t = idx / kv_dim_k; const int e = (int)(idx % kv_dim_k);
            Kw[idx] = __float2bfloat16(DQ_K_ELEM(K, t, k_tok_bytes, e));
        } else {
            const long j = idx - nk;
            const long t = j / kv_dim_v; const int e = (int)(j % kv_dim_v);
            Vw[j] = __float2bfloat16(DQ_V_ELEM(V, t, v_tok_bytes, e));
        }
    }
}

// Correctness fallback: dequantize the resident KV cache to f32 once so it can be consumed by
// sdpa_naive_f32. Unlike fa_dequant_kv_ws_bf16, this keeps the exact dequantized values instead of
// rounding them to the bf16 values expected by the tensor-core prefill kernels.
extern "C" __global__ void fa_dequant_kv_ws_f32(
        const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ Kw, float* __restrict__ Vw,
        int kv_dim_k, int kv_dim_v, int t_kv,
        long k_tok_bytes, long v_tok_bytes)
{
    const long nk = (long)t_kv * kv_dim_k;
    const long nv = (long)t_kv * kv_dim_v;
    const long total = nk + nv;
    for (long idx = (long)blockIdx.x * blockDim.x + threadIdx.x; idx < total;
         idx += (long)gridDim.x * blockDim.x) {
        if (idx < nk) {
            const long t = idx / kv_dim_k; const int e = (int)(idx % kv_dim_k);
            Kw[idx] = DQ_K_ELEM(K, t, k_tok_bytes, e);
        } else {
            const long j = idx - nk;
            const long t = j / kv_dim_v; const int e = (int)(j % kv_dim_v);
            Vw[j] = DQ_V_ELEM(V, t, v_tok_bytes, e);
        }
    }
}

// ===================================================================== //
//  KERNEL 1b-qw : fa_prefill_qw  (bf16-workspace prefill twin)          //
//  VERBATIM copy of fa_prefill_q except the stage-to-smem loop reads    //
//  the pre-dequanted bf16 workspace (plain copy, no dequant ALU, no     //
//  scattered 34B/24B block reads). Workspace element (t, kv_head, d) at //
//  t*kv_dim + kv_head*head_dim + d — same element order as the cache.   //
//  All MMA / softmax / PV code is byte-identical to fa_prefill_q, and   //
//  the staged bf16 values are bit-identical (see fa_dequant_kv_ws_bf16) //
//  -> bit-identical O. Keep the two kernels in lockstep on any edit.    //
// ===================================================================== //
template<int HD>
static __device__ __forceinline__ void fa_prefill_qw_body(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    constexpr int O_NBLK    = HD / N_KEYS;
    const int warp = threadIdx.y;
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;           // grid.y = n_head (full SM subscription)
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q;
    const int qrow_base = q_base + warp*M_ROWS;
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    extern __shared__ char smem_raw[];
    __nv_bfloat16* sK = (__nv_bfloat16*)smem_raw;
    __nv_bfloat16* sV = sK + BK*HEAD_DIM;
    __nv_bfloat16* sP = sV + BK*HEAD_DIM;
    float* sS = (float*)(sP + BLOCK_Q*BK);
    float* sM = sS + BLOCK_Q*BK;
    float* sL = sM + BLOCK_Q;
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sSw = sS + warp*M_ROWS*BK;
    float* sMw = sM + warp*M_ROWS;
    float* sLw = sL + warp*M_ROWS;
    __nv_bfloat16* sQstage = sK + warp*M_ROWS*HEAD_DIM;
    (void)sSw; (void)sMw;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD_KTILES];
        load_q_frags<HD>(Qf, Q, sQstage, qrow_base, nqw, head, n_head, head_dim, lane);
        __syncthreads();

        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        // Edge 5a: register-resident online-softmax state (no sSw round-trip).
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;          // CTile get_i(l=0,1)
        const int r_hi = r_lo + 8;          // CTile get_i(l=2,3)
        const int c0   = (lane % 4) * 2;    // CTile get_j base for this lane

        const size_t kv_off = (size_t)kv_head * head_dim;

        for (int k0 = 0; k0 < T_kv; k0 += BK) {
            const int nk = min(BK, T_kv - k0);
            const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q - 1);
            if (causal_i && k0 > q_pos_max) break;
            // window skip (fa_prefill_f32_body's exact form): a tile wholly older than the
            // CTA's OLDEST query's window masks to p=0 for every row — alpha=1, l+=0, a
            // bit-exact no-op — so skip it. Uniform branch, no staging.
            if (window > 0 && (k0 + BK) <= ((T_kv - T) + q_base) - (window - 1)) continue;

            // ---- stage K,V tile to smem: VECTORIZED bf16 COPY from the workspace ----
            // 16B (8xbf16) uint4 copies — pure byte copy, bit-identical smem contents to the
            // scalar loop. Alignment: workspace rows are kv_dim*2B (512B-mult) apart, kv_off*2
            // is 512B-mult, dv*16 is 16B-mult; smem rows are HEAD_DIM*2=512B apart. All 16B-ok.
            const int bt = warp*WARP_SZ + lane;
            {
                const uint4 z4 = make_uint4(0u, 0u, 0u, 0u);
                for (int i = bt; i < BK*(HEAD_DIM/8); i += N_WARPS*WARP_SZ) {
                    int kk = i / (HEAD_DIM/8), dv = i % (HEAD_DIM/8);
                    uint4 kx = z4, vx = z4;
                    if (kk < nk) {
                        kx = *(const uint4*)(Kw + (size_t)(k0 + kk) * kv_dim_k + kv_off + dv*8);
                        vx = *(const uint4*)(Vw + (size_t)(k0 + kk) * kv_dim_v + kv_off + dv*8);
                    }
                    *(uint4*)(sK + kk*HEAD_DIM + dv*8) = kx;
                    *(uint4*)(sV + kk*HEAD_DIM + dv*8) = vx;
                }
            }
            __syncthreads();

            // ---- GEMM0: QK^T -> 4 score CTiles HELD IN REGISTERS (no sSw write) ----
            CTile Sc[BK/N_KEYS];
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD_KTILES; ++kt) {
                    ATile Kt;
                    ld_A(Kt, sK + kg*HEAD_DIM + kt*K_STEP, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;
                Sc[kg/N_KEYS + 1] = C1;
            }

            // ---- SOFTMAX on registers (scale + causal mask + 4-lane reduce) ----
            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            // ---- write P to sPw (MANDATORY for PV's A-operand ldmatrix layout) ----
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                sPw[r_lo*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[0]);
                sPw[r_lo*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[1]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 0] = __float2bfloat16(Sc[g].x[2]);
                sPw[r_hi*BK + g*N_KEYS + c0 + 1] = __float2bfloat16(Sc[g].x[3]);
            }
            __syncwarp();

            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
                O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
            }

            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A(A, sPw + kk, BK/2);
                    ld_A_trans(Bt, sV + kk*HEAD_DIM + d0, HEAD_DIM/2);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();
        }

        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();
    }
}

extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_qw(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v)
{
    fa_prefill_qw_body<256>(Q, Kw, Vw, O, head_dim, n_head, n_head_kv, T, T_kv,
                            scale, causal, kv_dim_k, kv_dim_v);
}
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_qw_hd128(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v)
{
    fa_prefill_qw_body<128>(Q, Kw, Vw, O, head_dim, n_head, n_head_kv, T, T_kv,
                            scale, causal, kv_dim_k, kv_dim_v);
}
// WINDOWED hd128 stamp (lane/pp-prefill 2026-08-07): step35's 33 SWA layers (win=512) ran
// sdpa_naive_w_f32 at 565 ms/layer on a pp4096 while THIS body did causal-4096 (a strictly
// harder mask) in 3.3 ms — the windowed-prefill family was hd256-only, the single largest
// cost in the anatomy profile (41% of the prime; research/pp-prefill-20260807). The window
// mask is fa_prefill_f32_body's exact predicate (k < q_pos-(win-1) -> NEG_INF) plus the
// whole-tile skip; window=0 compiles to the default-arg body = the existing stamps' code.
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 2) fa_prefill_qw_w_hd128(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v, int window)
{
    fa_prefill_qw_body<128>(Q, Kw, Vw, O, head_dim, n_head, n_head_kv, T, T_kv,
                            scale, causal, kv_dim_k, kv_dim_v, window);
}

// ===================================================================== //
//  KERNEL 1b-qwdb : fa_prefill_qw_db  (cp.async double-buffered twin)   //
//  fa_prefill_qw with the K/V workspace staging DOUBLE-BUFFERED via     //
//  cp.async: tile n+1's L2->smem copy is issued before tile n's compute //
//  so the staging latency hides behind the MMA pipe (ncu on the single- //
//  buffer twin: mem 66% / compute 15% / DRAM 0.6% — staging-stalled).   //
//  Costs a second sK+sV pair (+32KB smem -> 1 CTA/SM vs 2); the A/B     //
//  measurement arbitrates the default. EXACT: staging is a pure byte    //
//  copy and the compute code is byte-identical to fa_prefill_qw ->      //
//  bit-identical O (kernel_check pins db-vs-inline bitdiff=0).          //
// ===================================================================== //
static __device__ __forceinline__ void cp_async_16(__nv_bfloat16* smem_dst, const __nv_bfloat16* gsrc) {
    uint32_t d = (uint32_t)__cvta_generic_to_shared(smem_dst);
    asm volatile("cp.async.cg.shared.global [%0], [%1], 16;\n" :: "r"(d), "l"(gsrc));
}
static __device__ __forceinline__ void cp_async_commit() { asm volatile("cp.async.commit_group;\n"); }
static __device__ __forceinline__ void cp_async_wait_1() { asm volatile("cp.async.wait_group 1;\n"); }
static __device__ __forceinline__ void cp_async_wait_0() { asm volatile("cp.async.wait_group 0;\n"); }

// Issue one KV tile's staging into buffer `sKb`/`sVb` (cp.async 16B lines; tail rows
// past nk zero-filled with plain stores — visible after the same __syncthreads).
template<int HD, bool SWIZZLE = false>
static __device__ __forceinline__ void stage_kv_tile_async(
        __nv_bfloat16* sKb, __nv_bfloat16* sVb,
        const __nv_bfloat16* __restrict__ Kw, const __nv_bfloat16* __restrict__ Vw,
        int k0, int nk, int kv_dim_k, int kv_dim_v, size_t kv_off, int bt)
{
    constexpr int HEAD_DIM = HD;
    const uint4 z4 = make_uint4(0u, 0u, 0u, 0u);
    for (int i = bt; i < BK*(HEAD_DIM/8); i += N_WARPS*WARP_SZ) {
        int kk = i / (HEAD_DIM/8), dv = i % (HEAD_DIM/8);
        int ds = dv;
        if constexpr (SWIZZLE) ds ^= (kk & 7);
        if (kk < nk) {
            cp_async_16(sKb + kk*HEAD_DIM + ds*8, Kw + (size_t)(k0 + kk) * kv_dim_k + kv_off + dv*8);
            cp_async_16(sVb + kk*HEAD_DIM + ds*8, Vw + (size_t)(k0 + kk) * kv_dim_v + kv_off + dv*8);
        } else {
            *(uint4*)(sKb + kk*HEAD_DIM + ds*8) = z4;
            *(uint4*)(sVb + kk*HEAD_DIM + ds*8) = z4;
        }
    }
    cp_async_commit();
}

template<int HD>
static __device__ __forceinline__ void fa_prefill_qw_db_body(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v, int window = 0)
{
    constexpr int HEAD_DIM  = HD;
    constexpr int HD_KTILES = HD / K_STEP;
    constexpr int O_NBLK    = HD / N_KEYS;
    const int warp = threadIdx.y;
    const int lane = threadIdx.x;
    const int head    = blockIdx.y;
    const int kv_head = head / (n_head / n_head_kv);
    const int q_base  = blockIdx.x * BLOCK_Q;
    const int qrow_base = q_base + warp*M_ROWS;
    if (head >= n_head || q_base >= T) return;
    const int nqw = min(M_ROWS, T - qrow_base);

    // smem: DOUBLE K/V tile buffers + sP + sM/sL (no sS — register softmax needs no
    // score staging; sLw is the only cross-warp slot).
    extern __shared__ char smem_raw[];
    __nv_bfloat16* sK0 = (__nv_bfloat16*)smem_raw;                // BK*HEAD_DIM
    __nv_bfloat16* sK1 = sK0 + BK*HEAD_DIM;                      // BK*HEAD_DIM
    __nv_bfloat16* sV0 = sK1 + BK*HEAD_DIM;                      // BK*HEAD_DIM
    __nv_bfloat16* sV1 = sV0 + BK*HEAD_DIM;                      // BK*HEAD_DIM
    __nv_bfloat16* sP  = sV1 + BK*HEAD_DIM;                      // BLOCK_Q*BK
    float* sL = (float*)(sP + BLOCK_Q*BK);                        // BLOCK_Q f32
    __nv_bfloat16* sPw = sP + warp*M_ROWS*BK;
    float* sLw = sL + warp*M_ROWS;
    // transient Q staging: sK0∪sK1 = 32KB = 4 warps x 16*HEAD_DIM bf16, one slab per warp.
    __nv_bfloat16* sQstage = sK0 + warp*M_ROWS*HEAD_DIM;

    const int causal_i = causal;
    {
        const int q_pos0w = (T_kv - T) + qrow_base;

        ATile Qf[HD_KTILES];
        load_q_frags<HD, true>(Qf, Q, sQstage, qrow_base, nqw, head, n_head, head_dim, lane);
        __syncthreads();   // all warps done with sK0∪sK1 before prefetch overwrites

        CTile O_acc[O_NBLK];
        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) { O_acc[c].x[0]=O_acc[c].x[1]=O_acc[c].x[2]=O_acc[c].x[3]=0.0f; }
        float m_lo = NEG_INF, m_hi = NEG_INF, l_lo = 0.0f, l_hi = 0.0f;
        const int r_lo = lane / 4;
        const int r_hi = r_lo + 8;
        const int c0   = (lane % 4) * 2;

        const size_t kv_off = (size_t)kv_head * head_dim;
        const int bt = warp*WARP_SZ + lane;

        // tile count, folding the causal early-out into the bound (same tiles as the
        // single-buffer twin's `break`).
        const int q_pos_max = (T_kv - T) + q_base + (BLOCK_Q - 1);
        int nt = (T_kv + BK - 1) / BK;
        if (causal_i) { int ntc = q_pos_max / BK + 1; nt = min(nt, ntc); }
        // window start (fa_prefill_f32_body's tile-skip folded into the loop BOUND — a
        // `continue` would break the double-buffer prefetch chain): tiles wholly older
        // than the CTA's OLDEST query's window mask to p=0 everywhere (alpha=1, l+=0),
        // a bit-exact no-op, so start past them. Buffer parity stays (ti & 1) — both
        // buffers are symmetric, only the prologue's target buffer follows t_start.
        int t_start = 0;
        if (window > 0) {
            const int oldest = ((T_kv - T) + q_base) - (window - 1);
            if (oldest > 0) t_start = oldest / BK;
        }

        if (nt > t_start)
            stage_kv_tile_async<HD, true>((t_start & 1) ? sK1 : sK0, (t_start & 1) ? sV1 : sV0,
                                    Kw, Vw, t_start * BK, min(BK, T_kv - t_start * BK),
                                    kv_dim_k, kv_dim_v, kv_off, bt);

        for (int ti = t_start; ti < nt; ++ti) {
            const int k0 = ti * BK;
            const int nk = min(BK, T_kv - k0);
            __nv_bfloat16* sK = (ti & 1) ? sK1 : sK0;
            __nv_bfloat16* sV = (ti & 1) ? sV1 : sV0;
            // prefetch tile ti+1 into the OTHER buffer (its compute finished last iter)
            if (ti + 1 < nt) {
                const int k1 = (ti + 1) * BK;
                stage_kv_tile_async<HD, true>((ti & 1) ? sK0 : sK1, (ti & 1) ? sV0 : sV1,
                                    Kw, Vw, k1, min(BK, T_kv - k1), kv_dim_k, kv_dim_v, kv_off, bt);
                cp_async_wait_1();   // tile ti's group done; ti+1 may still be in flight
            } else {
                cp_async_wait_0();
            }
            __syncthreads();

            // ---- GEMM0: QK^T -> 4 score CTiles HELD IN REGISTERS ----
            CTile Sc[BK/N_KEYS];
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) { Sc[g].x[0]=Sc[g].x[1]=Sc[g].x[2]=Sc[g].x[3]=0.0f; }
            for (int kg = 0; kg < BK; kg += 2*N_KEYS) {
                CTile C0, C1;
                C0.x[0]=C0.x[1]=C0.x[2]=C0.x[3]=0.0f;
                C1.x[0]=C1.x[1]=C1.x[2]=C1.x[3]=0.0f;
                #pragma unroll
                for (int kt = 0; kt < HD_KTILES; ++kt) {
                    ATile Kt;
                    ld_A_sw(Kt, sK, kg, kt*2, HEAD_DIM/8);
                    BTile Blo; Blo.x[0]=Kt.x[0]; Blo.x[1]=Kt.x[2];
                    BTile Bhi; Bhi.x[0]=Kt.x[1]; Bhi.x[1]=Kt.x[3];
                    mma_bf16(C0, Qf[kt], Blo);
                    mma_bf16(C1, Qf[kt], Bhi);
                }
                Sc[kg/N_KEYS + 0] = C0;
                Sc[kg/N_KEYS + 1] = C1;
            }

            // ---- SOFTMAX on registers (scale + causal mask + 4-lane reduce) ----
            float s_tile_max_lo = NEG_INF, s_tile_max_hi = NEG_INF;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    int col = g*N_KEYS + c0 + (l & 1);
                    int row = (l < 2) ? r_lo : r_hi;
                    int q_pos = q_pos0w + row;
                    float s = Sc[g].x[l] * scale;
                    if (col >= nk) s = NEG_INF;
                    if (causal_i && (k0 + col) > q_pos) s = NEG_INF;
                    if (window > 0 && (k0 + col) < q_pos - (window - 1)) s = NEG_INF;
                    Sc[g].x[l] = s;
                    if (l < 2) s_tile_max_lo = fmaxf(s_tile_max_lo, s);
                    else       s_tile_max_hi = fmaxf(s_tile_max_hi, s);
                }
            }
            s_tile_max_lo = row_max4(s_tile_max_lo);
            s_tile_max_hi = row_max4(s_tile_max_hi);

            float m_prev_lo = m_lo, m_prev_hi = m_hi;
            float m_new_lo = fmaxf(m_prev_lo, s_tile_max_lo);
            float m_new_hi = fmaxf(m_prev_hi, s_tile_max_hi);
            float alpha_lo = (m_prev_lo == NEG_INF) ? 0.0f : exp2f((m_prev_lo - m_new_lo) * LOG2E);
            float alpha_hi = (m_prev_hi == NEG_INF) ? 0.0f : exp2f((m_prev_hi - m_new_hi) * LOG2E);

            float l_part_lo = 0.0f, l_part_hi = 0.0f;
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                #pragma unroll
                for (int l = 0; l < 4; ++l) {
                    float mn = (l < 2) ? m_new_lo : m_new_hi;
                    float s  = Sc[g].x[l];
                    float p  = (s == NEG_INF) ? 0.0f : exp2f((s - mn) * LOG2E);
                    Sc[g].x[l] = p;
                    if (l < 2) l_part_lo += p; else l_part_hi += p;
                }
            }
            l_part_lo = row_sum4(l_part_lo);
            l_part_hi = row_sum4(l_part_hi);
            l_lo = l_lo * alpha_lo + l_part_lo;
            l_hi = l_hi * alpha_hi + l_part_hi;
            m_lo = m_new_lo; m_hi = m_new_hi;

            // ---- write P to sPw (MANDATORY for PV's A-operand ldmatrix layout) ----
            #pragma unroll
            for (int g = 0; g < BK/N_KEYS; ++g) {
                const int col = g*N_KEYS + c0;
                const int p_lo = (((col / 8) ^ (r_lo & 3))*8) + (col & 7);
                const int p_hi = (((col / 8) ^ (r_hi & 3))*8) + (col & 7);
                sPw[r_lo*BK + p_lo + 0] = __float2bfloat16(Sc[g].x[0]);
                sPw[r_lo*BK + p_lo + 1] = __float2bfloat16(Sc[g].x[1]);
                sPw[r_hi*BK + p_hi + 0] = __float2bfloat16(Sc[g].x[2]);
                sPw[r_hi*BK + p_hi + 1] = __float2bfloat16(Sc[g].x[3]);
            }
            __syncwarp();

            #pragma unroll
            for (int c = 0; c < O_NBLK; ++c) {
                O_acc[c].x[0] *= alpha_lo; O_acc[c].x[1] *= alpha_lo;
                O_acc[c].x[2] *= alpha_hi; O_acc[c].x[3] *= alpha_hi;
            }

            for (int d0 = 0; d0 < HEAD_DIM; d0 += 2*N_KEYS) {
                CTile Clo, Chi;
                Clo.x[0]=Clo.x[1]=Clo.x[2]=Clo.x[3]=0.0f;
                Chi.x[0]=Chi.x[1]=Chi.x[2]=Chi.x[3]=0.0f;
                #pragma unroll
                for (int kk = 0; kk < BK; kk += K_STEP) {
                    ATile A; ATile Bt;
                    ld_A_sw4(A, sPw, 0, kk/8, BK/8);
                    ld_A_trans_sw(Bt, sV, kk, d0/8, HEAD_DIM/8);
                    BTile Blo; Blo.x[0]=Bt.x[0]; Blo.x[1]=Bt.x[2];
                    BTile Bhi; Bhi.x[0]=Bt.x[1]; Bhi.x[1]=Bt.x[3];
                    mma_bf16(Clo, A, Blo);
                    mma_bf16(Chi, A, Bhi);
                }
                O_acc[(d0/N_KEYS) + 0].x[0] += Clo.x[0]; O_acc[(d0/N_KEYS) + 0].x[1] += Clo.x[1];
                O_acc[(d0/N_KEYS) + 0].x[2] += Clo.x[2]; O_acc[(d0/N_KEYS) + 0].x[3] += Clo.x[3];
                O_acc[(d0/N_KEYS) + 1].x[0] += Chi.x[0]; O_acc[(d0/N_KEYS) + 1].x[1] += Chi.x[1];
                O_acc[(d0/N_KEYS) + 1].x[2] += Chi.x[2]; O_acc[(d0/N_KEYS) + 1].x[3] += Chi.x[3];
            }
            __syncthreads();   // compute on this buffer done before it is re-prefetched
        }

        if (c0 == 0) { sLw[r_lo] = l_lo; sLw[r_hi] = l_hi; }
        __syncwarp();

        #pragma unroll
        for (int c = 0; c < O_NBLK; ++c) {
            #pragma unroll
            for (int l = 0; l < 4; ++l) {
                int r = CTile::get_i(l);
                int d = c*N_KEYS + CTile::get_j(l);
                if (r < nqw) {
                    float linv = (sLw[r] > 0.0f) ? (1.0f / sLw[r]) : 0.0f;
                    O[((size_t)(qrow_base + r) * n_head + head) * head_dim + d] = O_acc[c].x[l] * linv;
                }
            }
        }
        __syncthreads();
    }
}

extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 1) fa_prefill_qw_db(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v)
{
    fa_prefill_qw_db_body<256>(Q, Kw, Vw, O, head_dim, n_head, n_head_kv, T, T_kv,
                               scale, causal, kv_dim_k, kv_dim_v);
}
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 1) fa_prefill_qw_db_hd128(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v)
{
    fa_prefill_qw_db_body<128>(Q, Kw, Vw, O, head_dim, n_head, n_head_kv, T, T_kv,
                               scale, causal, kv_dim_k, kv_dim_v);
}
// WINDOWED db twin at hd128 (see fa_prefill_qw_w_hd128's note): window folds into the
// tile-loop BOUNDS (t_start) so the cp.async prefetch chain is unbroken; the per-element
// mask is the same NEG_INF predicate. window=0 = the unwindowed body bit-for-bit.
extern "C" __global__ void __launch_bounds__(N_WARPS*WARP_SZ, 1) fa_prefill_qw_db_w_hd128(
        const float* __restrict__ Q, const __nv_bfloat16* __restrict__ Kw,
        const __nv_bfloat16* __restrict__ Vw, float* __restrict__ O,
        int head_dim, int n_head, int n_head_kv, int T, int T_kv,
        float scale, int causal, int kv_dim_k, int kv_dim_v, int window)
{
    fa_prefill_qw_db_body<128>(Q, Kw, Vw, O, head_dim, n_head, n_head_kv, T, T_kv,
                               scale, causal, kv_dim_k, kv_dim_v, window);
}

// ===================================================================== //
//  KERNEL 2 : fa_decode_f32                                             //
//  T == 1 vector decode with flash-decoding split-K over the KV axis.   //
//  grid = (n_head, n_splits, 1) ; block = (HEAD_DIM/?, 1, 1) -> use 256  //
//  threads (one per head_dim element) for the simple, correct path.     //
//                                                                       //
//  Each block handles ONE (head, kv-split) and writes a PARTIAL:        //
//    partial O[head, split][d]  (f32, head_dim)                         //
//    partial m[head, split], l[head, split]  (the split's max & sum)    //
//  A second pass (fa_decode_combine_f32) merges splits with the         //
//  log-sum-exp rule. If n_splits==1 the combine is a trivial divide.    //
//                                                                       //
//  This is the scalar (CUDA-core) decode: for T=1 the QK and PV are     //
//  matrix-vector, where tensor cores give no win and add lane-map cost. //
//  Correctness-first; q8_0-K / q5_1-V dequant hooks are marked below.   //
//                                                                       //
//  C6: exp uses exp2f (exp(x)=exp2(x*LOG2E)). The split-combine uses the //
//  standard log-sum-exp merge; if a base bias on the running sum were    //
//  introduced it would be log2(N) with N the reduction width — for the   //
//  8-wide warp reductions that is log2(8)=3.0, NOT 2.079 (the FA-v1 bug).//
// ===================================================================== //

// Partials buffers are laid out [head][split][...]; caller sizes them n_head*n_splits.
extern "C" __global__ void fa_decode_f32(
        const float* __restrict__ Q,    // [head_dim, n_head, 1]
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,    // [n_head, n_splits, head_dim]
        float* __restrict__ partM,    // [n_head, n_splits]
        float* __restrict__ partL,    // [n_head, n_splits]
        int head_dim, int n_head, int n_head_kv, int T_kv_host,
        const int* __restrict__ t_kv_dev,  // nullable: device len (graph/stream callers)
        float scale, int n_splits,         // GRID split count (bucket upper bound for dc)
        int split_keys,                    // the caller's split ladder value (per-partition)
        long k_tok_bytes, long v_tok_bytes)
{
    // ONE symbol for host-len AND device-len callers (nullable-ctr, the assemble-kernel
    // pattern) AND ONE partition law: the effective split count derives from the ACTUAL
    // T_kv (ns_eff = ceil(T_kv/split_keys)) — the old dc twin partitioned by the bucket's
    // n_splits, a DIFFERENT key partition whenever ceil(t_kv/sk) != ceil(bucket/sk), and
    // that FP-order drift flipped 31B verify argmaxes (burst 50/128, 2026-07-12). For host
    // callers ns_eff == the n_splits they pass, bit-for-bit today's behavior. Blocks with
    // split >= ns_eff write the EMPTY partial (m=NEG_INF) — the combine skips them.
    const int T_kv  = (t_kv_dev != nullptr) ? t_kv_dev[0] : T_kv_host;
    const int head  = blockIdx.x;
    const int split = blockIdx.y;
    if (head >= n_head || split >= n_splits) return;
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int kv_head = head / (n_head / n_head_kv);
    const int tid = threadIdx.x;                 // 0..head_dim-1 (block = head_dim threads)

    // this split owns keys [t_lo, t_hi) of the ns_eff-way partition
    const int per = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    extern __shared__ float ssh[];               // [head_dim] for q, + [32] reduction scratch
    float* sq = ssh;                             // head_dim
    float* red = sq + head_dim;                  // up to head_dim/32 partial sums

    // load q into smem (one element per thread)
    if (tid < head_dim) sq[tid] = Q[((size_t)0 * n_head + head) * head_dim + tid];
    __syncthreads();

    // running online softmax over this split's keys; accumulate o[d] in a register
    // (one thread owns one output dim d == tid).
    float m_i = NEG_INF;
    float l_i = 0.0f;
    float acc = 0.0f;                            // o[tid] partial (unnormalized, rescaled online)

    for (int t = t_lo; t < t_hi; ++t) {
        // score_t = scale * dot(q, K[:,kv_head,t])
        // ---- q8_0-K dequant: thread tid owns element kv_head*head_dim + tid ----
        // The dot reduction (warp+block) and online-softmax math are UNCHANGED.
        const int kidx = kv_head * head_dim + tid;       // element-within-token index
        float ktv = (tid < head_dim) ? DQ_K_ELEM(K, t, k_tok_bytes, kidx) : 0.0f;
        float prod = (tid < head_dim) ? sq[tid] * ktv : 0.0f;
        // block reduce prod -> score (warp shuffle + smem across warps)
        for (int o = 16; o > 0; o >>= 1) prod += __shfl_down_sync(0xffffffff, prod, o);
        if ((tid & 31) == 0) red[tid >> 5] = prod;
        __syncthreads();
        float score = 0.0f;
        if (tid == 0) {
            float s = 0.0f;
            int nwarp = (blockDim.x + 31) / 32;
            for (int w = 0; w < nwarp; ++w) s += red[w];
            red[0] = s * scale;
        }
        __syncthreads();
        score = red[0];
        __syncthreads();

        // online softmax merge of this single key
        float m_new = fmaxf(m_i, score);
        float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        float p     = exp2f((score - m_new) * LOG2E);
        // ---- q5_1-V dequant: thread tid owns element kv_head*head_dim + tid ----
        const int vidx = kv_head * head_dim + tid;
        float vtv = (tid < head_dim) ? DQ_V_ELEM(V, t, v_tok_bytes, vidx) : 0.0f;
        if (tid < head_dim) acc = acc * alpha + p * vtv;
        l_i = l_i * alpha + p;
        m_i = m_new;
    }

    // write this split's partial (UNNORMALIZED o, plus m_i and l_i for the combine)
    if (tid < head_dim) partO[((size_t)head * n_splits + split) * head_dim + tid] = acc;
    if (tid == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// ===================================================================== //
//  KERNEL 2b : fa_decode_vec_q  (warp-per-token decode + GQA broadcast)  //
//  Replaces the element-per-thread fa_decode_f32 on the hot decode path  //
//  (T=1, split-K). BANDWIDTH lever (XQA/fattn-vec): each block owns ONE  //
//  KV head and dequants its KV tile ONCE into smem, broadcasting it to    //
//  all GQA_RATIO Q-head warps -> each KV byte leaves HBM/L2 ~1x/group     //
//  instead of GQA_RATIO x (was: grid.x=n_head, each Q-head re-dequants).  //
//                                                                         //
//  grid  = (n_head_kv, n_splits, 1)                                       //
//  block = (32, GQA_RATIO, 1)   warp y serves Q head kv_head*GQA + y      //
//                                                                         //
//  Per-warp register state (head_dim=256): each lane owns DPL=head_dim/32 //
//  = 8 Q elements (pre-scaled) and 8 output accumulators acc[8]. Online   //
//  softmax recurrence is BYTE-IDENTICAL to the validated prefill/decode   //
//  (exp2f + LOG2E, C6: no 2.079 bias). Writes the SAME [head][split][d]   //
//  partials -> fa_decode_combine_f32 merges (UNCHANGED).                  //
//                                                                         //
//  smem: sK[TILE][head_dim] + sV[TILE][head_dim] (f32), dequanted once    //
//  per block (all 32*GQA threads cooperate). TILE keys per FA step.       //
// ===================================================================== //
#define FA_DEC_TILE 32          // KV keys dequanted per step (one q8_0/q5_1 block row)
#define FA_DEC_MAX_DPL 8        // head_dim/32 ceiling (head_dim<=256). acc lives in regs.
// hd-512 twin (gemma4 globals): FA_DEC_MAX_DPL16=16 register accumulators (dpl = 512/32).
// Body = fa_decode_vec_q VERBATIM modulo the ceiling.
#define FA_DEC_MAX_DPL16 16
extern "C" __global__ void fa_decode_vec_q_dpl16(
        const float* __restrict__ Q,    // [head_dim, n_head, 1]
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [n_head, n_splits, head_dim]
        float* __restrict__ partM,      // [n_head, n_splits]
        float* __restrict__ partL,      // [n_head, n_splits]
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits,
        long k_tok_bytes, long v_tok_bytes)
{
    const int kv_head = blockIdx.x;              // ONE KV head per block (was per Q head)
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;      // GQA_RATIO (4 for qwen35)
    const int wy      = threadIdx.y;             // 0..gqa-1: which Q head in the group
    const int lane    = threadIdx.x;             // 0..31
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;      // this warp's Q head
    const int dpl     = head_dim >> 5;           // dims-per-lane = head_dim/32 (==8 for 256)

    // this split owns keys [t_lo, t_hi)
    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    // stage this warp's Q row (one Q head, head_dim) into registers, PRE-SCALED by `scale`.
    // lane owns dims { lane, lane+32, ..., lane+32*(dpl-1) }.
    float q_reg[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)0 * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    // per-warp online-softmax state + register accumulator (acc[i] is dim lane+32*i).
    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) acc[i] = 0.0f;

    // REGISTER-DEQUANT REWRITE (2026-07-03, the fattn-vec structural port): no smem staging, no
    // block syncs, no bf16 round-trip. Each warp walks its split's keys directly; lane owns dims
    // {lane, lane+32, ...} — its K element of dim-block i is byte `lane` of q8_0 block
    // (kv_head*hd/32 + i), so the 32 lanes read 32 CONSECUTIVE bytes per block = coalesced. The
    // 4 GQA warps re-read the same KV bytes; L2 serves the reuse (KV @2048 ctx = 2.2MB << 64MB L2)
    // — the old cross-warp smem broadcast bought nothing and cost 2 __syncthreads per 32-key tile
    // + a full bf16 smem round-trip (measured 126us vs the reference engine's 10.4us structure).
    // Same per-lane ascending-i accumulation + same warp butterfly as before; only numeric change
    // is REMOVING the bf16 rounding of dequanted K/V (more accurate; gate battery is the arbiter).
    {
        const int kblk0 = (kv_head * head_dim) >> 5;      // first q8_0/q5_1 block of this kv head
        for (int t = t_lo; t < t_hi; ++t) {
            const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = kt + i * K_BLK_B;
                    // bf16 round-trip: BIT-IDENTICAL to the old smem-staged path (which stored
                    // dequanted K as bf16). Pure ALU on a DRAM-bound kernel — keeps every gate
                    // (incl. run-spec exactness) exactly where the validated kernel had it.
                    part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(blk, lane)));
                }
            }
            float score = warp_reduce_sum(part);     // every lane gets the full QK score (already *scale)

            float m_new = fmaxf(m_i, score);
            float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
            float p     = exp2f((score - m_new) * LOG2E);
            const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = vt + i * V_BLK_B;
                    // bf16 round-trip: see K above.
                    // PINNED FP association (kvbytes refactor): FMUL(p,vv) then FFMA(acc,alpha,prod) —
                    // the exact pre-refactor SASS. Without intrinsics ptxas flipped which product
                    // fuses (rounds acc*alpha instead of p*vv) = silent numeric-config change.
                    acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(blk, lane)))));
                }
            }
            l_i = l_i * alpha + p;
            m_i = m_new;
        }
    }

    // write this Q head's split partial (UNNORMALIZED acc, + m_i/l_i for the combine).
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}


extern "C" __global__ void fa_decode_vec_q_dpl16_dc(
        const float* __restrict__ Q,    // [head_dim, n_head, 1]
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [n_head, n_splits, head_dim]
        float* __restrict__ partM,      // [n_head, n_splits]
        float* __restrict__ partL,      // [n_head, n_splits]
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_dev,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int T_kv    = t_kv_dev[0];             // device-resident sequence length
    const int kv_head = blockIdx.x;              // ONE KV head per block (was per Q head)
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;      // GQA_RATIO (4 for qwen35)
    const int wy      = threadIdx.y;             // 0..gqa-1: which Q head in the group
    const int lane    = threadIdx.x;             // 0..31
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;      // this warp's Q head
    const int dpl     = head_dim >> 5;           // dims-per-lane = head_dim/32 (==8 for 256)

    // this split owns keys [t_lo, t_hi)
    // ONE-PARTITION LAW (2026-07-13, extends the fa_decode_f32 unified rule to the vec
    // dc twins): the effective split count derives from the LIVE T_kv + the caller's
    // split-ladder value, NOT the bucket-sized n_splits — a capture at bucket B replays
    // bit-identically to eager at any T_kv <= B (same ns_eff, same per, same combine
    // skip). Splits >= ns_eff fall through with an empty range; the normal epilogue
    // writes the EMPTY partial (m = NEG_INF, l = 0) the combine skips exactly.
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    // stage this warp's Q row (one Q head, head_dim) into registers, PRE-SCALED by `scale`.
    // lane owns dims { lane, lane+32, ..., lane+32*(dpl-1) }.
    float q_reg[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)0 * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    // per-warp online-softmax state + register accumulator (acc[i] is dim lane+32*i).
    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) acc[i] = 0.0f;

    // REGISTER-DEQUANT REWRITE (2026-07-03, the fattn-vec structural port): no smem staging, no
    // block syncs, no bf16 round-trip. Each warp walks its split's keys directly; lane owns dims
    // {lane, lane+32, ...} — its K element of dim-block i is byte `lane` of q8_0 block
    // (kv_head*hd/32 + i), so the 32 lanes read 32 CONSECUTIVE bytes per block = coalesced. The
    // 4 GQA warps re-read the same KV bytes; L2 serves the reuse (KV @2048 ctx = 2.2MB << 64MB L2)
    // — the old cross-warp smem broadcast bought nothing and cost 2 __syncthreads per 32-key tile
    // + a full bf16 smem round-trip (measured 126us vs the reference engine's 10.4us structure).
    // Same per-lane ascending-i accumulation + same warp butterfly as before; only numeric change
    // is REMOVING the bf16 rounding of dequanted K/V (more accurate; gate battery is the arbiter).
    {
        const int kblk0 = (kv_head * head_dim) >> 5;      // first q8_0/q5_1 block of this kv head
        for (int t = t_lo; t < t_hi; ++t) {
            const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = kt + i * K_BLK_B;
                    // bf16 round-trip: BIT-IDENTICAL to the old smem-staged path (which stored
                    // dequanted K as bf16). Pure ALU on a DRAM-bound kernel — keeps every gate
                    // (incl. run-spec exactness) exactly where the validated kernel had it.
                    part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(blk, lane)));
                }
            }
            float score = warp_reduce_sum(part);     // every lane gets the full QK score (already *scale)

            float m_new = fmaxf(m_i, score);
            float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
            float p     = exp2f((score - m_new) * LOG2E);
            const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = vt + i * V_BLK_B;
                    // bf16 round-trip: see K above.
                    // PINNED FP association (kvbytes refactor): FMUL(p,vv) then FFMA(acc,alpha,prod) —
                    // the exact pre-refactor SASS. Without intrinsics ptxas flipped which product
                    // fuses (rounds acc*alpha instead of p*vv) = silent numeric-config change.
                    acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(blk, lane)))));
                }
            }
            l_i = l_i * alpha + p;
            m_i = m_new;
        }
    }

    // write this Q head's split partial (UNNORMALIZED acc, + m_i/l_i for the combine).
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}



// ===================================================================== //
//  KERNEL 2b-v2 : fa_decode_vec_q_v2  (FAVENDOR lane, 2026-07-08)        //
//  llama.cpp fattn-vec MECHANISM vendored into OUR frame (split          //
//  partition, partial layout, combine kernel all unchanged).             //
//                                                                        //
//  What is vendored (ggml/src/ggml-cuda/fattn-vec.cuh, flash_attn_ext_   //
//  vec<D,1,q8_0,q5_1>): TILE-BATCHED online softmax. llama's warp        //
//  processes a tile of keys with INDEPENDENT row dots (lane j keeps row  //
//  j's score, every lane tracks the tile max from the butterfly result), //
//  then does the softmax bookkeeping ONCE per tile: one m update, one    //
//  alpha, ONE VKQ rescale — vs our per-key serial chain (per key: fmaxf  //
//  + 2 exp2f + dpl-FMA rescale, each iteration data-dependent on the     //
//  last). At d6257/sp64 that chain is 64 deep per warp; llama's is 2     //
//  deep per 32-key tile. llama also streams quantized K/V bytes straight //
//  from global into registers (NO smem staging, NO __syncthreads — our   //
//  smem twin pays 2 block syncs per 32-key tile across 8 warps).         //
//                                                                        //
//  What is KEPT ours (the frame): grid=(n_head_kv, n_splits), block=     //
//  (32, gqa); contiguous [t_lo,t_hi) split partition (llama strides      //
//  interleaved); per-lane dim ownership {lane, lane+32,...}; the per-row //
//  DOT accumulation order (ascending dim-block i, bf16 round-trip of     //
//  the dequanted element, full 32-lane butterfly) — so each individual   //
//  ROW SCORE is bit-identical to fa_decode_vec_q's; ascending-t V walk;  //
//  f32 accumulators (llama uses half2 — not vendored, exactness first);  //
//  [head][split] partial layout -> the UNCHANGED fa_decode_combine_f32.  //
//                                                                        //
//  NUMERIC CONFIG: the tile-level regrouping changes WHEN alpha rescales //
//  land (exp(score - tile_max) vs exp(score - running_max)) => partials  //
//  differ in FP order from the per-key twin it replaced => v2 is its own //
//  numeric config with its own argmax baseline (the served class since  //
//  2026-07-08). It is fully deterministic: the                          //
//  rows twin below calls the SAME walk body -> rows-vs-loop bitdiff==0   //
//  (kernel-check), run-gen argmax + run-spec self-consistency arbitrate. //
// ===================================================================== //

// REVISION 2 (same day): the first v2 cut vendored llama's REGISTER STREAMING too
// (each warp re-reads quantized K/V straight from global, no smem) — measured 2x
// WORSE at depth (125.7 vs 65.1 us at d6257 on the fa_v2_bench probe): with gqa=8
// warps per CTA the 8x redundant global walk loses to our stage-once smem broadcast
// even from L1/L2. KEPT ours: the smem KV-tile broadcast (dequant once per CTA).
// VENDORED: (a) the tile-batched online softmax, (b) llama's WIDE-LOAD dequant shape
// for the staging phase — one thread dequants one whole 32-elem quant BLOCK from
// 4-byte int loads (llama reads q4/q8 quants as ints and unpacks with shifts;
// dq_*_elem re-loads d/m/qh per ELEMENT and reads qs one BYTE at a time — ~8x the
// load instructions for the same bytes). The staged bf16 VALUES are bit-identical
// to dq_q8_0_elem/dq_q5_1_elem (same per-element math on the same bytes).

// The shared per-warp split walk over the staged smem tile (called by BOTH the T=1
// kernel and the rows twin => per-(row,split) bit identity by construction).
// Block-cooperative: stages [t0, t0+nt) into sK/sV (bit-identical values to the
// smem twin's staging), then each warp runs the vendored tile-batched softmax.
static __device__ __forceinline__ void fa_dec_v2_walk(
        const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        __nv_bfloat16* sK, __nv_bfloat16* sV, int bt, int bsz,
        const float* q_reg, int dpl, int lane, int head_dim,
        int t_lo, int t_hi, int kblk0, long k_tok_bytes, long v_tok_bytes,
        float& m_i, float& l_i, float* acc)
{
    const int blocks_per_key = head_dim >> 5;    // 32-elem quant blocks per key (this kv head)
    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);

        // ---- Phase A (staging, WIDE LOADS): one thread = one 32-elem quant block.
        //      Values bit-identical to dq_q8_0_elem / dq_q5_1_elem. ----
        for (int b = bt; b < nt * blocks_per_key; b += bsz) {
            const int j     = b / blocks_per_key;        // key within tile
            const int blk_i = b - j * blocks_per_key;    // block within key
            // K block: q8_0 = f16 d + 32x int8, read qs as 8 aligned-4B words.
            {
                const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes
                                       + (size_t)(kblk0 + blk_i) * 34;
                const float d = __half2float(*(const half*)blk);
                __nv_bfloat16* out = sK + (size_t)j * head_dim + (blk_i << 5);
                #pragma unroll
                for (int w = 0; w < 8; ++w) {
                    int v; memcpy(&v, blk + 2 + 4 * w, 4);   // 34B stride -> unaligned-safe
                    #pragma unroll
                    for (int l = 0; l < 4; ++l) {
                        const int8_t q = (int8_t)(v >> (8 * l));
                        out[4 * w + l] = __float2bfloat16(d * (float)q);
                    }
                }
            }
            // V block: q5_1 = f16 d + f16 m + u32 qh + 16B nibbles, read qs as 4x 4B words.
            {
                const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                       + (size_t)(kblk0 + blk_i) * 24;
                const float d = __half2float(*(const half*)blk);
                const float m = __half2float(*(const half*)(blk + 2));
                uint32_t qh; memcpy(&qh, blk + 4, 4);
                uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
                __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
                #pragma unroll
                for (int e = 0; e < 32; ++e) {
                    const int byte = (e < 16) ? e : e - 16;
                    const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                    const int lo   = (e < 16) ? (nib & 0x0F) : (nib >> 4);
                    const int q5   = lo | (int)(((qh >> e) & 1u) << 4);
                    out[e] = __float2bfloat16(d * (float)q5 + m);
                }
            }
        }
        __syncthreads();

        // ---- Phase B1 (vendored): nt INDEPENDENT row dots from smem. Lane j keeps
        //      row j's score; every lane tracks the tile max (the butterfly gives
        //      every lane the full sum). Per-row dot order (ascending dim-block i,
        //      full 32-lane butterfly) = fa_decode_vec_q_smem exactly. ----
        float my_score = NEG_INF;          // this lane's key score (key t0+lane)
        float tile_max = m_i;              // seeded with the running max (llama KQ_max_new)
        #pragma unroll 4
        for (int j = 0; j < nt; ++j) {
            const __nv_bfloat16* kj = sK + (size_t)j * head_dim;
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL; ++i)
                if (i < dpl) part += q_reg[i] * __bfloat162float(kj[lane + (i << 5)]);
            float score = warp_reduce_sum(part);   // every lane gets the full QK score
            if (lane == j) my_score = score;
            tile_max = fmaxf(tile_max, score);
        }

        // ---- Phase B2 (vendored): softmax bookkeeping ONCE per tile ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;          // ONE rescale per tile (was per key)
        }
        m_i = m_new;

        // ---- Phase B3: ascending-t V accumulation from smem, p broadcast by ONE
        //      shfl/key (llama round-trips p through smem; the shfl is the 1-warp
        //      equivalent). V element order = fa_decode_vec_q_smem exactly. ----
        #pragma unroll 2
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            const __nv_bfloat16* vj = sV + (size_t)j * head_dim;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL; ++i)
                if (i < dpl) acc[i] += p * __bfloat162float(vj[lane + (i << 5)]);
        }
        __syncthreads();   // tile fully consumed before the next staging overwrites sK/sV
    }
}

// T=1 decode twin. Same signature/grid/block/partial-layout as fa_decode_vec_q.
extern "C" __global__ void fa_decode_vec_q_rows_smem_w(
        const float* __restrict__ Q,    // [T, n_head, head_dim] token-major (verify q stack)
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [T, n_head, n_splits_max, head_dim]
        float* __restrict__ partM,      // [T, n_head, n_splits_max]
        float* __restrict__ partL,      // [T, n_head, n_splits_max]
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int window)
{
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;      // this row's causal key bound
    // WINDOWED twin (gemma R6): every row attends exactly `window` keys; split geometry/key
    // order mirror the decode window-VIEW chain (start+j absolute; host gates full-window rows).
    const int start    = T_kv - window;
    const int n_splits = (window + split_keys - 1) / split_keys;
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (window + n_splits - 1) / n_splits;
    const int t_lo = start + split * per;
    const int t_hi = start + min(window, split * per + per);

    float q_reg[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    // SMEM-BROADCAST walk (deep-ctx twin of the register walk below in _rows): dequant each
    // 32-key tile ONCE per CTA into smem, all gqa warps consume it. BIT-IDENTICAL per (token,
    // split) to the register path: same bf16 round-trip of dequanted K/V, same ascending-i
    // accumulation, same warp butterfly (the smem value IS the bf16-rounded dequant the register
    // path computes inline). Dispatched by the host above MEMRA_FA_SMEM_TKV, mirroring fa_decode.
    extern __shared__ __nv_bfloat16 ssh_rows[];   // sK[FA_DEC_TILE*head_dim] then sV[...]
    __nv_bfloat16* sK = ssh_rows;
    __nv_bfloat16* sV = sK + FA_DEC_TILE * head_dim;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    {
        const int kblk0 = (kv_head * head_dim) >> 5;
        for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
            const int nt = min(FA_DEC_TILE, t_hi - t0);
            for (int idx = bt; idx < nt * head_dim; idx += bsz) {
                int j = idx / head_dim;
                int d = idx - j * head_dim;
                const uint8_t* kb = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + (d >> 5)) * K_BLK_B;
                sK[idx] = __float2bfloat16(dq_K_lane(kb, d & 31));
                const uint8_t* vb = V + (size_t)(t0 + j) * v_tok_bytes + (size_t)(kblk0 + (d >> 5)) * V_BLK_B;
                sV[idx] = __float2bfloat16(dq_V_lane(vb, d & 31));
            }
            __syncthreads();
            for (int j = 0; j < nt; ++j) {
                const __nv_bfloat16* kj = sK + (size_t)j * head_dim;
                float part = 0.0f;
                #pragma unroll
                for (int i = 0; i < FA_DEC_MAX_DPL; ++i)
                    if (i < dpl) part += q_reg[i] * __bfloat162float(kj[lane + (i << 5)]);
                float score = warp_reduce_sum(part);
                float m_new = fmaxf(m_i, score);
                float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
                float p     = exp2f((score - m_new) * LOG2E);
                const __nv_bfloat16* vj = sV + (size_t)j * head_dim;
                #pragma unroll
                for (int i = 0; i < FA_DEC_MAX_DPL; ++i)
                    if (i < dpl) acc[i] = acc[i] * alpha + p * __bfloat162float(vj[lane + (i << 5)]);
                l_i = l_i * alpha + p;
                m_i = m_new;
            }
            __syncthreads();
        }
    }
    // ---- ORIGINAL register walk removed in this twin; tail below unchanged ----
    if (false) {
        const int kblk0 = (kv_head * head_dim) >> 5;
        for (int t = t_lo; t < t_hi; ++t) {
            const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = kt + i * K_BLK_B;
                    // bf16 round-trip: BIT-IDENTICAL to fa_decode_vec_q (see comment there).
                    part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(blk, lane)));
                }
            }
            float score = warp_reduce_sum(part);

            float m_new = fmaxf(m_i, score);
            float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
            float p     = exp2f((score - m_new) * LOG2E);
            const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = vt + i * V_BLK_B;
                    // bf16 round-trip: see K above.
                    // PINNED FP association (kvbytes refactor): FMUL(p,vv) then FFMA(acc,alpha,prod) —
                    // the exact pre-refactor SASS. Without intrinsics ptxas flipped which product
                    // fuses (rounds acc*alpha instead of p*vv) = silent numeric-config change.
                    acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(blk, lane)))));
                }
            }
            l_i = l_i * alpha + p;
            m_i = m_new;
        }
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// ===================================================================== //
//  KERNEL 2b-v2 : fa_decode_vec_q_v2  (FAVENDOR lane, 2026-07-08)        //
//  llama.cpp fattn-vec MECHANISM vendored into OUR frame (split          //
//  partition, partial layout, combine kernel all unchanged).             //
//                                                                        //
//  What is vendored (ggml/src/ggml-cuda/fattn-vec.cuh, flash_attn_ext_   //
//  vec<D,1,q8_0,q5_1>): TILE-BATCHED online softmax. llama's warp        //
//  processes a tile of keys with INDEPENDENT row dots (lane j keeps row  //
//  j's score, every lane tracks the tile max from the butterfly result), //
//  then does the softmax bookkeeping ONCE per tile: one m update, one    //
//  alpha, ONE VKQ rescale — vs our per-key serial chain (per key: fmaxf  //
//  + 2 exp2f + dpl-FMA rescale, each iteration data-dependent on the     //
//  last). At d6257/sp64 that chain is 64 deep per warp; llama's is 2     //
//  deep per 32-key tile. llama also streams quantized K/V bytes straight //
//  from global into registers (NO smem staging, NO __syncthreads — our   //
//  smem twin pays 2 block syncs per 32-key tile across 8 warps).         //
//                                                                        //
//  What is KEPT ours (the frame): grid=(n_head_kv, n_splits), block=     //
//  (32, gqa); contiguous [t_lo,t_hi) split partition (llama strides      //
//  interleaved); per-lane dim ownership {lane, lane+32,...}; the per-row //
//  DOT accumulation order (ascending dim-block i, bf16 round-trip of     //
//  the dequanted element, full 32-lane butterfly) — so each individual   //
//  ROW SCORE is bit-identical to fa_decode_vec_q's; ascending-t V walk;  //
//  f32 accumulators (llama uses half2 — not vendored, exactness first);  //
//  [head][split] partial layout -> the UNCHANGED fa_decode_combine_f32.  //
//                                                                        //
//  NUMERIC CONFIG: the tile-level regrouping changes WHEN alpha rescales //
//  land (exp(score - tile_max) vs exp(score - running_max)) => partials  //
//  differ in FP order from the per-key twin it replaced => v2 is its own //
//  numeric config with its own argmax baseline (the served class since  //
//  2026-07-08). It is fully deterministic: the                          //
//  rows twin below calls the SAME walk body -> rows-vs-loop bitdiff==0   //
//  (kernel-check), run-gen argmax + run-spec self-consistency arbitrate. //
// ===================================================================== //

// REVISION 2 (same day): the first v2 cut vendored llama's REGISTER STREAMING too
// (each warp re-reads quantized K/V straight from global, no smem) — measured 2x
// WORSE at depth (125.7 vs 65.1 us at d6257 on the fa_v2_bench probe): with gqa=8
// warps per CTA the 8x redundant global walk loses to our stage-once smem broadcast
// even from L1/L2. KEPT ours: the smem KV-tile broadcast (dequant once per CTA).
// VENDORED: (a) the tile-batched online softmax, (b) llama's WIDE-LOAD dequant shape
// for the staging phase — one thread dequants one whole 32-elem quant BLOCK from
// 4-byte int loads (llama reads q4/q8 quants as ints and unpacks with shifts;
// dq_*_elem re-loads d/m/qh per ELEMENT and reads qs one BYTE at a time — ~8x the
// load instructions for the same bytes). The staged bf16 VALUES are bit-identical
// to dq_q8_0_elem/dq_q5_1_elem (same per-element math on the same bytes).

// The shared per-warp split walk over the staged smem tile (called by BOTH the T=1
// kernel and the rows twin => per-(row,split) bit identity by construction).
// Block-cooperative: stages [t0, t0+nt) into sK/sV (bit-identical values to the
extern "C" __global__ void fa_decode_vec_q_v2(
        const float* __restrict__ Q,    // [head_dim, n_head, 1]
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [n_head, n_splits, head_dim]
        float* __restrict__ partM,      // [n_head, n_splits]
        float* __restrict__ partL,      // [n_head, n_splits]
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits,
        long k_tok_bytes, long v_tok_bytes)
{
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    float q_reg[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)0 * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v2[];        // sK[FA_DEC_TILE*head_dim] then sV[...]
    __nv_bfloat16* sK = ssh_v2;
    __nv_bfloat16* sV = sK + FA_DEC_TILE * head_dim;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v2_walk(K, V, sK, sV, bt, bsz, q_reg, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

static __device__ __forceinline__ void fa_rows_v3_body(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int r);

// ROUND-STREAM stage (c) 2: rows FA with the causal base from a DEVICE counter (pre-issued
// verify: t_kv_base = len_d value at execution time, unknown at issue). Same body.
extern "C" __global__ void fa_decode_vec_q_rows_v3_dc(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r    = blockIdx.z;
    const int T_kv = t_kv_base_dev[0] + r + 1;
    fa_rows_v3_body(Q, K, V, partO, partM, partL, head_dim, n_head, n_head_kv, T_kv,
                    scale, n_splits_max, split_keys, k_tok_bytes, v_tok_bytes, r);
}

// Multi-row (spec-verify) twin: grid.z = query row, causal bound per row —
// same frame as fa_decode_vec_q_rows/_smem, same walk body as the T=1 twin
// above (the spec-exactness law: eager decode and verify must never diverge).
extern "C" __global__ void fa_decode_vec_q_rows_v2(
        const float* __restrict__ Q,    // [T, n_head, head_dim] token-major (verify q stack)
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [T, n_head, n_splits_max, head_dim]
        float* __restrict__ partM,      // [T, n_head, n_splits_max]
        float* __restrict__ partL,      // [T, n_head, n_splits_max]
        int head_dim, int n_head, int n_head_kv, int t_kv_base,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base + r + 1;      // this row's causal key bound
    const int n_splits = (T_kv + split_keys - 1) / split_keys;  // == host fa_split_keys sizing
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    float q_reg[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_rows_v2[];   // sK[FA_DEC_TILE*head_dim] then sV[...]
    __nv_bfloat16* sK = ssh_rows_v2;
    __nv_bfloat16* sV = sK + FA_DEC_TILE * head_dim;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v2_walk(K, V, sK, sV, bt, bsz, q_reg, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// _dc (graph-capture) twin of fa_decode_vec_q_v2: T_kv comes from a device counter, n_splits is
// sized from bucket_max at capture (same contract as fa_decode_vec_q_dc). Calls the SAME
// fa_dec_v2_walk body -> bit-identical to the eager v2 kernel for equal (t_kv, n_splits), which is
// the graph-vs-eager identity the graph_decode_gate pins. Without this twin the captured graph
// (a per-key _dc walk) would silently diverge from eager (the tile-batched v2 walk).
extern "C" __global__ void fa_decode_vec_q_v2_dc(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_dev,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int T_kv    = t_kv_dev[0];             // <-- device-resident sequence length
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    // ONE-PARTITION LAW (2026-07-13, extends the fa_decode_f32 unified rule to the vec
    // dc twins): the effective split count derives from the LIVE T_kv + the caller's
    // split-ladder value, NOT the bucket-sized n_splits — a capture at bucket B replays
    // bit-identically to eager at any T_kv <= B (same ns_eff, same per, same combine
    // skip). Splits >= ns_eff fall through with an empty range; the normal epilogue
    // writes the EMPTY partial (m = NEG_INF, l = 0) the combine skips exactly.
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    float q_reg[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)0 * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v2_dc[];     // sK[FA_DEC_TILE*head_dim] then sV[...]
    __nv_bfloat16* sK = ssh_v2_dc;
    __nv_bfloat16* sV = sK + FA_DEC_TILE * head_dim;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v2_walk(K, V, sK, sV, bt, bsz, q_reg, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// ===================================================================== //
//  KERNEL 2b-v3 : fa_decode_vec_q_v3  (FA v3 lane, 2026-07-09)           //
//  The HYBRID from research/fa/fa_v3_design.md: llama's int8-dp4a K.Q    //
//  with register-quantized Q (fattn-vec.cuh mechanism, their depth       //
//  lever) + OUR CTA-shared staged V + OUR split partition/combine.       //
//                                                                        //
//  What changes vs v2 (KERNEL 2b-v2 above):                              //
//  - K path VENDORED (fattn-common.cuh:304-329 vec_dot_q8_0_q8_1_impl):  //
//    Q is quantized to int8 in registers ONCE per warp (scale folded in  //
//    first, one shared f32 scale per 32-elem block via group-amax), K    //
//    rows ride RAW q8_0 bytes from global (L2-resident; the 8x GQA       //
//    re-read is what llama already proves affordable) dotted via dp4a.   //
//    Kills Phase A's K half entirely (no K dequant, no bf16 convert, no  //
//    K smem write/read), halves smem 32->16KB @hd256.                    //
//  - V path KEPT ours: smem-staged bf16 V tile, dequant ONCE per CTA     //
//    shared by all gqa warps — the REVISION-2 lesson (naive full         //
//    register streaming measured 2x WORSE at depth; V has no int8       //
//    shortcut, its dequant is the expensive part).                       //
//  - Softmax KEPT v2's tile-batched bookkeeping (once per 32-key tile).  //
//  - The first __syncthreads moves AFTER the K dot: B1 never touches     //
//    smem, so V staging latency hides behind the dp4a work.              //
//                                                                        //
//  NUMERIC CONFIG: int8-dp4a scores != v2's bf16-roundtrip FMA scores    //
//  => v3 is its OWN numeric config (the served class, own argmax          //
//  baseline; eager + rows + dc twins flip TOGETHER — the FA_V2 lane's    //
//  law). Within the flag it is fully deterministic: all three twins      //
//  call the SAME walk body -> rows-vs-loop and graph-vs-eager bitdiff    //
//  == 0 (kernel-check + graph_decode_gate arbitrate).                    //
//                                                                        //
//  CONSTRAINTS (host-gated in lib.rs fa_v3_usable): q8_0 K / q5_1 V      //
//  default formats ONLY (the dp4a path reads raw q8_0 bytes; V staging   //
//  is the v2 q5_1 recipe verbatim), head_dim % 128 == 0 (dp4a needs      //
//  dpl % 4 == 0 consecutive quants per lane; both daily models are       //
//  hd256).                                                               //
// ===================================================================== //

// 2-byte-aligned int load: q8_0 qs sit at +2 inside the 34B block, so every
// int-sized chunk is 2-aligned but only alternately 4-aligned — two u16 loads
// beat memcpy's byte-wise fallback and are always safe.
static __device__ __forceinline__ int fa_ld_int_2a(const uint8_t* p) {
    unsigned short lo, hi;
    memcpy(&lo, p, 2); memcpy(&hi, p + 2, 2);
    return (int)((unsigned)lo | ((unsigned)hi << 16));
}

// Per-warp register Q quantization (llama's Q->q8 mechanism in OUR layout).
// DOT-phase ownership is CONSECUTIVE: lane l owns Q elements [l*dpl,(l+1)*dpl)
// of this head's row (dp4a needs consecutive bytes; the strided {lane,lane+32,..}
// ownership survives only in acc / the V phase). Quant block b = (l*dpl)>>5
// shares ONE scale across its 32/dpl lanes (aligned-group amax via xor-shuffle).
// `scale` is folded into Q BEFORE quantization (llama-style). Deterministic:
// registers only, fixed shuffle order.
//
// (REVISION 2, same day: a multi-key B1 with one WHOLE block per lane — llama's
// exact warp shape: 32/dpl keys in flight, log2(dpl) group reduce — was tried
// and measured EQUAL at depth but 12-19% worse at t_kv 512-2048: the 8-deep
// dp4a chain + 17 serial loads per key lose to this layout's cross-key ILP
// when the grid is small and latency rules. Reverted.)
static __device__ __forceinline__ void fa_dec_v3_qquant(
        const float* __restrict__ Q, size_t qoff, float scale,
        int dpl, int lane, int* qq, float& dQ)
{
    float qf[FA_DEC_MAX_DPL];
    float amax = 0.0f;
    #pragma unroll
    for (int j = 0; j < FA_DEC_MAX_DPL; ++j) {
        if (j < dpl) {
            qf[j] = Q[qoff + (size_t)lane * dpl + j] * scale;
            amax = fmaxf(amax, fabsf(qf[j]));
        } else qf[j] = 0.0f;
    }
    // group amax over the 32/dpl lanes sharing this quant block (groups are
    // lane-aligned: dpl in {4,8} -> group size 8 or 4, both powers of two).
    for (int off = (32 / dpl) >> 1; off > 0; off >>= 1)
        amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, off));
    dQ = amax * (1.0f / 127.0f);
    const float id = (amax > 0.0f) ? 127.0f / amax : 0.0f;
    #pragma unroll
    for (int w = 0; w < FA_DEC_MAX_DPL / 4; ++w) {
        int packed = 0;
        if (4 * w < dpl) {
            #pragma unroll
            for (int j = 0; j < 4; ++j) {
                const int qi = (int)rintf(qf[4 * w + j] * id);
                packed |= (qi & 0xFF) << (8 * j);
            }
        }
        qq[w] = packed;
    }
}

// The shared per-warp v3 split walk (called by ALL THREE twins => per-(row,split)
// bit identity by construction, the same contract as fa_dec_v2_walk).
// MEMRA_FA_UNROLL=8: B1's per-key K load sits INSIDE the sequential j loop, so at unroll 4
// only four loads are ever in flight and the rest of the tile pays full memory latency per
// key. nsys on the turn8-context decode: 23us for a 16-key split, 84.2us for a 68-key split
// = ~1.3us PER KEY against ~136 B of K per key per head — latency, not bandwidth. The loads
// across j are independent (only tile_max's fmaxf chain and my_score's predicated write cross
// iterations, and unrolling preserves both orders), so a wider unroll is BIT-IDENTICAL and
// just deepens the memory pipeline. Templated so both factors coexist and the door picks.
#define fa_dec_v3_walk(...) fa_dec_v3_walk_u<4>(__VA_ARGS__)
// PHASE PROFILE (PROF=true, MEMRA_FA_PROF=1). ncu cannot run in this container
// (ERR_NVGPUCTRPERM, and /sys/module/nvidia is not exposed so it cannot be enabled from inside),
// while three attempts to fix this walk's K load path by reasoning all failed. clock64() needs
// no counter permission: each block's first-warp leader stamps the phase boundaries and
// atomically accumulates cycle deltas into an 8-slot buffer the launcher reads back. The
// stamps perturb absolute time slightly; the RATIOS localise the ~1.18us/key.
// Slots: 0 setup, 1 stageV (Phase A), 2 b1 (K load + dots), 3 b2 (softmax), 4 sync, 5 b3
// (V accumulate), 6 key count.
#define FA_PROF_STAMP(slot)                                                                    \
    do {                                                                                      \
        if (PROF && lane == 0 && bt < WARP_SZ) {                                               \
            long long __now = clock64();                                                       \
            atomicAdd(&prof[slot], (unsigned long long)(__now - __prev));                      \
            __prev = __now;                                                                    \
        }                                                                                     \
    } while (0)

template<int B1_UNROLL, bool HOIST_ALIGN = false, bool CAST_LD = false, bool PROF = false>
static __device__ __forceinline__ void fa_dec_v3_walk_u(
        const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        __nv_bfloat16* sV, int bt, int bsz,
        const int* qq, float dQ, int dpl, int lane, int head_dim,
        int t_lo, int t_hi, int kblk0, long k_tok_bytes, long v_tok_bytes,
        float& m_i, float& l_i, float* acc,
        unsigned long long* prof = nullptr)
{
    long long __prev = PROF ? clock64() : 0;
    const int blocks_per_key = head_dim >> 5;
    // dp4a K addressing: lane l covers elements [l*dpl,(l+1)*dpl) of this kv
    // head's row -> quant block bK = (l*dpl)>>5, byte offset (l*dpl)&31 in qs.
    const int bK   = (lane * dpl) >> 5;
    const int koff = (lane * dpl) & 31;
    // HOIST_ALIGN (MEMRA_FA_HOIST=1): B1's aligned-word K read derives its alignment CLASS
    // and the resulting branch structure from a per-key pointer, so the compiler cannot prove
    // either loop-invariant and serializes the loads — which is why widening the unroll bought
    // no memory-level parallelism (MEMRA_FA_UNROLL=8 measured -2.2%). The class IS invariant:
    // k_tok_bytes % 4 == 0, so every key's qs pointer shares this lane's residue (the
    // REVISION-4b comment states exactly this). Hoisting it here leaves a loop whose loads
    // differ only by a constant stride. Same bytes, same funnel shifts, same dp4a order:
    // BIT-IDENTICAL.
    const unsigned sh8_h = HOIST_ALIGN
        ? ((unsigned)(size_t)(K + (size_t)t_lo * k_tok_bytes
                              + (size_t)(kblk0 + bK) * 34 + 2 + koff) & 3u) * 8u
        : 0u;
    const bool wide_h = HOIST_ALIGN && (dpl > 4);
    FA_PROF_STAMP(0);
    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        if (PROF && lane == 0 && bt < WARP_SZ) atomicAdd(&prof[6], (unsigned long long)nt);

        // ---- Phase A: stage ONLY V (q5_1 -> bf16, once per CTA — v2's recipe
        //      verbatim, bit-identical staged values). NO sync yet: B1/B2 never
        //      touch sV, so the later warps' staging latency hides behind the
        //      dp4a dots. (REVISION 3: an A1-loads/A2-unpack split around B1 —
        //      prefetch the 24B block to registers, unpack after B2 — measured
        //      WORSE at every depth (59.0 vs 55.2 us @6257): +24 regs and the
        //      unpack lands on the pre-sync critical path. Reverted.) ----
        for (int b = bt; b < nt * blocks_per_key; b += bsz) {
            const int j     = b / blocks_per_key;        // key within tile
            const int blk_i = b - j * blocks_per_key;    // block within key
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);          // d|m in one aligned word
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e = 0; e < 32; ++e) {
                const int byte = (e < 16) ? e : e - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e) & 1u) << 4);
                out[e] = __float2bfloat16(d * (float)q5 + m);
            }
        }

        // ---- Phase B1 (vendored dp4a): nt independent row dots on RAW q8_0
        //      bytes from global. part = (dK*dQ) * sumi, pinned with __fmul_rn
        //      so all three twins compile the identical FP chain; the butterfly
        //      gives every lane the full score (v2's reduce shape). ----
        FA_PROF_STAMP(1);
        float my_score = NEG_INF;
        float tile_max = m_i;
        #pragma unroll B1_UNROLL
        for (int j = 0; j < nt; ++j) {
            const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes
                                   + (size_t)(kblk0 + bK) * 34;
            const float dK = __half2float(*(const half*)blk);
            // ALIGNED-WORD K loads (REVISION 4b): the qs pointer's alignment class
            // ((34*blk + 2 + koff) & 3, 0 or 2) is CONSTANT per lane across keys
            // (k_tok_bytes % 4 == 0), so read aligned u32s and funnel-shift the
            // lane's bytes out — 2-3 L1 transactions/key vs 4 u16 (L1 was 64%
            // utilized, top stall long_scoreboard). Extracted ints bit-identical
            // to fa_ld_int_2a's. The trailing word is loaded ONLY when the class
            // needs it (misaligned lanes) — never reads past the last block.
            const uint8_t* qsp = blk + 2 + koff;
            const unsigned sh8 = HOIST_ALIGN ? sh8_h : ((unsigned)(size_t)qsp & 3u) * 8u;
            const uint8_t* ap  = (const uint8_t*)((size_t)qsp & ~(size_t)3);
            uint32_t w0, w1 = 0, w2 = 0;
            // CAST_LD: `ap` is masked to a 4-byte boundary by construction, but memcpy from a
            // uint8_t* leaves the compiler free to lower each word to FOUR byte loads (the rest
            // of this file uses the typed form — see get_int_b4's __ldcs((const int*)p)). The
            // typed load names the width; identical bytes either way.
            if (CAST_LD) {
                w0 = *reinterpret_cast<const uint32_t*>(ap);
            } else {
                memcpy(&w0, ap, 4);
            }
            if (HOIST_ALIGN && CAST_LD) {
                if (wide_h) {
                    w1 = *reinterpret_cast<const uint32_t*>(ap + 4);
                    if (sh8_h) w2 = *reinterpret_cast<const uint32_t*>(ap + 8);
                } else if (sh8_h) {
                    w1 = *reinterpret_cast<const uint32_t*>(ap + 4);
                }
            } else if (HOIST_ALIGN) {
                // Loop-invariant predicates: the compiler versions the loop instead of
                // branching per key, so the loads pipeline.
                if (wide_h) { memcpy(&w1, ap + 4, 4); if (sh8_h) memcpy(&w2, ap + 8, 4); }
                else if (sh8_h) { memcpy(&w1, ap + 4, 4); }
            } else {
                if (dpl > 4) { memcpy(&w1, ap + 4, 4); if (sh8) memcpy(&w2, ap + 8, 4); }
                else if (sh8) memcpy(&w1, ap + 4, 4);
            }
            int sumi = __dp4a((int)__funnelshift_r(w0, w1, sh8), qq[0], 0);
            if (HOIST_ALIGN ? wide_h : (dpl > 4))
                sumi = __dp4a((int)__funnelshift_r(w1, w2, sh8), qq[1], sumi);
            const float part = __fmul_rn(__fmul_rn(dK, dQ), (float)sumi);
            const float score = warp_reduce_sum(part);
            if (lane == j) my_score = score;
            tile_max = fmaxf(tile_max, score);
        }

        FA_PROF_STAMP(2);
        // ---- Phase B2: softmax bookkeeping ONCE per tile (v2 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        FA_PROF_STAMP(3);
        __syncthreads();   // sV staged by ALL warps before any warp reads it
        FA_PROF_STAMP(4);

        // ---- Phase B3: ascending-t V accumulation from smem. PAIRED loads
        //      (bf16x2): acc register i holds dim 2*lane + 64*(i/2) + (i&1) so a
        //      lane reads dpl/2 aligned 4B words instead of dpl 2B ones — half
        //      the LDS transactions. Element values and each dim's j-ascending
        //      accumulation chain are unchanged (bit-identical partials; only
        //      the register->dim mapping moved, and the partial store maps it
        //      back). ----
        #pragma unroll 2
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before the next staging overwrites sV
        FA_PROF_STAMP(5);
    }
}

// T=1 decode twin. Same signature/grid/block/partial-layout as fa_decode_vec_q_v2;
// smem is sV ONLY (half of v2's).
extern "C" __global__ void fa_decode_vec_q_v3(
        const float* __restrict__ Q,    // [head_dim, n_head, 1]
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [n_head, n_splits, head_dim]
        float* __restrict__ partM,      // [n_head, n_splits]
        float* __restrict__ partL,      // [n_head, n_splits]
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits,
        long k_tok_bytes, long v_tok_bytes)
{
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    int qq[8]; float dQ;   // one full 32-elem Q block per lane (multi-key B1)
    fa_dec_v3_qquant(Q, (size_t)head * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3[];        // sV[FA_DEC_TILE*head_dim] only
    __nv_bfloat16* sV = ssh_v3;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk(K, V, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// Multi-row (spec-verify) twin: grid.z = query row, causal bound per row —
// same frame as fa_decode_vec_q_rows_v2, same walk body as the T=1 twin
// above (the spec-exactness law: eager decode and verify must never diverge).
extern "C" __global__ void fa_decode_vec_q_rows_v3(
        const float* __restrict__ Q,    // [T, n_head, head_dim] token-major (verify q stack)
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [T, n_head, n_splits_max, head_dim]
        float* __restrict__ partM,      // [T, n_head, n_splits_max]
        float* __restrict__ partL,      // [T, n_head, n_splits_max]
        int head_dim, int n_head, int n_head_kv, int t_kv_base,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base + r + 1;      // this row's causal key bound
    fa_rows_v3_body(Q, K, V, partO, partM, partL, head_dim, n_head, n_head_kv, T_kv,
                    scale, n_splits_max, split_keys, k_tok_bytes, v_tok_bytes, r);
}
// shared body: everything below the causal bound is row-local (extracted so the _dc twin is
// call-site-identical; the original kernel's remaining body was moved here VERBATIM).
static __device__ __forceinline__ void fa_rows_v3_body(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int r)
{
    const int n_splits = (T_kv + split_keys - 1) / split_keys;  // == host fa_split_keys sizing
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    int qq[8]; float dQ;   // one full 32-elem Q block per lane (multi-key B1)
    fa_dec_v3_qquant(Q, ((size_t)r * n_head + head) * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_rows_v3[];   // sV[FA_DEC_TILE*head_dim] only
    __nv_bfloat16* sV = ssh_rows_v3;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk(K, V, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// _dc (graph-capture) twin of fa_decode_vec_q_v3: T_kv from a device counter,
// n_splits sized from bucket_max at capture (same contract as _v2_dc). Calls the
// SAME fa_dec_v3_walk body -> bit-identical to eager v3 for equal (t_kv, n_splits).
extern "C" __global__ void fa_decode_vec_q_v3_dc(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_dev,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int T_kv    = t_kv_dev[0];             // <-- device-resident sequence length
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    // ONE-PARTITION LAW (2026-07-13, extends the fa_decode_f32 unified rule to the vec
    // dc twins): the effective split count derives from the LIVE T_kv + the caller's
    // split-ladder value, NOT the bucket-sized n_splits — a capture at bucket B replays
    // bit-identically to eager at any T_kv <= B (same ns_eff, same per, same combine
    // skip). Splits >= ns_eff fall through with an empty range; the normal epilogue
    // writes the EMPTY partial (m = NEG_INF, l = 0) the combine skips exactly.
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    int qq[8]; float dQ;   // one full 32-elem Q block per lane (multi-key B1)
    fa_dec_v3_qquant(Q, (size_t)head * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3_dc[];     // sV[FA_DEC_TILE*head_dim] only
    __nv_bfloat16* sV = ssh_v3_dc;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk(K, V, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// Combine flash-decoding splits with the log-sum-exp rule -> final O[head_dim, n_head, 1].
// grid = (n_head, 1, 1); block = (head_dim, 1, 1).
// FUSION #2d: combine + head gate in one launch (t=1 dcw tail). The gate multiply reads
// the combine output through a register instead of a memory roundtrip — the f32 value is
// identical (one rounding either way), so the result is bit-identical to combine followed
// by attn_head_gate_f32 at T=1.
extern "C" __global__ void fa_decode_combine_gate_f32(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, const float* __restrict__ g,
        float* __restrict__ O,
        int head_dim, int n_head, int n_splits)
{
    const int head = blockIdx.x;
    const int tid  = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, partM[head * n_splits + s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = partM[head * n_splits + s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += partL[head * n_splits + s] * w;
        o += partO[((size_t)head * n_splits + s) * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    float sgt = 1.0f / (1.0f + expf(-g[head]));
    O[((size_t)0 * n_head + head) * head_dim + tid] = (o * linv) * sgt;
}

// SHARED-SPLIT-META twin (MEMRA_FA_COMBINE_S=1) of fa_decode_combine_gate_f32. The base
// kernel has EVERY thread walk partM from global twice — the first pass is an n_splits-deep
// DEPENDENT load chain per thread (32 splits x ~400ns = the 11.4us nsys measures for a kernel
// whose arithmetic is a few hundred flops), and all 128 threads read the same values. Here the
// block stages partM/partL into dynamic shared memory once, cooperatively, and both loops read
// shared. Same values in the same s-ascending order for the max, the l sum and the o sum, so
// the outputs are BIT-IDENTICAL; only the memory source moves.
extern "C" __global__ void fa_decode_combine_gate_f32_s(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, const float* __restrict__ g,
        float* __restrict__ O,
        int head_dim, int n_head, int n_splits)
{
    const int head = blockIdx.x;
    const int tid  = threadIdx.x;
    if (head >= n_head) return;
    extern __shared__ float sh_split_meta[];
    float* sM = sh_split_meta;
    float* sL = sh_split_meta + n_splits;
    for (int s = tid; s < n_splits; s += blockDim.x) {
        sM[s] = partM[head * n_splits + s];
        sL[s] = partL[head * n_splits + s];
    }
    __syncthreads();
    if (tid >= head_dim) return;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, sM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = sM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += sL[s] * w;
        o += partO[((size_t)head * n_splits + s) * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    float sgt = 1.0f / (1.0f + expf(-g[head]));
    O[((size_t)0 * n_head + head) * head_dim + tid] = (o * linv) * sgt;
}

extern "C" __global__ void fa_decode_combine_f32(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, float* __restrict__ O,
        int head_dim, int n_head, int n_splits)
{
    const int head = blockIdx.x;
    const int tid  = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;

    // global max over splits
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, partM[head * n_splits + s]);
    // combined sum and o
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = partM[head * n_splits + s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);                 // rescale this split to the global max
        l += partL[head * n_splits + s] * w;
        o += partO[((size_t)head * n_splits + s) * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    O[((size_t)0 * n_head + head) * head_dim + tid] = o * linv;
}

// (FA-DEEP lane note, 2026-08-02: a combine "deep twin" was built and REFUTED — the
// 1-block-per-head shape already carries 128 warps of independent per-dim chains; a
// (n_head x hd/32)-block re-tile measured FLAT (7.66 vs 7.46us d6144 / 18.6 vs 19.0us
// d2048) and a float4 4-dim-per-thread form measured WORSE (11.2 / 26.1us — 32 warps
// lose more latency cover than wide loads buy). The split-order chain is the pinned
// numeric config; the remaining combine cost scales with n_splits and belongs to the
// split-ladder policy, not this kernel. Receipts research/fa-decode-deep-20260802/.)

// combine twin with a FUSED q8_1 emit (E4B glue wave 5b): the ONLY consumer of the t=1
// decode attention output is the wo matmul_pre, so the combine emits (int8, per-32 scales)
// directly and the standalone quantize_q8_1 launch + the f32 O round-trip disappear.
// BIT-IDENTITY: the merge loop is fa_decode_combine_f32's verbatim; the quantize is
// quantize_q8_1's exact recipe (per-32 amax via shuffle over the tid group, d = amax/127,
// __float2int_rn) applied to the SAME o*linv values the f32 twin writes — element index
// head*head_dim + tid is 32-aligned per warp-group, so scale groups match quantize_q8_1's.
extern "C" __global__ void fa_decode_combine_q8_1(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, signed char* __restrict__ out_q,
        float* __restrict__ out_d,
        int head_dim, int n_head, int n_splits)
{
    const int head = blockIdx.x;
    const int tid  = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;

    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, partM[head * n_splits + s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = partM[head * n_splits + s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += partL[head * n_splits + s] * w;
        o += partO[(size_t)head * n_splits * head_dim + (size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    float v = o * linv;

    // quantize_q8_1's per-32 recipe on the element index head*head_dim + tid.
    float amax = fabsf(v);
    #pragma unroll
    for (int off = 16; off > 0; off >>= 1)
        amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, off));
    float d = amax / 127.0f;
    float id = d > 0.0f ? 1.0f / d : 0.0f;
    int gidx = head * head_dim + tid;
    out_q[gidx] = (signed char)__float2int_rn(v * id);
    if ((tid & 31) == 0) out_d[gidx >> 5] = d;
}

// ===================================================================== //
//  MULTI-ROW VERIFY decode (spec verify, T=K+1 causal rows).            //
//  ONE launch replaces the T separate per-row fa_decode_vec_q calls of  //
//  full_attn_verify: grid.z = query row r; each z-slice executes        //
//  fa_decode_vec_q's EXACT program for its OWN causal bound             //
//    t_kv_r     = t_kv_base + r + 1                                     //
//    n_splits_r = ceil(t_kv_r / split_keys)   (== the host fa_split_keys//
//                 sizing formula; split_keys passed from the launcher)  //
//    per_r      = ceil(t_kv_r / n_splits_r)   (same in-kernel formula)  //
//  so every row's split partition, key-walk order and online-softmax    //
//  accumulation are BIT-IDENTICAL to the eager per-row call it          //
//  replaces (the spec-exactness law: same kernel body, same blockDim,   //
//  same split boundaries, same reduce shape — kernel-check pins the     //
//  rows-vs-loop byte identity). grid.y is sized for the LAST row's      //
//  n_splits; blocks with split >= n_splits_r exit without writing and   //
//  the row combine below never reads those slots (no empty split can    //
//  exist below n_splits_r: per<=split_keys ==> (n_splits_r-1)*per<t_kv). //
//  WHY: the single-row launch is latency-bound and underfills the SMs   //
//  (measured 392 CTAs = 4.8/SM vs 12 resident achievable, 201us/row at  //
//  6.3k ctx); fusing T rows multiplies resident CTAs by T and shares    //
//  the KV prefix across rows through L2 within ONE launch.              //
//  partO layout: [row, n_head, n_splits_max, head_dim]; M/L analogous.  //
// ===================================================================== //

// Row-batched combine: grid = (n_head, T). Row r merges its OWN n_splits_r
// (same ceil(t_kv_r/split_keys) formula) in the SAME ascending-split order as
// fa_decode_combine_f32 — identical values, identical fmax/sum order; only the
// partial STRIDE differs (n_splits_max vs n_splits_r) and slots >= n_splits_r
// are never read. Writes O[row, n_head, head_dim] (the verify attn stack).
// ROUND-STREAM stage (c): combine twin with the causal base from a device counter — body
// identical to fa_decode_combine_rows (per-row n_splits derived the same way from T_kv).
extern "C" __global__ void fa_decode_combine_rows_dc(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, float* __restrict__ O,
        int head_dim, int n_head, const int* __restrict__ t_kv_base_dev, int base_plus,
        int n_splits_max, int split_keys)
{
    const int head     = blockIdx.x;
    const int r        = blockIdx.y;
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int tid      = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    const float* pM = partM + ((size_t)r * n_head + head) * n_splits_max;
    const float* pL = partL + ((size_t)r * n_head + head) * n_splits_max;
    const float* pO = partO + ((size_t)r * n_head + head) * n_splits_max * head_dim;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, pM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = pM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += pL[s] * w;
        o += pO[(size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    O[((size_t)r * n_head + head) * head_dim + tid] = o * linv;
}

// windowed combine twin: n_splits constant (every row folds exactly `window` keys).
extern "C" __global__ void fa_decode_combine_rows_w(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, float* __restrict__ O,
        int head_dim, int n_head, int n_splits_max, int split_keys, int window)
{
    const int head     = blockIdx.x;
    const int r        = blockIdx.y;
    const int n_splits = (window + split_keys - 1) / split_keys;
    const int tid      = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    const float* pM = partM + ((size_t)r * n_head + head) * n_splits_max;
    const float* pL = partL + ((size_t)r * n_head + head) * n_splits_max;
    const float* pO = partO + ((size_t)r * n_head + head) * n_splits_max * head_dim;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, pM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = pM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += pL[s] * w;
        o += pO[(size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    O[((size_t)r * n_head + head) * head_dim + tid] = o * linv;
}

extern "C" __global__ void fa_decode_combine_rows(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, float* __restrict__ O,
        int head_dim, int n_head, int t_kv_base, int n_splits_max, int split_keys)
{
    const int head     = blockIdx.x;
    const int r        = blockIdx.y;
    const int T_kv     = t_kv_base + r + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int tid      = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    const float* pM = partM + ((size_t)r * n_head + head) * n_splits_max;
    const float* pL = partL + ((size_t)r * n_head + head) * n_splits_max;
    const float* pO = partO + ((size_t)r * n_head + head) * n_splits_max * head_dim;

    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, pM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = pM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += pL[s] * w;
        o += pO[(size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    O[((size_t)r * n_head + head) * head_dim + tid] = o * linv;
}

// ===== q8_1-emitting rows-combine twins (wave-5b recipe, m=1 decode wiring 2026-07-23) =====
// Merge loops verbatim from their f32 twins above; the epilogue is quantize_q8_1's exact
// per-32 recipe (amax shfl over the 32-lane group, d = amax/127, __float2int_rn) applied to
// the SAME o*linv values at the SAME element index — the standalone quantize launch and the
// f32 O round-trip disappear. Only the t=1 decode arms consume these; verify keeps f32.
extern "C" __global__ void fa_decode_combine_rows_dc_q8_1(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, signed char* __restrict__ out_q,
        float* __restrict__ out_d,
        int head_dim, int n_head, const int* __restrict__ t_kv_base_dev, int base_plus,
        int n_splits_max, int split_keys)
{
    MEMRA_PDL_ENTRY();
    const int head     = blockIdx.x;
    const int r        = blockIdx.y;
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int tid      = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    const float* pM = partM + ((size_t)r * n_head + head) * n_splits_max;
    const float* pL = partL + ((size_t)r * n_head + head) * n_splits_max;
    const float* pO = partO + ((size_t)r * n_head + head) * n_splits_max * head_dim;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, pM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = pM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += pL[s] * w;
        o += pO[(size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    float v = o * linv;
    float amax = fabsf(v);
    #pragma unroll
    for (int off = 16; off > 0; off >>= 1)
        amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, off));
    float d = amax / 127.0f;
    float id = d > 0.0f ? 1.0f / d : 0.0f;
    int gidx = (int)(((size_t)r * n_head + head) * head_dim) + tid;
    out_q[gidx] = (signed char)__float2int_rn(v * id);
    if ((tid & 31) == 0) out_d[gidx >> 5] = d;
}

extern "C" __global__ void fa_decode_combine_rows_w_q8_1(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, signed char* __restrict__ out_q,
        float* __restrict__ out_d,
        int head_dim, int n_head, int n_splits_max, int split_keys, int window)
{
    MEMRA_PDL_ENTRY();
    const int head     = blockIdx.x;
    const int r        = blockIdx.y;
    const int n_splits = (window + split_keys - 1) / split_keys;
    const int tid      = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    const float* pM = partM + ((size_t)r * n_head + head) * n_splits_max;
    const float* pL = partL + ((size_t)r * n_head + head) * n_splits_max;
    const float* pO = partO + ((size_t)r * n_head + head) * n_splits_max * head_dim;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, pM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = pM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += pL[s] * w;
        o += pO[(size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    float v = o * linv;
    float amax = fabsf(v);
    #pragma unroll
    for (int off = 16; off > 0; off >>= 1)
        amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, off));
    float d = amax / 127.0f;
    float id = d > 0.0f ? 1.0f / d : 0.0f;
    int gidx = (int)(((size_t)r * n_head + head) * head_dim) + tid;
    out_q[gidx] = (signed char)__float2int_rn(v * id);
    if ((tid & 31) == 0) out_d[gidx >> 5] = d;
}


// ===================== FA V4: KEY-PER-LANE SCORE PHASE (2026-07-10) =====================
// fa_v3 at d6257 runs at 14% of bytes-wall — latency-bound on the reduce-per-key structure:
// per 32-key tile, 32 x (8 dp4a + 5-shfl warp_reduce) ≈ 416 warp-serial steps. V4 stages the
// K tile INT-REPACKED to smem (qs as aligned ints + d halves separated) and each LANE computes
// the FULL q·k_lane dot chunk-serially (8 chunks x 8 dp4a, all 32 keys in PARALLEL, zero
// shuffles in the score phase). B2 softmax bookkeeping + B3 V-accumulation are the v3 bodies
// verbatim (my_score lands in lane j exactly as v3's butterfly left it).
// NEW NUMERIC CONFIG: the per-key dot accumulates chunk-serial in ONE lane (v3: lane-parallel
// + tree reduce) — decode and verify flip TOGETHER (dispatch parity keeps self-consistency);
// the battery + acceptance-shift check arbitrate per model. q8_0 K / q5_1 V / hd256 only.
// smem: sQ 64 ints + 8 dQ, sK 32x(64 ints + 8 halves) ≈ 8.7KB, sV 32xhd bf16 = 16KB -> ~25KB.
struct fa_v4_smem {
    int   q_ints[8][64];            // [gqa<=8][64] per-warp quantized Q (8 chunks x 8 ints)
    float q_d[8][8];                // [gqa][8] per-chunk Q scales
    int   k_ints[FA_DEC_TILE][64];  // repacked K tile
    float k_d[FA_DEC_TILE][8];      // per-chunk K scales
    // sV follows in dynamic smem (v3 layout; element type = fa_v4_sv_t below)
};

#if MEMRA_KV_VFMT == 2
// e4m3 sV tile stages the RAW BYTE, cvt at use: every e4m3 value is exactly representable
// in bf16, so this is BIT-IDENTICAL to the bf16 tile at HALF the smem — the 27.9KB/block
// footprint capped residency at 3 blocks/SM (12.5% theoretical occupancy, ncu 2026-07-12);
// 19.7KB lifts the cap. Host shmem sizing mirrors this (g-module: 32*head_dim*1).
typedef uint8_t fa_v4_sv_t;
#else
typedef __nv_bfloat16 fa_v4_sv_t;
#endif

static __device__ __forceinline__ void fa_v4_stage_q(
        const float* __restrict__ Q, size_t qoff, float scale, int lane, int wy,
        fa_v4_smem* sm) {
    // v3's qquant grouping verbatim (dpl=8: 4-lane groups of 32 elems), then smem publish.
    int qq[FA_DEC_MAX_DPL / 4];
    float dQ;
    fa_dec_v3_qquant(Q, qoff, scale, 8, lane, qq, dQ);
    // lane holds elems [lane*8, lane*8+8) as 2 ints; chunk c = elems [c*32,(c+1)*32) = lanes 4c..4c+3
    sm->q_ints[wy][lane * 2]     = qq[0];
    sm->q_ints[wy][lane * 2 + 1] = qq[1];
    if ((lane & 3) == 0) sm->q_d[wy][lane >> 2] = dQ;
}

static __device__ __forceinline__ void fa_v4_stage_k(
        const uint8_t* __restrict__ K, int t0, int nt, int bt, int bsz,
        int kblk0, long k_tok_bytes, fa_v4_smem* sm) {
#if MEMRA_KV_KFMT == 1
    // fp8-e4m3 K (KFMT==1): 32 raw bytes per chunk — cvt to f32, per-chunk absmax requant
    // to int8 so the dp4a score phase is format-agnostic (k_d = absmax/127; absmax==0 ->
    // zeros). NEW NUMERIC CONFIG for the fp8 module only; the default arm below is verbatim.
    for (int task = bt; task < nt * 8; task += bsz) {
        int j = task >> 3, c = task & 7;
        const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + c) * K_BLK_B;
        float vals[32];
        float amax = 0.0f;
        #pragma unroll
        for (int e = 0; e < 32; e++) {
            vals[e] = (float)((const __nv_fp8_e4m3*)blk)[e];
            amax = fmaxf(amax, fabsf(vals[e]));
        }
        const float kd = (amax > 0.0f) ? (amax / 127.0f) : 0.0f;
        const float inv = (amax > 0.0f) ? (127.0f / amax) : 0.0f;
        sm->k_d[j][c] = kd;
        #pragma unroll
        for (int w = 0; w < 8; w++) {
            int packed = 0;
            #pragma unroll
            for (int b8 = 0; b8 < 4; b8++) {
                const int e = w * 4 + b8;
                const int q = __float2int_rn(vals[e] * inv);
                packed |= (q & 0xFF) << (8 * b8);
            }
            sm->k_ints[j][c * 8 + w] = packed;
        }
    }
#else
    // task = (key j, chunk c): unpack q8_0 block (2B d + 32 int8) into aligned ints + half.
    for (int task = bt; task < nt * 8; task += bsz) {
        int j = task >> 3, c = task & 7;
        const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + c) * K_BLK_B;
        sm->k_d[j][c] = __half2float(*(const half*)blk);
        // aligned-word + funnelshift extraction (REVISION 4b recipe) — same ints as the byte
        // path, 9 aligned LDG.32 instead of ~32 byte loads.
        const uint8_t* qs = blk + 2;
        const unsigned sh8 = ((unsigned)(size_t)qs & 3u) * 8u;
        const uint32_t* ap = (const uint32_t*)((size_t)qs & ~(size_t)3);
        uint32_t w0 = ap[0];
        #pragma unroll
        for (int w = 0; w < 8; w++) {
            uint32_t w1 = ap[w + 1];
            sm->k_ints[j][c * 8 + w] = (int)__funnelshift_r(w0, w1, sh8);
            w0 = w1;
        }
    }
#endif
}

extern "C" __global__ void fa_decode_vec_q_v4(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits, long k_tok_bytes, long v_tok_bytes)
{
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    fa_v4_stage_q(Q, (size_t)head * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// PROBES (wall-arc phase isolation; bench-only, never dispatched in prod)
extern "C" __global__ void fa_decode_vec_q_v4_dc(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_dev,
        float scale, int n_splits, int split_keys, long k_tok_bytes, long v_tok_bytes)
{
    const int T_kv    = t_kv_dev[0];             // device-resident sequence length
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    // ONE-PARTITION LAW (2026-07-13, extends the fa_decode_f32 unified rule to the vec
    // dc twins): the effective split count derives from the LIVE T_kv + the caller's
    // split-ladder value, NOT the bucket-sized n_splits — a capture at bucket B replays
    // bit-identically to eager at any T_kv <= B (same ns_eff, same per, same combine
    // skip). Splits >= ns_eff fall through with an empty range; the normal epilogue
    // writes the EMPTY partial (m = NEG_INF, l = 0) the combine skips exactly.
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    fa_v4_stage_q(Q, (size_t)head * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// ===================== FA V4-DEEP: DEEP-CTX DECODE LANE (2026-08-02) =====================
// research/depth-decode-20260802: the class-wide depth decay (hd256/nkv=2 hybrids) is the v4
// vec kernel itself — 35.4us/layer-token at d6144 = 162 GB/s effective KV-read bandwidth (19%
// of the 5090's 858 GB/s), ~1.9x llama's per-key cost on the same bytes. Mechanism (this
// lane's ncu receipts, research/fa-decode-deep-20260802/): fa_v4_smem.k_ints rows are 64
// words = lane stride 0 mod 32 banks, so the score phase's k_ints[lane][c*8+w] operand read
// is a fully serialized 32-WAY BANK CONFLICT (64 reads/warp/tile x 8 warps); k_d[32][8] is
// 8-way. The tile loop is also barrier-serialized (stage -> sync -> compute -> sync) with no
// overlap of the next tile's DRAM latency.
// THE DEEP FORM (bit-identity contract): every arithmetic value, every accumulation order,
// the split partition and the [head][split] partial layout are the v4 program VERBATIM —
// only the smem PHYSICAL layout and the load schedule move:
//   A. PAD the K-tile rows (k_ints [32][68], k_d [32][9]): read banks (68j+x)%32 / (9j+c)%32
//      cover all 32 -> conflict-free score phase; staging stores drop to <=2-way. The
//      (j, c*8+w) slot mapping is unchanged (same indexing expressions, padded rows).
//   B. L2-PREFETCH the next tile's K/V lines during the current tile (prefetch.global.L2:
//      no smem, no register writeback, no ordering effect — pure memory-level parallelism).
// Same q8_0/q5_1 bytes, same combine. Dispatch: fa_deep_at (lib.rs) past the swept depth
// floor, default KV module only; MEMRA_FA_DEEP=0 rollback. kernel-check pins bitdiff==0 vs
// the v4 twins across depths (the gate that lets an order-preserving rewrite ship quietly).
struct fa_v4_deep_smem {
    int   q_ints[8][64];            // [gqa<=8][64] per-warp quantized Q (v4 verbatim)
    float q_d[8][8];                // [gqa][8] per-chunk Q scales (v4 verbatim)
    int   k_ints[FA_DEC_TILE][68];  // repacked K tile, +4-word row pad (bank de-conflict)
    float k_d[FA_DEC_TILE][9];      // per-chunk K scales, +1 pad (bank de-conflict)
    // sV follows in dynamic smem (v3/v4 layout; element type fa_v4_sv_t)
};
static_assert(sizeof(fa_v4_deep_smem) == 12160, "host shmem sizing mirrors this (lib.rs)");

static __device__ __forceinline__ void fa_v4_deep_stage_q(
        const float* __restrict__ Q, size_t qoff, float scale, int lane, int wy,
        fa_v4_deep_smem* sm) {
    // fa_v4_stage_q verbatim (q layout unchanged; only the struct type differs).
    int qq[FA_DEC_MAX_DPL / 4];
    float dQ;
    fa_dec_v3_qquant(Q, qoff, scale, 8, lane, qq, dQ);
    sm->q_ints[wy][lane * 2]     = qq[0];
    sm->q_ints[wy][lane * 2 + 1] = qq[1];
    if ((lane & 3) == 0) sm->q_d[wy][lane >> 2] = dQ;
}

static __device__ __forceinline__ void fa_v4_deep_stage_k(
        const uint8_t* __restrict__ K, int t0, int nt, int bt, int bsz,
        int kblk0, long k_tok_bytes, fa_v4_deep_smem* sm) {
#if MEMRA_KV_KFMT == 1
    // fp8-e4m3 K: fa_v4_stage_k's fp8 branch verbatim (padded rows change no values).
    for (int task = bt; task < nt * 8; task += bsz) {
        int j = task >> 3, c = task & 7;
        const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + c) * K_BLK_B;
        float vals[32];
        float amax = 0.0f;
        #pragma unroll
        for (int e = 0; e < 32; e++) {
            vals[e] = (float)((const __nv_fp8_e4m3*)blk)[e];
            amax = fmaxf(amax, fabsf(vals[e]));
        }
        const float kd = (amax > 0.0f) ? (amax / 127.0f) : 0.0f;
        const float inv = (amax > 0.0f) ? (127.0f / amax) : 0.0f;
        sm->k_d[j][c] = kd;
        #pragma unroll
        for (int w = 0; w < 8; w++) {
            int packed = 0;
            #pragma unroll
            for (int b8 = 0; b8 < 4; b8++) {
                const int e = w * 4 + b8;
                const int q = __float2int_rn(vals[e] * inv);
                packed |= (q & 0xFF) << (8 * b8);
            }
            sm->k_ints[j][c * 8 + w] = packed;
        }
    }
#else
    // q8_0 K: fa_v4_stage_k's task map + funnelshift ints verbatim, but the 8 ints collect
    // in registers and land as TWO 16B stores (row byte offset j*272 + c*32 is 16B-aligned)
    // — the byte-wise store stream was 477K store-bank-conflict cycles/launch at d6144
    // (ncu receipt); same slot values, packed write.
    for (int task = bt; task < nt * 8; task += bsz) {
        int j = task >> 3, c = task & 7;
        const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + c) * K_BLK_B;
        sm->k_d[j][c] = __half2float(*(const half*)blk);
        const uint8_t* qs = blk + 2;
        const unsigned sh8 = ((unsigned)(size_t)qs & 3u) * 8u;
        const uint32_t* ap = (const uint32_t*)((size_t)qs & ~(size_t)3);
        uint32_t w0 = ap[0];
        int pk[8];
        #pragma unroll
        for (int w = 0; w < 8; w++) {
            uint32_t w1 = ap[w + 1];
            pk[w] = (int)__funnelshift_r(w0, w1, sh8);
            w0 = w1;
        }
        uint4 u0, u1;
        memcpy(&u0, &pk[0], 16); memcpy(&u1, &pk[4], 16);
        *(uint4*)&sm->k_ints[j][c * 8]     = u0;
        *(uint4*)&sm->k_ints[j][c * 8 + 4] = u1;
    }
#endif
}

// L2 prefetch of one global line (no-writeback, fire-and-forget; sm_80+ PTX).
static __device__ __forceinline__ void fa_deep_prefetch_l2(const void* p) {
    asm volatile("prefetch.global.L2 [%0];" :: "l"(p));
}

// L2 prefetch of one tile's K+V lines for this kv_head (fire-and-forget; round-robined
// over the CTA's threads). K = 272B/key, V = 192B/key segments at token stride; a line
// straddling a segment end pulls a few neighbor bytes — harmless (prefetch never faults).
static __device__ __forceinline__ void fa_deep_prefetch_tile(
        const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        int t1, int t_hi, int kblk0, long k_tok_bytes, long v_tok_bytes, int bt, int bsz)
{
    if (t1 >= t_hi) return;
    const int nt2 = min(FA_DEC_TILE, t_hi - t1);
    const uint8_t* kbase = K + (size_t)t1 * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
    const uint8_t* vbase = V + (size_t)t1 * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
    const int klines = (nt2 * (8 * K_BLK_B) + 127) >> 7;
    const int vlines = (nt2 * (8 * V_BLK_B) + 127) >> 7;
    for (int i = bt; i < klines + vlines; i += bsz) {
        if (i < klines) {
            const size_t off = (size_t)(i << 7);
            const size_t tok = off / (size_t)(8 * K_BLK_B);
            fa_deep_prefetch_l2(kbase + tok * (k_tok_bytes - 8 * K_BLK_B) + off);
        } else {
            const size_t off = (size_t)((i - klines) << 7);
            const size_t tok = off / (size_t)(8 * V_BLK_B);
            fa_deep_prefetch_l2(vbase + tok * (v_tok_bytes - 8 * V_BLK_B) + off);
        }
    }
}

// The shared v4-deep split walk: t_lo..t_hi in FA_DEC_TILE steps, v4's exact tile program
// (stage V verbatim -> stage K padded -> score -> B2 -> B3) with the tile+2 L2 prefetch.
// Both twins (eager/_dc) call this with their own split bounds so the walk can never
// diverge between them (the fa_dec_v3_walk precedent). SPECIALIZED hd256/dpl8 (the twins
// are host-gated head_dim==256): the v4 bodies' runtime dpl/head_dim generality cost
// per-iteration predicates + IMADs on every B3 step — the values are compile-time here.
static __device__ __forceinline__ void fa_v4_deep_walk(
        const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        fa_v4_deep_smem* __restrict__ sm, fa_v4_sv_t* __restrict__ sV,
        int t_lo, int t_hi, int gqa, int wy, int lane,
        int kblk0, long k_tok_bytes, long v_tok_bytes,
        float& m_i, float& l_i, float* __restrict__ acc)
{
    constexpr int dpl = 8;                 // head_dim 256 (dispatch-pinned)
    constexpr int head_dim = 256;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    // whole-split head start: both first tiles' lines head toward L2 BEFORE the q-quant
    // barrier, so tile 0's staging loads meet warm lines and tile 1's fetch overlaps
    // tile 0's compute (at the sp64 rung a split is exactly these two tiles).
    fa_deep_prefetch_tile(K, V, t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, bt, bsz);
    fa_deep_prefetch_tile(K, V, t_lo + FA_DEC_TILE, t_hi, kblk0, k_tok_bytes, v_tok_bytes, bt, bsz);
    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v4 recipe verbatim, all warps) + K repack (all warps, padded rows)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            // q5_1 dequant: v4 recipe verbatim per element, but the 8 bf16 collect in
            // registers and land as ONE 16B store (element offset j*256 + blk_i*32 + sub*8
            // -> byte offset 16B-aligned) — the 2B store stream was the other half of the
            // 477K store-conflict cycles (ncu receipt). Same values, same slots.
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            __nv_bfloat16 pk[8];
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                pk[e0] = __float2bfloat16(d * (float)q5 + m);
            }
            uint4 u; memcpy(&u, pk, 16);
            *(uint4*)&out[sub * 8] = u;
            #endif
        }
        fa_v4_deep_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        // tile+2 L2 prefetch (tiles t0/t0+1 already headed to L2 at walk entry; splits
        // longer than two tiles — the sp128 rung — keep a 2-tile prefetch distance).
        fa_deep_prefetch_tile(K, V, t0 + 2 * FA_DEC_TILE, t_hi, kblk0,
                              k_tok_bytes, v_tok_bytes, bt, bsz);
        __syncthreads();

        // ---- V4 SCORE PHASE (verbatim values; padded-row operand reads are conflict-free) ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v4/v3 verbatim; dpl compile-time — no per-slot predicates) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < dpl; ++i) acc[i] *= alpha;
        m_i = m_new;

        // ---- B3 (v4 values/order verbatim; specialized indexing) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < dpl / 2; ++i2) {
                const uchar2 vv = vj2[lane + (i2 << 5)];
                acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < dpl / 2; ++i2) {
                const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                acc[2 * i2]     += p * __bfloat162float(vv.x);
                acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }
}

extern "C" __global__ void fa_decode_vec_q_v4_deep(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, int T_kv,
        float scale, int n_splits, long k_tok_bytes, long v_tok_bytes)
{
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    const int per  = (T_kv + n_splits - 1) / n_splits;   // v4 eager partition verbatim
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    extern __shared__ unsigned char sm_raw_v4d[];
    fa_v4_deep_smem* sm = (fa_v4_deep_smem*)sm_raw_v4d;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4d + sizeof(fa_v4_deep_smem));

    fa_v4_deep_stage_q(Q, (size_t)head * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;
    const int kblk0 = (kv_head * head_dim) >> 5;

    fa_v4_deep_walk(K, V, sm, sV, t_lo, t_hi, gqa, wy, lane,
                    kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

extern "C" __global__ void fa_decode_vec_q_v4_deep_dc(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_dev,
        float scale, int n_splits, int split_keys, long k_tok_bytes, long v_tok_bytes)
{
    const int T_kv    = t_kv_dev[0];             // device-resident sequence length
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    // ONE-PARTITION LAW (v4_dc verbatim): ns_eff from the LIVE T_kv + the caller's ladder
    // value; splits >= ns_eff write the EMPTY partial the combine skips exactly.
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    extern __shared__ unsigned char sm_raw_v4d[];
    fa_v4_deep_smem* sm = (fa_v4_deep_smem*)sm_raw_v4d;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4d + sizeof(fa_v4_deep_smem));

    fa_v4_deep_stage_q(Q, (size_t)head * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;
    const int kblk0 = (kv_head * head_dim) >> 5;

    fa_v4_deep_walk(K, V, sm, sV, t_lo, t_hi, gqa, wy, lane,
                    kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// ===== BATCHED-TICK increment 2 (2026-08-01): z = SEQUENCE decode twin =====
// One launch covers ALL B sequences' T=1 decode attention for one layer: blockIdx.z =
// sequence, per-seq K/V cache base pointers from a device pointer table ([2B] interleaved
// k0,v0,k1,v1,... — the MoE expert-table pattern), per-seq key bound from the shared
// position table (T_kv = pos[z] + 1, this step's post-append length). Body below the per-z
// frame = fa_decode_vec_q_v4 VERBATIM; the split partition derives in-kernel from
// (T_kv, split_keys) — the ONE-PARTITION LAW — so each sequence executes the EXACT per-seq
// eager v4 program whenever the host launches one fa_split_keys rung per batch (the
// decode_batch precondition, the rows-twins' straddle law). Q reads row z of the stacked
// [B, n_head, head_dim] tick buffer (kills the per-seq q dtod copy); partials land in the
// rows layout [B, n_head, n_splits_max, head_dim]; the seqs combine below writes attn row z
// (kills the a dtod copy). Splits >= ns_eff fall through with an empty range and write the
// EMPTY partial (m = NEG_INF, l = 0) the combine never reads. kernel-check pins
// seqs-vs-per-seq-loop bit identity; decode-batch-gate arbitrates end-to-end.
extern "C" __global__ void fa_decode_vec_q_seqs_v4(
        const float* __restrict__ Q,                    // [B, n_head, head_dim] stacked
        const unsigned long long* __restrict__ kv_ptrs, // [2B]: k0,v0,k1,v1,...
        const int* __restrict__ pos_seq,                // [B] pre-step positions (T_kv = pos+1)
        float* __restrict__ partO,                      // [B, n_head, n_splits_max, head_dim]
        float* __restrict__ partM,                      // [B, n_head, n_splits_max]
        float* __restrict__ partL,                      // [B, n_head, n_splits_max]
        int head_dim, int n_head, int n_head_kv,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int z       = blockIdx.z;              // sequence index
    const uint8_t* K  = (const uint8_t*)kv_ptrs[2 * z];
    const uint8_t* V  = (const uint8_t*)kv_ptrs[2 * z + 1];
    const int T_kv    = pos_seq[z] + 1;          // this sequence's post-append key bound
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits_max) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    // ONE-PARTITION LAW (the vec-dc contract): ns_eff from the per-seq T_kv + the caller's
    // split-ladder value reproduces the per-seq eager launch's n_splits exactly; splits
    // >= ns_eff write the EMPTY partial the combine skips.
    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    fa_v4_stage_q(Q, ((size_t)z * n_head + head) * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[(((size_t)z * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)z * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)z * n_head + head) * n_splits_max + split] = l_i;
    }
}

// SEQS combine: grid = (n_head, B). Sequence z merges its OWN n_splits_z (the same
// ceil(T_kv_z/split_keys) formula the seqs kernel used) in the SAME ascending-split order
// as fa_decode_combine_f32 — identical values, identical fmax/sum order; only the partial
// STRIDE differs (n_splits_max vs n_splits_z) and slots >= n_splits_z are never read.
// Writes O[z, n_head, head_dim] (the batched tick's stacked attn buffer, row z in place).
extern "C" __global__ void fa_decode_combine_seqs(
        const float* __restrict__ partO, const float* __restrict__ partM,
        const float* __restrict__ partL, float* __restrict__ O,
        int head_dim, int n_head, const int* __restrict__ pos_seq,
        int n_splits_max, int split_keys)
{
    const int head     = blockIdx.x;
    const int z        = blockIdx.y;
    const int T_kv     = pos_seq[z] + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int tid      = threadIdx.x;
    if (head >= n_head || tid >= head_dim) return;
    const float* pM = partM + ((size_t)z * n_head + head) * n_splits_max;
    const float* pL = partL + ((size_t)z * n_head + head) * n_splits_max;
    const float* pO = partO + ((size_t)z * n_head + head) * n_splits_max * head_dim;
    float m = NEG_INF;
    for (int s = 0; s < n_splits; ++s) m = fmaxf(m, pM[s]);
    float l = 0.0f, o = 0.0f;
    for (int s = 0; s < n_splits; ++s) {
        float ms = pM[s];
        if (ms == NEG_INF) continue;
        float w = exp2f((ms - m) * LOG2E);
        l += pL[s] * w;
        o += pO[(size_t)s * head_dim + tid] * w;
    }
    float linv = (l > 0.0f) ? (1.0f / l) : 0.0f;
    O[((size_t)z * n_head + head) * head_dim + tid] = o * linv;
}


// V4 rows twin (spec verify): grid.z = query row, per-row causal bound — same v4 body, so
// verify and decode share the numeric config (dispatch parity).
extern "C" __global__ void fa_decode_vec_q_rows_v4(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, int t_kv_base,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base + r + 1;      // per-row causal bound
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    fa_v4_stage_q(Q, ((size_t)r * n_head + head) * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// V4 rows DEVICE-LEN twin (verify-stream burst): identical body, the causal base rides an
// i32 counter (T_kv = dev[0] + base_plus + r + 1) so pre-issued rounds read the len the
// PREVIOUS round's device rollback left. Split sizing stays host (n_splits_max upper bound;
// splits beyond the device bound exit at the n_splits guard). Text kept verbatim vs rows_v4
// except the base line — nvcc compiles textually identical code identically (parity lesson).
extern "C" __global__ void fa_decode_vec_q_rows_v4_dc(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;      // per-row causal bound
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    fa_v4_stage_q(Q, ((size_t)r * n_head + head) * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

extern "C" __global__ void fa_decode_vec_q_rows_v4_w(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int window)
{
    MEMRA_PDL_ENTRY();
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;      // per-row causal bound
    // WINDOWED twin (gemma R6): every row attends exactly `window` keys; split geometry and
    // key order mirror the T=1 decode's fa_decode-over-window-VIEW bit-for-bit (start+j
    // absolute mapping; host gates base_len+1 >= window so no row is under-window).
    const int start    = T_kv - window;
    const int n_splits = (window + split_keys - 1) / split_keys;
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    if (wy >= gqa) return;
    const int head = kv_head * gqa + wy;
    const int dpl  = head_dim >> 5;           // == 8 (host-gated hd256)

    const int per  = (window + n_splits - 1) / n_splits;
    const int t_lo = start + split * per;
    const int t_hi = start + min(window, split * per + per);

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    fa_v4_stage_q(Q, ((size_t)r * n_head + head) * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

extern "C" __global__ void fa_decode_vec_q_rows_v4_w_sp(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int window)
{
    MEMRA_PDL_ENTRY();
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;      // per-row causal bound
    // WINDOWED twin (gemma R6): every row attends exactly `window` keys; split geometry and
    // key order mirror the T=1 decode's fa_decode-over-window-VIEW bit-for-bit (start+j
    // absolute mapping; host gates base_len+1 >= window so no row is under-window).
    const int start    = T_kv - window;
    const int n_splits = (window + split_keys - 1) / split_keys;
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    // STAGING-PARALLEL twin (2026-07-11; gqa probe 2026-07-13)
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    const int head = kv_head * gqa + min(wy, gqa - 1);
    const int dpl  = head_dim >> 5;

    const int per  = (window + n_splits - 1) / n_splits;
    const int t_lo = start + split * per;
    const int t_hi = start + min(window, split * per + per);

    extern __shared__ unsigned char sm_raw_v4[];
    fa_v4_smem* sm = (fa_v4_smem*)sm_raw_v4;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_v4 + sizeof(fa_v4_smem));

    if (wy < gqa) fa_v4_stage_q(Q, ((size_t)r * n_head + head) * head_dim, scale, lane, wy, sm);
    __syncthreads();

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * (int)blockDim.y;
    const int kblk0 = (kv_head * head_dim) >> 5;

    for (int t0 = t_lo; t0 < t_hi; t0 += FA_DEC_TILE) {
        const int nt = min(FA_DEC_TILE, t_hi - t0);
        // stage V (v3/v2 recipe verbatim, all warps) + K repack (all warps)
        for (int b = bt; b < nt * dpl * 4; b += bsz) {
            // 4x-finer task split (8 elems/task): the 32-elem scalar unpack chain was the
            // staging critical path (phase probe: staging = 61% of the kernel).
            const int sub   = b & 3;
            const int b32   = b >> 2;
            const int j     = b32 / dpl;
            const int blk_i = b32 - j * dpl;
            #if MEMRA_KV_VFMT == 2
            // fp8-e4m3 V: raw bytes, one cvt per element (V_BLK_B = 32; no scales).
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * V_BLK_B;
            fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2 = sub * 8 + e0;
                out[e2] = blk[e2];   // raw e4m3 byte; cvt at use (bit-identical, half smem)
            }
            #else
            const uint8_t* blk = V + (size_t)(t0 + j) * v_tok_bytes
                                   + (size_t)(kblk0 + blk_i) * 24;
            uint32_t wdm; memcpy(&wdm, blk, 4);
            const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
            const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
            uint32_t qh; memcpy(&qh, blk + 4, 4);
            uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
            __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
            #pragma unroll
            for (int e0 = 0; e0 < 8; ++e0) {
                const int e2   = sub * 8 + e0;
                const int byte = (e2 < 16) ? e2 : e2 - 16;
                const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
                const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
                const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
                out[e2] = __float2bfloat16(d * (float)q5 + m);
            }
            #endif
        }
        fa_v4_stage_k(K, t0, nt, bt, bsz, kblk0, k_tok_bytes, sm);
        __syncthreads();

        if (wy < gqa) {
        // ---- V4 SCORE PHASE: lane j owns key j; full dot chunk-serial, zero shuffles ----
        float my_score = NEG_INF;
        if (lane < nt) {
            float s = 0.0f;
            #pragma unroll
            for (int c = 0; c < 8; c++) {
                int sumi = 0;
                #pragma unroll
                for (int w = 0; w < 8; w++)
                    sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
            }
            my_score = s;
        }
        // tile max across lanes (one 5-shfl tree per TILE, not per key)
        float tile_max = m_i;
        {
            float v = my_score;
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1)
                v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
            tile_max = fmaxf(tile_max, v);
        }

        // ---- B2 (v3 verbatim) ----
        const float m_new = tile_max;
        const float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        const float p_lane = (lane < nt) ? exp2f((my_score - m_new) * LOG2E) : 0.0f;
        l_i = l_i * alpha + warp_reduce_sum(p_lane);
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) acc[i] *= alpha;
        }
        m_i = m_new;

        // ---- B3 (v3 body; unroll 8 — the MACs are independent across j, ILP hides LDS) ----
        #pragma unroll 8
        for (int j = 0; j < nt; ++j) {
            const float p = __shfl_sync(0xffffffffu, p_lane, j);
            #if MEMRA_KV_VFMT == 2
            const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const uchar2 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                    acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                }
            }
            #else
            const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
            #pragma unroll
            for (int i2 = 0; i2 < FA_DEC_MAX_DPL / 2; ++i2) {
                if (2 * i2 < dpl) {
                    const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                    acc[2 * i2]     += p * __bfloat162float(vv.x);
                    acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                }
            }
            #endif
        }
        }
        __syncthreads();   // tile fully consumed before restaging
    }

    if (wy < gqa) {
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);   // paired-B3 dim map (v3)
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
    }
}




// windowed REGISTER rows twin (gemma R6 non-v4 lane; body = fa_decode_vec_q_rows verbatim).
extern "C" __global__ void fa_decode_vec_q_rows_reg_w(
        const float* __restrict__ Q,    // [T, n_head, head_dim] token-major (verify q stack)
        const uint8_t* __restrict__ K,  // q8_0 cache [token, kv_dim_k bytes]
        const uint8_t* __restrict__ V,  // q5_1 cache [token, kv_dim_v bytes]
        float* __restrict__ partO,      // [T, n_head, n_splits_max, head_dim]
        float* __restrict__ partM,      // [T, n_head, n_splits_max]
        float* __restrict__ partL,      // [T, n_head, n_splits_max]
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int window)
{
    const int r        = blockIdx.z;             // query row (verify column)
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;      // this row's causal key bound
    const int start    = T_kv - window;
    const int n_splits = (window + split_keys - 1) / split_keys;  // == host fa_split_keys sizing
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (window + n_splits - 1) / n_splits;
    const int t_lo = start + split * per;
    const int t_hi = start + min(window, split * per + per);

    float q_reg[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    // REGISTER-DEQUANT walk: byte-for-byte the fa_decode_vec_q body (see comment there); only the
    // Q read and partial writes carry the row offset. Any change HERE must be mirrored in
    // fa_decode_vec_q/_dc and re-gated (kernel-check rows-vs-loop bit identity + run-spec battery).
    {
        const int kblk0 = (kv_head * head_dim) >> 5;
        for (int t = t_lo; t < t_hi; ++t) {
            const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = kt + i * K_BLK_B;
                    // bf16 round-trip: BIT-IDENTICAL to fa_decode_vec_q (see comment there).
                    part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(blk, lane)));
                }
            }
            float score = warp_reduce_sum(part);

            float m_new = fmaxf(m_i, score);
            float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
            float p     = exp2f((score - m_new) * LOG2E);
            const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = vt + i * V_BLK_B;
                    // bf16 round-trip: see K above.
                    // PINNED FP association (kvbytes refactor): FMUL(p,vv) then FFMA(acc,alpha,prod) —
                    // the exact pre-refactor SASS. Without intrinsics ptxas flipped which product
                    // fuses (rounds acc*alpha instead of p*vv) = silent numeric-config change.
                    acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(blk, lane)))));
                }
            }
            l_i = l_i * alpha + p;
            m_i = m_new;
        }
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// 2-KEY INTERLEAVE windowed register twin (FP8-WINDOWED lane, 2026-07-11): on q8_0 the
// register walk lost to v4_w on dq-chain latency; e4m3 dq is a byte cvt, so this is the
// windowed kernel for fp8 layers (launched from the kf8vf8 module only — dq_K/V_lane are
// format macros). Two dq chains in flight + fused paired softmax update.
extern "C" __global__ void fa_decode_vec_q_rows_reg_w_i2(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int window)
{
    const int r        = blockIdx.z;
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;
    const int start    = T_kv - window;
    const int n_splits = (window + split_keys - 1) / split_keys;
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (window + n_splits - 1) / n_splits;
    const int t_lo = start + split * per;
    const int t_hi = start + min(window, split * per + per);

    float q_reg[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    const int kblk0 = (kv_head * head_dim) >> 5;
    int t = t_lo;
    for (; t + 1 < t_hi; t += 2) {
        const uint8_t* ka = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
        const uint8_t* kb = K + (size_t)(t + 1) * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
        float pa = 0.0f, pb = 0.0f;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) {
                pa += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(ka + i * K_BLK_B, lane)));
                pb += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(kb + i * K_BLK_B, lane)));
            }
        }
        float sA = warp_reduce_sum(pa);
        float sB = warp_reduce_sum(pb);
        float m_new = fmaxf(m_i, fmaxf(sA, sB));
        float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        float wA = exp2f((sA - m_new) * LOG2E);
        float wB = exp2f((sB - m_new) * LOG2E);
        const uint8_t* va = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
        const uint8_t* vb = V + (size_t)(t + 1) * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) {
                float vva = __bfloat162float(__float2bfloat16(dq_V_lane(va + i * V_BLK_B, lane)));
                float vvb = __bfloat162float(__float2bfloat16(dq_V_lane(vb + i * V_BLK_B, lane)));
                acc[i] = __fmaf_rn(acc[i], alpha, __fmaf_rn(wA, vva, __fmul_rn(wB, vvb)));
            }
        }
        l_i = l_i * alpha + wA + wB;
        m_i = m_new;
    }
    for (; t < t_hi; ++t) {
        const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
        float part = 0.0f;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) {
                part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(kt + i * K_BLK_B, lane)));
            }
        }
        float score = warp_reduce_sum(part);
        float m_new = fmaxf(m_i, score);
        float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        float p     = exp2f((score - m_new) * LOG2E);
        const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
            if (i < dpl) {
                acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(vt + i * V_BLK_B, lane)))));
            }
        }
        l_i = l_i * alpha + p;
        m_i = m_new;
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}



// hd512 ROWS twin (gemma globals verify + decode, parity law): fa_decode_vec_q_dpl16's
// EXACT walk with the rows frame (r = blockIdx.z causal bound, [T,...] partials). Decode
// passes t=1 — decode and verify share THIS symbol in the hd512 vec regime, so parity does
// not depend on codegen luck (the 2026-07-10 SASS lesson: identical source != identical SASS).
extern "C" __global__ void fa_decode_vec_q_rows_dpl16(
        const float* __restrict__ Q,    // [T, n_head, head_dim] token-major
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,      // [T, n_head, n_splits_max, head_dim]
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r        = blockIdx.z;
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    float q_reg[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) acc[i] = 0.0f;

    {
        const int kblk0 = (kv_head * head_dim) >> 5;
        for (int t = t_lo; t < t_hi; ++t) {
            const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = kt + i * K_BLK_B;
                    part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(blk, lane)));
                }
            }
            float score = warp_reduce_sum(part);

            float m_new = fmaxf(m_i, score);
            float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
            float p     = exp2f((score - m_new) * LOG2E);
            const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = vt + i * V_BLK_B;
                    acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(blk, lane)))));
                }
            }
            l_i = l_i * alpha + p;
            m_i = m_new;
        }
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// K=V twin (gemma globals: wv:=wk — the K and V planes hold the same VALUES, but K is q8_0
// and V is q5_1): reuse the dequantized+bf16-rounded q8_0 key chunk as the value chunk. The
// separate V walk disappears (the V plane is never read — ~40% less KV traffic + half the dq
// ALU) and the value vector carries q8_0 precision instead of q5_1 (a strictly finer numeric
// config — NEW CONFIG, battery-arbitrated). Parity is structural: every hd512 caller shares
// this symbol via fa_decode_rows. Callers pass kv_shared only when K-values == V-values.
extern "C" __global__ void fa_decode_vec_q_rows_dpl16_kv(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,   // unused (kept for launch-arg symmetry)
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    (void)V; (void)v_tok_bytes;
    const int r        = blockIdx.z;
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    float q_reg[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) acc[i] = 0.0f;

    {
        const int kblk0 = (kv_head * head_dim) >> 5;
        for (int t = t_lo; t < t_hi; ++t) {
            const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
            float kv[FA_DEC_MAX_DPL16];
            float part = 0.0f;
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    const uint8_t* blk = kt + i * K_BLK_B;
                    kv[i] = __bfloat162float(__float2bfloat16(dq_K_lane(blk, lane)));
                    part += q_reg[i] * kv[i];
                } else kv[i] = 0.0f;
            }
            float score = warp_reduce_sum(part);

            float m_new = fmaxf(m_i, score);
            float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
            float p     = exp2f((score - m_new) * LOG2E);
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, kv[i]));
                }
            }
            l_i = l_i * alpha + p;
            m_i = m_new;
        }
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// 2-KEY INTERLEAVE twin (2026-07-11, register-frugal ILP for the 30x-off-floor global lane):
// each iteration scores TWO keys with interleaved dq chains (2 loads in flight instead of 1),
// does one fused softmax update (m_new = max(m, sA, sB)), then accumulates both values with
// interleaved V chains. +6 registers vs the serial walk (the two-pass rewrite's +32 collapsed
// occupancy — jsonl). NEW NUMERIC CONFIG (paired max/update order); every caller shares this
// symbol via fa_decode_rows — battery + depth run-gen arbitrate.
extern "C" __global__ void fa_decode_vec_q_rows_dpl16_i2(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int r        = blockIdx.z;
    const int T_kv     = t_kv_base_dev[0] + base_plus + r + 1;
    const int n_splits = (T_kv + split_keys - 1) / split_keys;
    const int kv_head  = blockIdx.x;
    const int split    = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int per  = (T_kv + n_splits - 1) / n_splits;
    const int t_lo = split * per;
    const int t_hi = min(T_kv, t_lo + per);

    float q_reg[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            q_reg[i] = Q[((size_t)r * n_head + head) * head_dim + d] * scale;
        } else q_reg[i] = 0.0f;
    }

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL16];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) acc[i] = 0.0f;

    const int kblk0 = (kv_head * head_dim) >> 5;
    int t = t_lo;
    for (; t + 1 < t_hi; t += 2) {
        const uint8_t* ka = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
        const uint8_t* kb = K + (size_t)(t + 1) * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
        float pa = 0.0f, pb = 0.0f;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
            if (i < dpl) {
                pa += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(ka + i * K_BLK_B, lane)));
                pb += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(kb + i * K_BLK_B, lane)));
            }
        }
        float sA = warp_reduce_sum(pa);
        float sB = warp_reduce_sum(pb);
        float m_new = fmaxf(m_i, fmaxf(sA, sB));
        float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        float wA = exp2f((sA - m_new) * LOG2E);
        float wB = exp2f((sB - m_new) * LOG2E);
        const uint8_t* va = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
        const uint8_t* vb = V + (size_t)(t + 1) * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
            if (i < dpl) {
                float vva = __bfloat162float(__float2bfloat16(dq_V_lane(va + i * V_BLK_B, lane)));
                float vvb = __bfloat162float(__float2bfloat16(dq_V_lane(vb + i * V_BLK_B, lane)));
                acc[i] = __fmaf_rn(acc[i], alpha, __fmaf_rn(wA, vva, __fmul_rn(wB, vvb)));
            }
        }
        l_i = l_i * alpha + wA + wB;
        m_i = m_new;
    }
    for (; t < t_hi; ++t) {   // odd tail: the serial walk body
        const uint8_t* kt = K + (size_t)t * k_tok_bytes + (size_t)kblk0 * K_BLK_B;
        float part = 0.0f;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
            if (i < dpl) {
                part += q_reg[i] * __bfloat162float(__float2bfloat16(dq_K_lane(kt + i * K_BLK_B, lane)));
            }
        }
        float score = warp_reduce_sum(part);
        float m_new = fmaxf(m_i, score);
        float alpha = (m_i == NEG_INF) ? 0.0f : exp2f((m_i - m_new) * LOG2E);
        float p     = exp2f((score - m_new) * LOG2E);
        const uint8_t* vt = V + (size_t)t * v_tok_bytes + (size_t)kblk0 * V_BLK_B;
        #pragma unroll
        for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
            if (i < dpl) {
                acc[i] = __fmaf_rn(acc[i], alpha, __fmul_rn(p, __bfloat162float(__float2bfloat16(dq_V_lane(vt + i * V_BLK_B, lane)))));
            }
        }
        l_i = l_i * alpha + p;
        m_i = m_new;
    }

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
        if (i < dpl) {
            int d = lane + (i << 5);
            partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
        partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
    }
}

// ===================== FA V4 hd512 (gemma globals, 2026-07-14) =====================
// The globals lane (dpl16/i2) still runs the v3-class reduce-per-key walk: per key,
// 16 serial dq chains + a 5-shfl warp reduce — the depth profile reads it ~4.6x off its
// byte floor at t=7 (the same latency signature v4 killed on hd256). This twin is the v4
// recipe at dpl=16: K tile int-repacked to smem, lane owns a key, the full q.k dot runs
// chunk-serial dp4a with ZERO shuffles in the score phase; B2/B3 are the v4 bodies with
// 16 accumulators. NEW NUMERIC CONFIG for the hd512 lane (int8-quantized q/k dot vs the
// i2 walk's bf16 chain) — every hd512 caller shares the symbol via fa_decode_rows, so
// decode and verify flip together; run-gen argmax + spec acceptance arbitrate.
// smem: q 9KB + k tile 18KB + sV 32*512 (bf16 32KB / e4m3 16KB) = 59 / 43KB.
struct fa_v4_smem_512 {
    int   q_ints[16][128];          // [gqa<=16][16 chunks x 8 ints] — 12B globals are MQA
    float q_d[16][16];              // (nkv=1, nh=16 -> gqa 16); 31B is 32/4 -> 8.
    int   k_ints[FA_DEC_TILE][128];
    float k_d[FA_DEC_TILE][16];
    // sV [FA_DEC_TILE x 512] fa_v4_sv_t follows in dynamic smem
};

// Q quantize for dpl=16: lane holds elems [lane*16, lane*16+16); chunk c (32 elems) =
// lanes {2c, 2c+1}. Per-chunk absmax -> int8 (d = amax/127), published to smem.
static __device__ __forceinline__ void fa_v4_stage_q_512(
        const float* __restrict__ Q, size_t qoff, float scale, int lane, int wy,
        fa_v4_smem_512* sm) {
    float x[16];
    float amax = 0.0f;
    #pragma unroll
    for (int e = 0; e < 16; ++e) {
        x[e] = Q[qoff + lane * 16 + e] * scale;
        amax = fmaxf(amax, fabsf(x[e]));
    }
    // pair reduce: chunk = lane pair {2c, 2c+1}
    amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, 1));
    const float d = amax / 127.0f;
    const float inv = (amax > 0.0f) ? (127.0f / amax) : 0.0f;
    #pragma unroll
    for (int w = 0; w < 4; ++w) {
        int packed = 0;
        #pragma unroll
        for (int b8 = 0; b8 < 4; ++b8) {
            const int qv = __float2int_rn(x[w * 4 + b8] * inv);
            packed |= (qv & 0xFF) << (8 * b8);
        }
        sm->q_ints[wy][lane * 4 + w] = packed;
    }
    if ((lane & 1) == 0) sm->q_d[wy][lane >> 1] = d;
}

static __device__ __forceinline__ void fa_v4_stage_k_512(
        const uint8_t* __restrict__ K, int t0, int nt, int bt, int bsz,
        int kblk0, long k_tok_bytes, fa_v4_smem_512* sm) {
#if MEMRA_KV_KFMT == 1
    // fp8-e4m3 K: cvt + per-chunk absmax requant to int8 (the hd256 KFMT arm verbatim).
    for (int task = bt; task < nt * 16; task += bsz) {
        int j = task >> 4, c = task & 15;
        const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + c) * K_BLK_B;
        float vals[32];
        float amax = 0.0f;
        #pragma unroll
        for (int e = 0; e < 32; e++) {
            vals[e] = (float)((const __nv_fp8_e4m3*)blk)[e];
            amax = fmaxf(amax, fabsf(vals[e]));
        }
        const float kd = (amax > 0.0f) ? (amax / 127.0f) : 0.0f;
        const float inv = (amax > 0.0f) ? (127.0f / amax) : 0.0f;
        sm->k_d[j][c] = kd;
        #pragma unroll
        for (int w = 0; w < 8; w++) {
            int packed = 0;
            #pragma unroll
            for (int b8 = 0; b8 < 4; b8++) {
                const int e = w * 4 + b8;
                const int q = __float2int_rn(vals[e] * inv);
                packed |= (q & 0xFF) << (8 * b8);
            }
            sm->k_ints[j][c * 8 + w] = packed;
        }
    }
#else
    // q8_0 K: d half + 32 int8 — aligned-word funnelshift extraction (hd256 arm verbatim).
    for (int task = bt; task < nt * 16; task += bsz) {
        int j = task >> 4, c = task & 15;
        const uint8_t* blk = K + (size_t)(t0 + j) * k_tok_bytes + (size_t)(kblk0 + c) * K_BLK_B;
        sm->k_d[j][c] = __half2float(*(const half*)blk);
        const uint8_t* qs = blk + 2;
        const unsigned sh8 = ((unsigned)(size_t)qs & 3u) * 8u;
        const uint32_t* ap = (const uint32_t*)((size_t)qs & ~(size_t)3);
        uint32_t w0 = ap[0];
        #pragma unroll
        for (int w = 0; w < 8; w++) {
            uint32_t w1 = ap[w + 1];
            sm->k_ints[j][c * 8 + w] = (int)__funnelshift_r(w0, w1, sh8);
            w0 = w1;
        }
    }
#endif
}


// T-BATCHED hd512 twin (2026-07-14): the depth profile's remaining fa inefficiency is the
// x t x gqa DRAM re-read — every verify row walks the SAME full-ctx K/V (47MB/layer at
// t=7, thrashing L2 unlike the swa 9MB window). This twin drops grid.z: one block per
// (kv_head, split) stages its tile ONCE and loops the verify rows over it. Partition is a
// FIXED absolute grid (t_lo = split*split_keys, per-row causal mask) instead of the
// per-row ceil split — NEW NUMERIC CONFIG for the combine order; every hd512 caller
// shares the symbol (host seam MEMRA_FA_TB512), so decode t=1 and verify flip together.
// Per-row FP order is preserved (ascending keys, same tile, shorter mask); a row skips a
// split exactly when the combine's per-row split count excludes it (t_lo >= T_r).
// Host gates split_keys <= FA_DEC_TILE (single staged tile; acc reused per row).
extern "C" __global__ void fa_decode_vec_q_rows_v4_512_tb(
        const float* __restrict__ Q, const uint8_t* __restrict__ K, const uint8_t* __restrict__ V,
        float* __restrict__ partO, float* __restrict__ partM, float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ t_kv_base_dev, int base_plus,
        float scale, int n_splits_max, int split_keys,
        long k_tok_bytes, long v_tok_bytes, int n_rows)
{
    MEMRA_PDL_ENTRY();
    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    const int gqa  = n_head / n_head_kv;
    const int wy   = threadIdx.y;
    const int lane = threadIdx.x;
    const int head = kv_head * gqa + min(wy, gqa - 1);
    const int dpl  = head_dim >> 5;                     // 16
    const int T0   = t_kv_base_dev[0] + base_plus + 1;  // row 0's key bound
    const int t_lo = split * split_keys;                // FIXED absolute partition
    if (kv_head >= n_head_kv || t_lo >= T0 + n_rows - 1 + 1) return;
    const int t_hi = min(T0 + n_rows - 1, t_lo + split_keys);   // widest row's bound
    const int nt   = t_hi - t_lo;                       // staged keys (<= FA_DEC_TILE)

    extern __shared__ unsigned char sm_raw_512tb[];
    fa_v4_smem_512* sm = (fa_v4_smem_512*)sm_raw_512tb;
    fa_v4_sv_t* sV = (fa_v4_sv_t*)(sm_raw_512tb + sizeof(fa_v4_smem_512));

    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * (int)blockDim.y;
    const int kblk0 = (kv_head * head_dim) >> 5;

    // ---- stage K/V ONCE for all rows ----
    for (int b = bt; b < nt * dpl * 4; b += bsz) {
        const int sub   = b & 3;
        const int b32   = b >> 2;
        const int j     = b32 / dpl;
        const int blk_i = b32 - j * dpl;
        #if MEMRA_KV_VFMT == 2
        const uint8_t* blk = V + (size_t)(t_lo + j) * v_tok_bytes
                               + (size_t)(kblk0 + blk_i) * V_BLK_B;
        fa_v4_sv_t* out = sV + (size_t)j * head_dim + (blk_i << 5);
        #pragma unroll
        for (int e0 = 0; e0 < 8; ++e0) {
            const int e2 = sub * 8 + e0;
            out[e2] = blk[e2];
        }
        #else
        const uint8_t* blk = V + (size_t)(t_lo + j) * v_tok_bytes
                               + (size_t)(kblk0 + blk_i) * 24;
        uint32_t wdm; memcpy(&wdm, blk, 4);
        const float d = __half2float(__ushort_as_half((unsigned short)(wdm & 0xFFFFu)));
        const float m = __half2float(__ushort_as_half((unsigned short)(wdm >> 16)));
        uint32_t qh; memcpy(&qh, blk + 4, 4);
        uint32_t qsw[4]; memcpy(qsw, blk + 8, 16);
        __nv_bfloat16* out = sV + (size_t)j * head_dim + (blk_i << 5);
        #pragma unroll
        for (int e0 = 0; e0 < 8; ++e0) {
            const int e2   = sub * 8 + e0;
            const int byte = (e2 < 16) ? e2 : e2 - 16;
            const int nib  = (uint8_t)(qsw[byte >> 2] >> (8 * (byte & 3)));
            const int lo   = (e2 < 16) ? (nib & 0x0F) : (nib >> 4);
            const int q5   = lo | (int)(((qh >> e2) & 1u) << 4);
            out[e2] = __float2bfloat16(d * (float)q5 + m);
        }
        #endif
    }
    fa_v4_stage_k_512(K, t_lo, nt, bt, bsz, kblk0, k_tok_bytes, sm);
    __syncthreads();

    // ---- rows loop over the shared tile (q restaged per row, warp-local) ----
    for (int r = 0; r < n_rows; ++r) {
        const int T_r  = T0 + r;
        if (t_lo >= T_r) continue;                      // combine skips this split for row r
        const int nt_r = min(nt, T_r - t_lo);
        if (wy < gqa) {
            fa_v4_stage_q_512(Q, ((size_t)r * n_head + head) * head_dim, scale, lane, wy, sm);
            __syncwarp();

            float my_score = NEG_INF;
            if (lane < nt_r) {
                float s = 0.0f;
                #pragma unroll
                for (int c = 0; c < 16; c++) {
                    int sumi = 0;
                    #pragma unroll
                    for (int w = 0; w < 8; w++)
                        sumi = __dp4a(sm->k_ints[lane][c * 8 + w], sm->q_ints[wy][c * 8 + w], sumi);
                    s = __fmaf_rn(__fmul_rn(sm->k_d[lane][c], sm->q_d[wy][c]), (float)sumi, s);
                }
                my_score = s;
            }
            float m_i = NEG_INF;
            {
                float v = my_score;
                #pragma unroll
                for (int off = 16; off > 0; off >>= 1)
                    v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, off));
                m_i = v;
            }
            const float p_lane = (lane < nt_r) ? exp2f((my_score - m_i) * LOG2E) : 0.0f;
            const float l_i = warp_reduce_sum(p_lane);
            float acc[FA_DEC_MAX_DPL16];
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) acc[i] = 0.0f;
            #pragma unroll 8
            for (int j = 0; j < nt_r; ++j) {
                const float p = __shfl_sync(0xffffffffu, p_lane, j);
                #if MEMRA_KV_VFMT == 2
                const uchar2* vj2 = (const uchar2*)(sV + (size_t)j * head_dim);
                #pragma unroll
                for (int i2 = 0; i2 < FA_DEC_MAX_DPL16 / 2; ++i2) {
                    if (2 * i2 < dpl) {
                        const uchar2 vv = vj2[lane + (i2 << 5)];
                        acc[2 * i2]     += p * (float)*(const __nv_fp8_e4m3*)&vv.x;
                        acc[2 * i2 + 1] += p * (float)*(const __nv_fp8_e4m3*)&vv.y;
                    }
                }
                #else
                const __nv_bfloat162* vj2 = (const __nv_bfloat162*)(sV + (size_t)j * head_dim);
                #pragma unroll
                for (int i2 = 0; i2 < FA_DEC_MAX_DPL16 / 2; ++i2) {
                    if (2 * i2 < dpl) {
                        const __nv_bfloat162 vv = vj2[lane + (i2 << 5)];
                        acc[2 * i2]     += p * __bfloat162float(vv.x);
                        acc[2 * i2 + 1] += p * __bfloat162float(vv.y);
                    }
                }
                #endif
            }
            #pragma unroll
            for (int i = 0; i < FA_DEC_MAX_DPL16; ++i) {
                if (i < dpl) {
                    // paired-B3 dim map (the mr lesson)
                    int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);
                    partO[(((size_t)r * n_head + head) * n_splits_max + split) * head_dim + d] = acc[i];
                }
            }
            if (lane == 0) {
                partM[((size_t)r * n_head + head) * n_splits_max + split] = m_i;
                partL[((size_t)r * n_head + head) * n_splits_max + split] = l_i;
            }
            __syncwarp();   // q_ints[wy] fully consumed before the next row restages it
        }
    }
}

// _dcw (windowed device-counter) twin of fa_decode_vec_q_v3_dc for the step TP graph arc:
// the KV view derives ENTIRELY from device state — len_d (staged length), base_d (physical
// row of logical row 0 after the last ring rebase; host-written at rebase only), and the
// layer's window. window <= 0 degenerates to the plain _dc behavior (global attention).
// Same fa_dec_v3_walk body over the shifted base -> bit-identical to eager v3 over the same
// (view, t_kv), which is the graph-vs-eager identity contract.
// T-ROW dcw decode attention over a PER-ROW SESSION TABLE (the per-session distributed-KV
// primitive): tab holds t entries of SIX u64 words — {k_ring, v_ring, len_ptr, base_ptr,
// done_ctr (rope-only, ignored here), len_back} — shared with the rope/append rows twin —
// and blockIdx.z picks the row. Each (row, head, split) block runs the t=1
// dcw program VERBATIM with that row's ring/len/base and its OWN split geometry derived
// from ITS view (the big-rig ladder, launcher-guarded against env overrides), so every
// row is bit-identical to its own per-row launch — multi-session batch rows and
// same-session verify rows (shared len_ptr + len_back = t-1-r) ride one launch. Splits
// beyond a row's ns_eff write the (-inf, 0, 0) partial the combine's NEG_INF guard
// no-ops bit-exactly.
extern "C" __global__ void fa_decode_vec_q_v3_dcw_rows(
        const float* __restrict__ Q,
        const unsigned long long* __restrict__ tab,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, int window,
        float scale, int max_ns,
        long k_tok_bytes, long v_tok_bytes)
{
    const int row = blockIdx.z;
    const unsigned long long* e6 = tab + (size_t)row * 6;
    const uint8_t* K = (const uint8_t*)e6[0];
    const uint8_t* V = (const uint8_t*)e6[1];
    const int len   = *(const int*)e6[2] - (int)e6[5];
    const int* basep = (const int*)e6[3];
    const int base  = basep ? basep[0] : 0;
    const int lstart = (window > 0 && len > window) ? (len - window) : 0;
    const int T_kv  = len - lstart;
    const uint8_t* Kv = K + (size_t)(lstart - base) * k_tok_bytes;
    const uint8_t* Vv = V + (size_t)(lstart - base) * v_tok_bytes;
    // Big-rig split ladder (>=128 SMs, no env overrides — launcher refuses otherwise).
    const int split_keys = (T_kv <= 2048) ? 16 : (T_kv <= 16384) ? 64 : 128;

    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= max_ns) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    int qq[8]; float dQ;
    fa_dec_v3_qquant(Q, ((size_t)row * n_head + head) * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3_dcw_rows[];
    __nv_bfloat16* sV = ssh_v3_dcw_rows;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk(Kv, Vv, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    const size_t rbase = (size_t)row * n_head * max_ns;
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);
            partO[(rbase + (size_t)head * max_ns + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) {
        partM[rbase + (size_t)head * max_ns + split] = m_i;
        partL[rbase + (size_t)head * max_ns + split] = l_i;
    }
}

extern "C" __global__ void fa_decode_vec_q_v3_dcw(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ len_dev,
        const int* __restrict__ base_dev, int window,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int len   = len_dev[0];
    const int base  = base_dev ? base_dev[0] : 0;
    const int lstart = (window > 0 && len > window) ? (len - window) : 0;
    const int T_kv  = len - lstart;
    const uint8_t* Kv = K + (size_t)(lstart - base) * k_tok_bytes;
    const uint8_t* Vv = V + (size_t)(lstart - base) * v_tok_bytes;

    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    int qq[8]; float dQ;
    fa_dec_v3_qquant(Q, (size_t)head * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3_dcw[];
    __nv_bfloat16* sV = ssh_v3_dcw;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk(Kv, Vv, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

extern "C" __global__ void fa_decode_vec_q_v3_dcw_hs2(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ len_dev,
        const int* __restrict__ base_dev, int window,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int len   = len_dev[0];
    const int base  = base_dev ? base_dev[0] : 0;
    const int lstart = (window > 0 && len > window) ? (len - window) : 0;
    const int T_kv  = len - lstart;
    const uint8_t* Kv = K + (size_t)(lstart - base) * k_tok_bytes;
    const uint8_t* Vv = V + (size_t)(lstart - base) * v_tok_bytes;

    // HEAD-GROUP SPLIT (MEMRA_FA_HSPLIT=2): this rank has only n_head_kv=4 KV heads, so the
    // base grid is 4 x n_splits — ~16% occupancy, and the clock64 profile puts 59-63% of the
    // walk in B1's K loads, i.e. memory latency with too few warps resident to hide it. Here
    // blockIdx.x carries (kv_head, half): each block owns HALF the gqa heads and stages its own
    // sV copy of the same keys, doubling the grid at the cost of duplicating Phase A's dequant.
    // Each (head, split) runs the identical program over the identical keys in the identical
    // order, so every partial is BIT-IDENTICAL — only the hosting block changes.
    const int kv_head = blockIdx.x >> 1;
    const int half    = blockIdx.x & 1;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa_all = n_head / n_head_kv;
    const int gqa     = gqa_all >> 1;            // heads per block (launcher enforces gqa_all%2==0)
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa_all + half * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    int qq[8]; float dQ;
    fa_dec_v3_qquant(Q, (size_t)head * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3_dcw_hs2[];
    __nv_bfloat16* sV = ssh_v3_dcw_hs2;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk(Kv, Vv, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

extern "C" __global__ void fa_decode_vec_q_v3_dcw_prof(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ len_dev,
        const int* __restrict__ base_dev, int window,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes, unsigned long long* __restrict__ prof)
{
    const int len   = len_dev[0];
    const int base  = base_dev ? base_dev[0] : 0;
    const int lstart = (window > 0 && len > window) ? (len - window) : 0;
    const int T_kv  = len - lstart;
    const uint8_t* Kv = K + (size_t)(lstart - base) * k_tok_bytes;
    const uint8_t* Vv = V + (size_t)(lstart - base) * v_tok_bytes;

    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    int qq[8]; float dQ;
    fa_dec_v3_qquant(Q, (size_t)head * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3_dcw_prof[];
    __nv_bfloat16* sV = ssh_v3_dcw_prof;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk_u<4, false, false, true>(Kv, Vv, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc, prof);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

extern "C" __global__ void fa_decode_vec_q_v3_dcw_u8(
        const float* __restrict__ Q,
        const uint8_t* __restrict__ K,
        const uint8_t* __restrict__ V,
        float* __restrict__ partO,
        float* __restrict__ partM,
        float* __restrict__ partL,
        int head_dim, int n_head, int n_head_kv, const int* __restrict__ len_dev,
        const int* __restrict__ base_dev, int window,
        float scale, int n_splits, int split_keys,
        long k_tok_bytes, long v_tok_bytes)
{
    const int len   = len_dev[0];
    const int base  = base_dev ? base_dev[0] : 0;
    const int lstart = (window > 0 && len > window) ? (len - window) : 0;
    const int T_kv  = len - lstart;
    const uint8_t* Kv = K + (size_t)(lstart - base) * k_tok_bytes;
    const uint8_t* Vv = V + (size_t)(lstart - base) * v_tok_bytes;

    const int kv_head = blockIdx.x;
    const int split   = blockIdx.y;
    if (kv_head >= n_head_kv || split >= n_splits) return;
    const int gqa     = n_head / n_head_kv;
    const int wy      = threadIdx.y;
    const int lane    = threadIdx.x;
    if (wy >= gqa) return;
    const int head    = kv_head * gqa + wy;
    const int dpl     = head_dim >> 5;

    const int ns_eff = max(1, (T_kv + split_keys - 1) / split_keys);
    const int per  = (T_kv + ns_eff - 1) / ns_eff;
    const int t_lo = split * per;
    const int t_hi = (split < ns_eff) ? min(T_kv, t_lo + per) : t_lo;

    int qq[8]; float dQ;
    fa_dec_v3_qquant(Q, (size_t)head * head_dim, scale, dpl, lane, qq, dQ);

    float m_i = NEG_INF, l_i = 0.0f;
    float acc[FA_DEC_MAX_DPL];
    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) acc[i] = 0.0f;

    extern __shared__ __nv_bfloat16 ssh_v3_dcw_u8[];
    __nv_bfloat16* sV = ssh_v3_dcw_u8;
    const int bt  = wy * WARP_SZ + lane;
    const int bsz = WARP_SZ * gqa;
    const int kblk0 = (kv_head * head_dim) >> 5;
    fa_dec_v3_walk_u<8>(Kv, Vv, sV, bt, bsz, qq, dQ, dpl, lane, head_dim,
                   t_lo, t_hi, kblk0, k_tok_bytes, v_tok_bytes, m_i, l_i, acc);

    #pragma unroll
    for (int i = 0; i < FA_DEC_MAX_DPL; ++i) {
        if (i < dpl) {
            int d = (lane << 1) + ((i >> 1) << 6) + (i & 1);
            partO[((size_t)head * n_splits + split) * head_dim + d] = acc[i];
        }
    }
    if (lane == 0) { partM[head * n_splits + split] = m_i; partL[head * n_splits + split] = l_i; }
}

// _dcw twin of the t=1 decode append for the step TP graph arc: the PHYSICAL write row
// derives from device state (len_d logical length minus base_d, the physical row of logical
// 0 after the last ring rebase) — with a separate inc_i32(len_d) after, a captured child
// appends at the right ring slot with zero per-token node updates. Same quant blocks —
// bit-identical bytes to the host-row kernel at equal rows.
// FUSION #1 (host-dispatch campaign, 2026-08-21): qk head norms + rope + dcw KV append +
// len inc in ONE launch (was 3). Grid = nh_q + nh_k head blocks of 128 threads.
// Q blocks run the exact qk_norm_rope_f32 body. K blocks norm+rope their head, then — same
// block, after __syncthreads (same-SM L1 keeps the block's global write-back coherent) —
// quantize their 4 K 32-blocks AND the matching V 32-blocks with the exact quant_*_block
// programs at the original eidx mapping: BIT-IDENTICAL to the split kernels.
// The len inc uses the last-block atomic pattern so every block reads the OLD len for its
// row index before the counter moves; `done_ctr` is a persistent per-rank slot that
// atomicInc auto-resets each launch.
extern "C" __global__ void qk_norm_rope_append_inc_dcw(
        const float* __restrict__ q_raw, const float* __restrict__ k_raw,
        const float* __restrict__ v_raw,
        const float* __restrict__ qw, const float* __restrict__ kw,
        float* __restrict__ q_out, float* __restrict__ k_out,
        const int* __restrict__ pos,
        uint8_t* __restrict__ K, uint8_t* __restrict__ V,
        int* __restrict__ len_dev, const int* __restrict__ base_dev,
        unsigned int* __restrict__ done_ctr,
        int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes,
        int head_dim, int n_dims, int nh_q,
        float eps, float theta_scale, float freq_scale,
        const float* __restrict__ ff) {
    int h = blockIdx.x;
    const float* xr;
    const float* w;
    float* dr;
    if (h < nh_q) {
        xr = q_raw + (size_t)h * head_dim;
        w = qw;
        dr = q_out + (size_t)h * head_dim;
    } else {
        int r = h - nh_q;
        xr = k_raw + (size_t)r * head_dim;
        w = kw;
        dr = k_out + (size_t)r * head_dim;
    }
    int tid = threadIdx.x;
    // The row index reads the PRE-inc counter; every block does this before the last-block
    // inc can possibly run (the inc waits on done_ctr, which each block bumps at its end).
    const int t = len_dev[0] - (base_dev ? base_dev[0] : 0);
    float sum = 0.0f;
    for (int i = tid; i < head_dim; i += blockDim.x) { float v = xr[i]; sum += v * v; }
    __shared__ float s[32];
    for (int o = 16; o > 0; o >>= 1) sum += __shfl_down_sync(0xffffffff, sum, o);
    if ((tid & 31) == 0) s[tid >> 5] = sum;
    __syncthreads();
    if (tid < 32) {
        float v = (tid < (blockDim.x + 31) / 32) ? s[tid] : 0.0f;
        for (int o = 16; o > 0; o >>= 1) v += __shfl_down_sync(0xffffffff, v, o);
        if (tid == 0) s[0] = v;
    }
    __syncthreads();
    float scale = rsqrtf(s[0] / head_dim + eps);
    __shared__ float row[512];
    for (int i = tid; i < head_dim; i += blockDim.x) row[i] = xr[i] * scale * w[i];
    __syncthreads();
    int half = n_dims / 2;
    for (int j = tid; j < head_dim; j += blockDim.x) {
        if (j < half) {
            float theta = (float)pos[0] * powf(theta_scale, (float)j) * freq_scale;
            if (ff) theta = (float)pos[0] * powf(theta_scale, (float)j) / ff[j] * freq_scale;
            float c = cosf(theta), sn = sinf(theta);
            float x0 = row[j];
            float x1 = row[j + half];
            dr[j] = x0 * c - x1 * sn;
            dr[j + half] = x0 * sn + x1 * c;
        } else if (j >= n_dims) {
            dr[j] = row[j];
        }
    }
    if (h >= nh_q) {
        // K/V quantize for this head's slice: 4 warps x one 32-block each (head_dim 128).
        __syncthreads();
        int r = h - nh_q;
        int warp = tid >> 5;
        int lane = tid & 31;
        int b = r * (head_dim / 32) + warp;
        int eidx = b * 32 + lane;
        if (b * 32 < kv_dim_k) {
            float x = (eidx < kv_dim_k) ? k_out[eidx] : 0.0f;
            quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
        }
        if (b * 32 < kv_dim_v) {
            float x = (eidx < kv_dim_v) ? v_raw[eidx] : 0.0f;
            quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
        }
    }
    // Last-block len inc (single writer; readers are LATER launches).
    __threadfence();
    __syncthreads();
    if (tid == 0) {
        unsigned int prev = atomicInc(done_ctr, gridDim.x - 1);
        if (prev == gridDim.x - 1) {
            len_dev[0] = len_dev[0] + 1;
        }
    }
}

// T-ROW twin of qk_norm_rope_append_inc_dcw over a PER-ROW SESSION TABLE: tab holds t
// entries of six u64 words {K_plane, V_plane, len_ptr, base_ptr, done_ctr, len_back
// (fa-only, ignored here)}; positions ride the pos_t slab;
// blockIdx.z is the row. Raw q/k/v come from the tcol slabs ([t, dim] row-major) and the
// roped q lands in the fa2 q slab — each (row, head) block runs the t=1 program verbatim
// with its row's session pointers, so every row is bit-identical to its own launch. Each
// row's last block bumps ITS session's len through ITS counter.
extern "C" __global__ void qk_norm_rope_append_inc_dcw_rows(
        const float* __restrict__ q_raw_t, const float* __restrict__ k_raw_t,
        const float* __restrict__ v_raw_t,
        const float* __restrict__ qw, const float* __restrict__ kw,
        float* __restrict__ q_out_t, float* __restrict__ k_out_t,
        const unsigned long long* __restrict__ tab,
        const int* __restrict__ pos_t,
        int same_t,
        int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes,
        int head_dim, int n_dims, int nh_q, int nh_kv,
        float eps, float theta_scale, float freq_scale,
        const float* __restrict__ ff) {
    const int rowi = blockIdx.z;
    const unsigned long long* e6 = tab + (size_t)rowi * 6;
    uint8_t* K = (uint8_t*)e6[0];
    uint8_t* V = (uint8_t*)e6[1];
    int* len_dev = (int*)e6[2];
    const int* base_dev = (const int*)e6[3];
    unsigned int* done_ctr = (unsigned int*)e6[4];
    const int* pos = pos_t + rowi;
    const float* q_raw = q_raw_t + (size_t)rowi * nh_q * head_dim;
    const float* k_raw = k_raw_t + (size_t)rowi * nh_kv * head_dim;
    const float* v_raw = v_raw_t + (size_t)rowi * kv_dim_v;
    float* q_out = q_out_t + (size_t)rowi * nh_q * head_dim;
    float* k_out = k_out_t + (size_t)rowi * nh_kv * head_dim;

    int h = blockIdx.x;
    const float* xr;
    const float* w;
    float* dr;
    if (h < nh_q) {
        xr = q_raw + (size_t)h * head_dim;
        w = qw;
        dr = q_out + (size_t)h * head_dim;
    } else {
        int r = h - nh_q;
        xr = k_raw + (size_t)r * head_dim;
        w = kw;
        dr = k_out + (size_t)r * head_dim;
    }
    int tid = threadIdx.x;
    // SAME-SESSION rows (same_t > 0, the verify shape): every row shares one len/base —
    // row r appends at slot len-base+r and ONE last block advances len by t. Multi-
    // session rows (same_t == 0) keep per-row counters and per-row +1.
    const int t = len_dev[0] - (base_dev ? base_dev[0] : 0) + (same_t > 0 ? rowi : 0);
    float sum = 0.0f;
    for (int i = tid; i < head_dim; i += blockDim.x) { float v = xr[i]; sum += v * v; }
    __shared__ float s[32];
    for (int o = 16; o > 0; o >>= 1) sum += __shfl_down_sync(0xffffffff, sum, o);
    if ((tid & 31) == 0) s[tid >> 5] = sum;
    __syncthreads();
    if (tid < 32) {
        float v = (tid < (blockDim.x + 31) / 32) ? s[tid] : 0.0f;
        for (int o = 16; o > 0; o >>= 1) v += __shfl_down_sync(0xffffffff, v, o);
        if (tid == 0) s[0] = v;
    }
    __syncthreads();
    float scale = rsqrtf(s[0] / head_dim + eps);
    __shared__ float row[512];
    for (int i = tid; i < head_dim; i += blockDim.x) row[i] = xr[i] * scale * w[i];
    __syncthreads();
    int half = n_dims / 2;
    for (int j = tid; j < head_dim; j += blockDim.x) {
        if (j < half) {
            float theta = (float)pos[0] * powf(theta_scale, (float)j) * freq_scale;
            if (ff) theta = (float)pos[0] * powf(theta_scale, (float)j) / ff[j] * freq_scale;
            float c = cosf(theta), sn = sinf(theta);
            float x0 = row[j];
            float x1 = row[j + half];
            dr[j] = x0 * c - x1 * sn;
            dr[j + half] = x0 * sn + x1 * c;
        } else if (j >= n_dims) {
            dr[j] = row[j];
        }
    }
    if (h >= nh_q) {
        __syncthreads();
        int r = h - nh_q;
        int warp = tid >> 5;
        int lane = tid & 31;
        int b = r * (head_dim / 32) + warp;
        int eidx = b * 32 + lane;
        if (b * 32 < kv_dim_k) {
            float x = (eidx < kv_dim_k) ? k_out[eidx] : 0.0f;
            quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
        }
        if (b * 32 < kv_dim_v) {
            float x = (eidx < kv_dim_v) ? v_raw[eidx] : 0.0f;
            quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
        }
    }
    __threadfence();
    __syncthreads();
    if (tid == 0) {
        if (same_t > 0) {
            unsigned int total = gridDim.x * gridDim.z;
            unsigned int prev = atomicInc(done_ctr, total - 1);
            if (prev == total - 1) {
                len_dev[0] = len_dev[0] + same_t;
            }
        } else {
            unsigned int prev = atomicInc(done_ctr, gridDim.x - 1);
            if (prev == gridDim.x - 1) {
                len_dev[0] = len_dev[0] + 1;
            }
        }
    }
}

extern "C" __global__ void append_quantize_kv_q8_0_q5_1_dcw(
        const float* __restrict__ k_row, const float* __restrict__ v_row,
        uint8_t* __restrict__ K, uint8_t* __restrict__ V,
        const int* __restrict__ len_dev, const int* __restrict__ base_dev,
        int kv_dim_k, int kv_dim_v,
        long k_tok_bytes, long v_tok_bytes)
{
    const int b    = blockIdx.x;
    const int lane = threadIdx.x;
    const int eidx = b * 32 + lane;
    const int t    = len_dev[0] - (base_dev ? base_dev[0] : 0);
    if (b * 32 < kv_dim_k) {
        float x = (eidx < kv_dim_k) ? k_row[eidx] : 0.0f;
        quant_K_block(x, lane, K + (size_t)t * k_tok_bytes + (size_t)b * K_BLK_B);
    }
    if (b * 32 < kv_dim_v) {
        float x = (eidx < kv_dim_v) ? v_row[eidx] : 0.0f;
        quant_V_block(x, lane, V + (size_t)t * v_tok_bytes + (size_t)b * V_BLK_B);
    }
}
