Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:26:09 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(12): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(49): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(49): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(31): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(119): actual bit length 1 differs from formal bit length 11 for port addr. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(120): actual bit length 1 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(119): net addr does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(119): net addr does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(4): net n136 does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(5): net n152 does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(97): net scl_enable does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr. Patching with GND.
######## Missing driver on net n136. Patching with GND.
######## Missing driver on net n138. Patching with GND.
######## Missing driver on net n140. Patching with GND.
######## Missing driver on net n142. Patching with GND.
######## Missing driver on net n144. Patching with GND.
######## Missing driver on net n146. Patching with GND.
######## Missing driver on net n148. Patching with GND.
######## Missing driver on net n150. Patching with GND.
######## Missing driver on net n152. Patching with GND.
######## Missing driver on net scl_enable. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(115): Register \eeprom/i2c/stretch_215 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 59 of 7680 (0 % )
SB_CARRY => 369
SB_DFF => 59
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 856
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 59
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 35
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529_adj_336, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
  Net : eeprom/n2836, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.065 MHz|   206 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 284.320  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.443  secs
--------------------------------------------------------------
