URL: http://ballade.cs.ucla.edu:8080/~cong/papers/tcad95_ws.ps.gz
Refering-URL: http://ballade.cs.ucla.edu/~cong/publications.html
Root-URL: http://www.cs.ucla.edu
Title: 3 Dominance Property Theorem 3 Let W be an optimal width assignment for the generalized
Author: (W; E) K K l E l E q r (E q c (E F (E E w E K (W; E) K l E q c (E) K (W) (W; E) (W; E) w E fi(W; E) w E Since (W; E), (W; E), and fi(W; E) w 
Date: (14)  
Note: T  E. Notice that for any pair of  
Address: 0 2T fEg  0 2T fEg  0 2Ans(E)  
Affiliation: E  E 0 ;E  E  E  (W; E) (W; E) ~w E fi(W; E) ~w E E fi(W; E)  w (W; E) (W E) ~w E w  
Pubnum: 00 2TfEg;E 0 6=E 00  
Abstract: fi(W; E) = K 4 E 0 2Des(E) We can then rewrite (11) as follows: wiresizing solutions W and W 0 such that W 0 dominates W. We have (W; E) (W 0 ; E) and fi(W; E) E be the width for segment E in the optimal assignment W fl . We have: assignment in W fl , we have: (W fl ; E) + (W fl ; E) w fl 1 E 1 (15) Summing up (14) and (15), we obtain: E g + fi(W; E) fi(W fl ; E) E g 0 If W dominates W fl , we have (W; E) (W fl ; E) and fi(W fl ; E) fi(W; E), and therefore ~w E w fl E 0 (i.e. the refinement of W still dominates W fl ). Similarly, if W fl dominates W, then W fl dominates the local refinement of W. 2 28 fi(W 0 ; E).
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, </author> <title> "A Direct Combination of the Prim and Dijk-stra Constructions for Improved Performance-Driven Routing", </title> <booktitle> Proc. IEEE Int'l Symp. on Circuits and Systems, </booktitle> <month> May </month> <year> 1993, </year> <pages> pp. 1869-1872. </pages>
Reference: [2] <author> K. D. Boese, A. B. Kahng, and G. Robins, </author> <title> "High-Performance Routing Trees With Identified Critical Sinks", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 182-187. </pages>
Reference: [3] <author> K. D. Boese, A. B. Kahng, Bernard A. McCoy, and G. Robins, </author> <title> "Toward Optimal Routing Trees", </title> <booktitle> 4th ACM/SIGDA Physical Design Workshop, </booktitle> <year> 1993. </year>
Reference: [4] <author> C. Chiang, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Global Routing based on Steiner Min-Max Trees", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer-Aided Design, </booktitle> <year> 1989, </year> <pages> pp. 2-5. </pages>
Reference: [5] <author> J. P. Cohoon and L. J. Randall, </author> <title> "Critical Net Routing", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer Design, </booktitle> <year> 1991, </year> <pages> pp. 174-177. </pages>
Reference: [6] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Provably Good Performance-Driven Global Routing", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 11(6), </volume> <month> June </month> <year> 1992, </year> <pages> pp. 739-752. </pages>
Reference: [7] <author> J. Cong and C.-K. Koh, </author> <title> "Simultaneous Driver and Wire Sizing for Performance and Power Optimization", </title> <booktitle> to appear in Proc. IEEE Int'l. Conf. on Computer-Aided Design, </booktitle> <year> 1994. </year>
Reference: [8] <author> J. Cong and C.-K. Koh, </author> <title> "Simultaneous Driver and Wire Sizing for Performance and Power Optimization", </title> <institution> UCLA Computer Science Department Tech. </institution> <note> Report CSD-940020, to appear in IEEE Trans. on VLSI Systems, </note> <year> 1994. </year>
Reference: [9] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>
Reference: [10] <author> J. Cong and K. S. Leung, </author> <title> "Optimal Wiresizing Under the Distributed Elmore Delay Model", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer-Aided Design, </booktitle> <year> 1993, </year> <pages> pp. 634-639. </pages>
Reference: [11] <author> J. Cong and B. Preas, </author> <title> "A New Algorithm for Standard Cell Global Routing", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer-Aided Design, </booktitle> <year> 1988, </year> <pages> pp. 176-179. </pages>
Reference: [12] <author> W. </author> <title> Dai, </title> <type> Private Communication, </type> <year> 1992. </year>
Reference: [13] <author> W. E. Donath, R. J. Norman, B. K. Agrawal, and S. E. Bello, </author> <title> "Timing Driven Placement Using Complete Path Delays", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 84-89. </pages>

References-found: 13

