// Seed: 3192451762
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    input wire id_6,
    input tri id_7,
    input wand id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    input supply1 id_12
    , id_26 = -1 - 1,
    output tri1 id_13,
    input tri id_14,
    output tri1 id_15,
    input wor id_16,
    output uwire id_17,
    input tri0 id_18,
    input tri id_19,
    output wand id_20,
    output supply1 id_21,
    output tri1 id_22,
    input tri id_23,
    input wire id_24
);
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
  always id_0 <= 1;
endmodule
