/*
 * Accurate Integer Forward DCT (64-bit RVV 1.0)
 *
 * Copyright (C) 2014, 2026, D. R. Commander.
 * Copyright (C) 2022-2023, Institute of Software, Chinese Academy of Sciences.
 *                          Author:  Zhiyuan Tan
 *
 * This software is provided 'as-is', without any express or implied
 * warranty.  In no event will the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Permission is granted to anyone to use this software for any purpose,
 * including commercial applications, and to alter it and redistribute it
 * freely, subject to the following restrictions:
 *
 * 1. The origin of this software must not be misrepresented; you must not
 *    claim that you wrote the original software. If you use this software
 *    in a product, an acknowledgment in the product documentation would be
 *    appreciated but is not required.
 * 2. Altered source versions must be plainly marked as such, and must not be
 *    misrepresented as being the original software.
 * 3. This notice may not be removed or altered from any source distribution.
 */

#include "../jsimdint.h"
#include <riscv_vector.h>


#define F_0_298  2446   /* FIX(0.298631336) */
#define F_0_390  3196   /* FIX(0.390180644) */
#define F_0_541  4433   /* FIX(0.541196100) */
#define F_0_765  6270   /* FIX(0.765366865) */
#define F_0_899  7373   /* FIX(0.899976223) */
#define F_1_175  9633   /* FIX(1.175875602) */
#define F_1_501  12299  /* FIX(1.501321110) */
#define F_1_847  15137  /* FIX(1.847759065) */
#define F_1_961  16069  /* FIX(1.961570560) */
#define F_2_053  16819  /* FIX(2.053119869) */
#define F_2_562  20995  /* FIX(2.562915447) */
#define F_3_072  25172  /* FIX(3.072711026) */

#define CONST_BITS  13
#define PASS1_BITS  2
#define DESCALE_P1  (CONST_BITS - PASS1_BITS)
#define DESCALE_P2  (CONST_BITS + PASS1_BITS)
#define ROUND_ADD(n)  (int32_t)1 << ((n) - 1)


#define DO_FDCT_COMMON(PASS) { \
  z1 = __riscv_vadd_vv_i16m1(tmp12, tmp13, vl); \
  z1_32 = __riscv_vwmul_vx_i32m2(z1, F_0_541, vl); \
  \
  out2_32 = __riscv_vwmul_vx_i32m2(tmp13, F_0_765, vl); \
  out2_32 = __riscv_vadd_vv_i32m2(z1_32, out2_32, vl); \
  out2_32 = __riscv_vadd_vx_i32m2(out2_32, ROUND_ADD(DESCALE_P##PASS), vl); \
  out2 = __riscv_vnsra_wx_i16m1(out2_32, DESCALE_P##PASS, vl); \
  \
  out6_32 = __riscv_vwmul_vx_i32m2(tmp12, F_1_847, vl); \
  out6_32 = __riscv_vsub_vv_i32m2(z1_32, out6_32, vl); \
  out6_32 = __riscv_vadd_vx_i32m2(out6_32, ROUND_ADD(DESCALE_P##PASS), vl); \
  out6 = __riscv_vnsra_wx_i16m1(out6_32, DESCALE_P##PASS, vl); \
  \
  /* Odd part */ \
  z1 = __riscv_vadd_vv_i16m1(tmp4, tmp7, vl); \
  z2 = __riscv_vadd_vv_i16m1(tmp5, tmp6, vl); \
  z3 = __riscv_vadd_vv_i16m1(tmp4, tmp6, vl); \
  z4 = __riscv_vadd_vv_i16m1(tmp5, tmp7, vl); \
  z5 = __riscv_vadd_vv_i16m1(z3, z4, vl); \
  z5_32 = __riscv_vwmul_vx_i32m2(z5, F_1_175, vl); \
  \
  tmp4_32 = __riscv_vwmul_vx_i32m2(tmp4, F_0_298, vl); \
  tmp5_32 = __riscv_vwmul_vx_i32m2(tmp5, F_2_053, vl); \
  tmp6_32 = __riscv_vwmul_vx_i32m2(tmp6, F_3_072, vl); \
  tmp7_32 = __riscv_vwmul_vx_i32m2(tmp7, F_1_501, vl); \
  \
  z1_32 = __riscv_vwmul_vx_i32m2(z1, -F_0_899, vl); \
  z2_32 = __riscv_vwmul_vx_i32m2(z2, -F_2_562, vl); \
  z3_32 = __riscv_vwmul_vx_i32m2(z3, -F_1_961, vl); \
  z4_32 = __riscv_vwmul_vx_i32m2(z4, -F_0_390, vl); \
  \
  z3_32 = __riscv_vadd_vv_i32m2(z3_32, z5_32, vl); \
  z4_32 = __riscv_vadd_vv_i32m2(z4_32, z5_32, vl); \
  \
  out7_32 = __riscv_vadd_vv_i32m2(tmp4_32, z1_32, vl); \
  out7_32 = __riscv_vadd_vv_i32m2(out7_32, z3_32, vl); \
  out7_32 = __riscv_vadd_vx_i32m2(out7_32, ROUND_ADD(DESCALE_P##PASS), vl); \
  out7 = __riscv_vnsra_wx_i16m1(out7_32, DESCALE_P##PASS, vl); \
  \
  out5_32 = __riscv_vadd_vv_i32m2(tmp5_32, z2_32, vl); \
  out5_32 = __riscv_vadd_vv_i32m2(out5_32, z4_32, vl); \
  out5_32 = __riscv_vadd_vx_i32m2(out5_32, ROUND_ADD(DESCALE_P##PASS), vl); \
  out5 = __riscv_vnsra_wx_i16m1(out5_32, DESCALE_P##PASS, vl); \
  \
  out3_32 = __riscv_vadd_vv_i32m2(tmp6_32, z2_32, vl); \
  out3_32 = __riscv_vadd_vv_i32m2(out3_32, z3_32, vl); \
  out3_32 = __riscv_vadd_vx_i32m2(out3_32, ROUND_ADD(DESCALE_P##PASS), vl); \
  out3 = __riscv_vnsra_wx_i16m1(out3_32, DESCALE_P##PASS, vl); \
  \
  out1_32 = __riscv_vadd_vv_i32m2(tmp7_32, z1_32, vl); \
  out1_32 = __riscv_vadd_vv_i32m2(out1_32, z4_32, vl); \
  out1_32 = __riscv_vadd_vx_i32m2(out1_32, ROUND_ADD(DESCALE_P##PASS), vl); \
  out1 = __riscv_vnsra_wx_i16m1(out1_32, DESCALE_P##PASS, vl); \
}


HIDDEN void
jsimd_fdct_islow_rvv(DCTELEM *data)
{
  vint16m1_t row0, row1, row2, row3, row4, row5, row6, row7,
    col0, col1, col2, col3, col4, col5, col6, col7,
    tmp0, tmp1, tmp2, tmp3, tmp4, tmp5, tmp6, tmp7, tmp10, tmp11, tmp12, tmp13,
    z1, z2, z3, z4, z5,
    out0, out1, out2, out3, out4, out5, out6, out7;
  vint32m2_t tmp4_32, tmp5_32, tmp6_32, tmp7_32,
    z1_32, z2_32, z3_32, z4_32, z5_32,
    out1_32, out2_32, out3_32, out5_32, out6_32, out7_32;

  /* The minimum register width (VLEN) for standard CPUs in RVV 1.0 is
   * 128 bits.  Thus, this should always be 8.
   */
  size_t vl = __riscv_vsetvl_e16m1(DCTSIZE),
    col_stride = DCTSIZE * sizeof(DCTELEM);

  /* Pass 1: process rows */

  /* Load column vectors.  We would normally load the row vectors directly and
   * transpose them, to avoid non-contiguous memory accesses, but using a
   * strided load is currently faster with RVV than an in-register matrix
   * transpose.
   */
  col0 = __riscv_vlse16_v_i16m1(data + 0, col_stride, vl);
  col1 = __riscv_vlse16_v_i16m1(data + 1, col_stride, vl);
  col2 = __riscv_vlse16_v_i16m1(data + 2, col_stride, vl);
  col3 = __riscv_vlse16_v_i16m1(data + 3, col_stride, vl);
  col4 = __riscv_vlse16_v_i16m1(data + 4, col_stride, vl);
  col5 = __riscv_vlse16_v_i16m1(data + 5, col_stride, vl);
  col6 = __riscv_vlse16_v_i16m1(data + 6, col_stride, vl);
  col7 = __riscv_vlse16_v_i16m1(data + 7, col_stride, vl);

  tmp0 = __riscv_vadd_vv_i16m1(col0, col7, vl);
  tmp7 = __riscv_vsub_vv_i16m1(col0, col7, vl);
  tmp1 = __riscv_vadd_vv_i16m1(col1, col6, vl);
  tmp6 = __riscv_vsub_vv_i16m1(col1, col6, vl);
  tmp2 = __riscv_vadd_vv_i16m1(col2, col5, vl);
  tmp5 = __riscv_vsub_vv_i16m1(col2, col5, vl);
  tmp3 = __riscv_vadd_vv_i16m1(col3, col4, vl);
  tmp4 = __riscv_vsub_vv_i16m1(col3, col4, vl);

  /* Even part */
  tmp10 = __riscv_vadd_vv_i16m1(tmp0, tmp3, vl);
  tmp13 = __riscv_vsub_vv_i16m1(tmp0, tmp3, vl);
  tmp11 = __riscv_vadd_vv_i16m1(tmp1, tmp2, vl);
  tmp12 = __riscv_vsub_vv_i16m1(tmp1, tmp2, vl);

  out0 = __riscv_vadd_vv_i16m1(tmp10, tmp11, vl);
  out0 = __riscv_vsll_vx_i16m1(out0, PASS1_BITS, vl);
  out4 = __riscv_vsub_vv_i16m1(tmp10, tmp11, vl);
  out4 = __riscv_vsll_vx_i16m1(out4, PASS1_BITS, vl);

  DO_FDCT_COMMON(1);

  /* Store column vectors. */
  __riscv_vsse16_v_i16m1(data + 0, col_stride, out0, vl);
  __riscv_vsse16_v_i16m1(data + 1, col_stride, out1, vl);
  __riscv_vsse16_v_i16m1(data + 2, col_stride, out2, vl);
  __riscv_vsse16_v_i16m1(data + 3, col_stride, out3, vl);
  __riscv_vsse16_v_i16m1(data + 4, col_stride, out4, vl);
  __riscv_vsse16_v_i16m1(data + 5, col_stride, out5, vl);
  __riscv_vsse16_v_i16m1(data + 6, col_stride, out6, vl);
  __riscv_vsse16_v_i16m1(data + 7, col_stride, out7, vl);

  /* Pass 2: process columns */

  /* Load row vectors. */
  row0 = __riscv_vle16_v_i16m1(data + 0 * DCTSIZE, vl);
  row1 = __riscv_vle16_v_i16m1(data + 1 * DCTSIZE, vl);
  row2 = __riscv_vle16_v_i16m1(data + 2 * DCTSIZE, vl);
  row3 = __riscv_vle16_v_i16m1(data + 3 * DCTSIZE, vl);
  row4 = __riscv_vle16_v_i16m1(data + 4 * DCTSIZE, vl);
  row5 = __riscv_vle16_v_i16m1(data + 5 * DCTSIZE, vl);
  row6 = __riscv_vle16_v_i16m1(data + 6 * DCTSIZE, vl);
  row7 = __riscv_vle16_v_i16m1(data + 7 * DCTSIZE, vl);

  tmp0 = __riscv_vadd_vv_i16m1(row0, row7, vl);
  tmp7 = __riscv_vsub_vv_i16m1(row0, row7, vl);
  tmp1 = __riscv_vadd_vv_i16m1(row1, row6, vl);
  tmp6 = __riscv_vsub_vv_i16m1(row1, row6, vl);
  tmp2 = __riscv_vadd_vv_i16m1(row2, row5, vl);
  tmp5 = __riscv_vsub_vv_i16m1(row2, row5, vl);
  tmp3 = __riscv_vadd_vv_i16m1(row3, row4, vl);
  tmp4 = __riscv_vsub_vv_i16m1(row3, row4, vl);

  /* Even part */
  tmp10 = __riscv_vadd_vv_i16m1(tmp0, tmp3, vl);
  tmp13 = __riscv_vsub_vv_i16m1(tmp0, tmp3, vl);
  tmp11 = __riscv_vadd_vv_i16m1(tmp1, tmp2, vl);
  tmp12 = __riscv_vsub_vv_i16m1(tmp1, tmp2, vl);

  out0 = __riscv_vadd_vv_i16m1(tmp10, tmp11, vl);
  out0 = __riscv_vadd_vx_i16m1(out0, ROUND_ADD(PASS1_BITS), vl);
  out0 = __riscv_vsra_vx_i16m1(out0, PASS1_BITS, vl);
  out4 = __riscv_vsub_vv_i16m1(tmp10, tmp11, vl);
  out4 = __riscv_vadd_vx_i16m1(out4, ROUND_ADD(PASS1_BITS), vl);
  out4 = __riscv_vsra_vx_i16m1(out4, PASS1_BITS, vl);

  DO_FDCT_COMMON(2);

  /* Store row vectors. */
  __riscv_vse16_v_i16m1(data + 0 * DCTSIZE, out0, vl);
  __riscv_vse16_v_i16m1(data + 1 * DCTSIZE, out1, vl);
  __riscv_vse16_v_i16m1(data + 2 * DCTSIZE, out2, vl);
  __riscv_vse16_v_i16m1(data + 3 * DCTSIZE, out3, vl);
  __riscv_vse16_v_i16m1(data + 4 * DCTSIZE, out4, vl);
  __riscv_vse16_v_i16m1(data + 5 * DCTSIZE, out5, vl);
  __riscv_vse16_v_i16m1(data + 6 * DCTSIZE, out6, vl);
  __riscv_vse16_v_i16m1(data + 7 * DCTSIZE, out7, vl);
}
