0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/Memory/LUT RAM 1 write and read port/LUT RAM 1 write and read port.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Memory/LUT RAM 1 write and read port/lut_ram_32.v,1752295904,verilog,,F:/Sillycon/Code/RTL/Memory/LUT RAM 1 write and read port/lut_ram_tb.v,,lut_ram_32,,,,,,,,
F:/Sillycon/Code/RTL/Memory/LUT RAM 1 write and read port/lut_ram_tb.v,1752295904,verilog,,,,lut_ram_tb,,,,,,,,
