{"vcs1":{"timestamp_begin":1726719814.237479339, "rt":1.48, "ut":0.37, "st":0.28}}
{"vcselab":{"timestamp_begin":1726719815.823322633, "rt":0.91, "ut":0.28, "st":0.18}}
{"link":{"timestamp_begin":1726719816.815379550, "rt":0.41, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726719813.343656005}
{"VCS_COMP_START_TIME": 1726719813.343656005}
{"VCS_COMP_END_TIME": 1726719818.520605878}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329744}}
{"stitch_vcselab": {"peak_mem": 215152}}
