/* start of skeleton.dtsi */
/*
 * Skeleton device tree; the bare minimum needed to boot; just include and
 * add a compatible value.  The bootloader will typically populate the memory
 * node.
 */

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	chosen { };
	aliases { };
	memory {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "memory";
		reg = <0 0>;
	};
};

/* end of skeleton.dtsi */

/* start of msm8974-camera.dtsi */
/*
 * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,msm-cam@fd8C0000 {
		compatible = "qcom,msm-cam";
		reg = <0xfd8C0000 0x10000>;
		reg-names = "msm-cam";
	};

	qcom,csiphy@fda0ac00 {
		cell-index = <0>;
		compatible = "qcom,csiphy";
		reg = <0xfda0ac00 0x200>,
                      <0xfda00030 0x4>;
		reg-names = "csiphy", "csiphy_clk_mux";
		interrupts = <0 78 0>;
		interrupt-names = "csiphy";
	};

	qcom,csiphy@fda0b000 {
		cell-index = <1>;
		compatible = "qcom,csiphy";
		reg = <0xfda0b000 0x200>,
                      <0xfda00038 0x4>;
		reg-names = "csiphy", "csiphy_clk_mux";
		interrupts = <0 79 0>;
		interrupt-names = "csiphy";
	};

	qcom,csiphy@fda0b400 {
		cell-index = <2>;
		compatible = "qcom,csiphy";
		reg = <0xfda0b400 0x200>,
                      <0xfda00040 0x4>;
		reg-names = "csiphy", "csiphy_clk_mux";
		interrupts = <0 80 0>;
		interrupt-names = "csiphy";
	};

	qcom,csid@fda08000  {
		cell-index = <0>;
		compatible = "qcom,csid";
		reg = <0xfda08000 0x100>;
		reg-names = "csid";
		interrupts = <0 51 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1800000>;
		qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
	};

	qcom,csid@fda08400 {
		cell-index = <1>;
		compatible = "qcom,csid";
		reg = <0xfda08400 0x100>;
		reg-names = "csid";
		interrupts = <0 52 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1800000>;
		qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
	};

	qcom,csid@fda08800 {
		cell-index = <2>;
		compatible = "qcom,csid";
		reg = <0xfda08800 0x100>;
		reg-names = "csid";
		interrupts = <0 53 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1800000>;
		qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
	};

	qcom,csid@fda08C00 {
		cell-index = <3>;
		compatible = "qcom,csid";
		reg = <0xfda08C00 0x100>;
		reg-names = "csid";
		interrupts = <0 54 0>;
		interrupt-names = "csid";
		qcom,csi-vdd-voltage = <1800000>;
		qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
	};

	qcom,ispif@fda0A000 {
		cell-index = <0>;
		compatible = "qcom,ispif-v3.0", "qcom,ispif";
		reg = <0xfda0A000 0x500>,
                      <0xfda00020 0x10>;
		reg-names = "ispif", "csi_clk_mux";
		interrupts = <0 55 0>;
		interrupt-names = "ispif";
		qcom,num-isps = <0x2>;
	};

	qcom,vfe@fda10000 {
		cell-index = <0>;
		compatible = "qcom,vfe40";
		reg = <0xfda10000 0x1000>,
			<0xfda40000 0x200>,
			<0xfd4a8000 0x4>;
		reg-names = "vfe", "vfe_vbif", "tcsr";
		interrupts = <0 57 0>;
		interrupt-names = "vfe";
		vdd-supply = <&gdsc_vfe>;
	};

	qcom,vfe@fda14000 {
		cell-index = <1>;
		compatible = "qcom,vfe40";
		reg = <0xfda14000 0x1000>,
			<0xfda40000 0x200>,
			<0xfd4a8000 0x4>;
		reg-names = "vfe", "vfe_vbif", "tcsr";
		interrupts = <0 58 0>;
		interrupt-names = "vfe";
		vdd-supply = <&gdsc_vfe>;
	};

	qcom,jpeg@fda1c000 {
		cell-index = <0>;
		compatible = "qcom,jpeg";
		reg = <0xfda1c000 0x400>;
		reg-names = "jpeg";
		interrupts = <0 59 0>;
		interrupt-names = "jpeg";
		vdd-supply = <&gdsc_jpeg>;
	};

	qcom,jpeg@fda20000 {
		cell-index = <1>;
		compatible = "qcom,jpeg";
		reg = <0xfda20000 0x400>;
		reg-names = "jpeg";
		interrupts = <0 60 0>;
		interrupt-names = "jpeg";
		vdd-supply = <&gdsc_jpeg>;
	};

	qcom,jpeg@fda24000 {
		cell-index = <2>;
		compatible = "qcom,jpeg";
		reg = <0xfda24000 0x400>;
		reg-names = "jpeg";
		interrupts = <0 61 0>;
		interrupt-names = "jpeg";
		vdd-supply = <&gdsc_jpeg>;
	};

	qcom,irqrouter@fda00000 {
		cell-index = <0>;
		compatible = "qcom,irqrouter";
		reg = <0xfda00000 0x100>;
		reg-names = "irqrouter";
	};

	qcom,cpp@fda04000 {
		cell-index = <0>;
		compatible = "qcom,cpp";
		reg = <0xfda04000 0x100>,
			<0xfda40000 0x200>,
			<0xfda18000 0x018>;
		reg-names = "cpp", "cpp_vbif", "cpp_hw";
		interrupts = <0 49 0>;
		interrupt-names = "cpp";
		vdd-supply = <&gdsc_vfe>;
	};

	cci: qcom,cci@fda0C000 {
		cell-index = <0>;
		compatible = "qcom,cci";
		reg = <0xfda0C000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "cci";
		interrupts = <0 50 0>;
		interrupt-names = "cci";
		gpios = <&msmgpio 19 0>,
			<&msmgpio 20 0>,
			<&msmgpio 21 0>,
			<&msmgpio 22 0>;
		qcom,gpio-tbl-num = <0 1 2 3>;
		qcom,gpio-tbl-flags = <1 1 1 1>;
		qcom,gpio-tbl-label = "CCI_I2C_DATA0",
				      "CCI_I2C_CLK0",
				      "CCI_I2C_DATA1",
				      "CCI_I2C_CLK1";
		master0: qcom,cci-master0 {
			status = "disabled";
		};
		master1: qcom,cci-master1 {
			status = "disabled";
		};
	};
};

&master0 {
	qcom,hw-thigh = <78>;
	qcom,hw-tlow = <114>;
	qcom,hw-tsu-sto = <28>;
	qcom,hw-tsu-sta = <28>;
	qcom,hw-thd-dat = <10>;
	qcom,hw-thd-sta = <77>;
	qcom,hw-tbuf = <118>;
	qcom,hw-scl-stretch-en = <0>;
	qcom,hw-trdhld = <6>;
	qcom,hw-tsp = <1>;
	status = "ok";
};

&master1 {
	qcom,hw-thigh = <78>;
	qcom,hw-tlow = <114>;
	qcom,hw-tsu-sto = <28>;
	qcom,hw-tsu-sta = <28>;
	qcom,hw-thd-dat = <10>;
	qcom,hw-thd-sta = <77>;
	qcom,hw-tbuf = <118>;
	qcom,hw-scl-stretch-en = <0>;
	qcom,hw-trdhld = <6>;
	qcom,hw-tsp = <1>;
	status = "ok";
};

/* end of msm8974-camera.dtsi */
/* start of msm8974-coresight.dtsi */
/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	tmc_etr: tmc@fc322000 {
		compatible = "arm,coresight-tmc";
		reg = <0xfc322000 0x1000>,
		      <0xfc37c000 0x3000>;
		reg-names = "tmc-base", "bam-base";
		interrupts = <0 166 0>;
		interrupt-names = "byte-cntr-irq";

		qcom,memory-size = <0x100000>;

		coresight-id = <0>;
		coresight-name = "coresight-tmc-etr";
		coresight-nr-inports = <1>;
		coresight-ctis = <&cti0 &cti8>;
	};

	tpiu: tpiu@fc318000 {
		compatible = "arm,coresight-tpiu";
		reg = <0xfc318000 0x1000>;
		reg-names = "tpiu-base";

		coresight-id = <1>;
		coresight-name = "coresight-tpiu";
		coresight-nr-inports = <1>;

		vdd-supply = <&pm8941_l21>;

		qcom,vdd-voltage-level = <2950000 2950000>;
		qcom,vdd-current-level = <9000 800000>;

		vdd-io-supply = <&pm8941_l13>;

		qcom,vdd-io-voltage-level = <2950000 2950000>;
		qcom,vdd-io-current-level = <6 22000>;
	};

	replicator: replicator@fc31c000 {
		compatible = "qcom,coresight-replicator";
		reg = <0xfc31c000 0x1000>;
		reg-names = "replicator-base";

		coresight-id = <2>;
		coresight-name = "coresight-replicator";
		coresight-nr-inports = <1>;
		coresight-outports = <0 1>;
		coresight-child-list = <&tmc_etr &tpiu>;
		coresight-child-ports = <0 0>;
	};

	tmc_etf: tmc@fc307000 {
		compatible = "arm,coresight-tmc";
		reg = <0xfc307000 0x1000>;
		reg-names = "tmc-base";

		coresight-id = <3>;
		coresight-name = "coresight-tmc-etf";
		coresight-nr-inports = <1>;
		coresight-outports = <0>;
		coresight-child-list = <&replicator>;
		coresight-child-ports = <0>;
		coresight-default-sink;
		coresight-ctis = <&cti0 &cti8>;
	};

	funnel_merg: funnel@fc31b000 {
		compatible = "arm,coresight-funnel";
		reg = <0xfc31b000 0x1000>;
		reg-names = "funnel-base";

		coresight-id = <4>;
		coresight-name = "coresight-funnel-merg";
		coresight-nr-inports = <2>;
		coresight-outports = <0>;
		coresight-child-list = <&tmc_etf>;
		coresight-child-ports = <0>;
	};

	funnel_in0: funnel@fc319000 {
		compatible = "arm,coresight-funnel";
		reg = <0xfc319000 0x1000>;
		reg-names = "funnel-base";

		coresight-id = <5>;
		coresight-name = "coresight-funnel-in0";
		coresight-nr-inports = <8>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_merg>;
		coresight-child-ports = <0>;
	};

	funnel_in1: funnel@fc31a000 {
		compatible = "arm,coresight-funnel";
		reg = <0xfc31a000 0x1000>;
		reg-names = "funnel-base";

		coresight-id = <6>;
		coresight-name = "coresight-funnel-in1";
		coresight-nr-inports = <8>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_merg>;
		coresight-child-ports = <1>;
	};

	funnel_kpss: funnel@fc345000 {
		compatible = "arm,coresight-funnel";
		reg = <0xfc345000 0x1000>;
		reg-names = "funnel-base";

		coresight-id = <7>;
		coresight-name = "coresight-funnel-kpss";
		coresight-nr-inports = <4>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in1>;
		coresight-child-ports = <5>;
	};

	funnel_mmss: funnel@fc364000 {
		compatible = "arm,coresight-funnel";
		reg = <0xfc364000 0x1000>;
		reg-names = "funnel-base";


		coresight-id = <8>;
		coresight-name = "coresight-funnel-mmss";
		coresight-nr-inports = <8>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in1>;
		coresight-child-ports = <1>;
	};

	stm: stm@fc321000 {
		compatible = "arm,coresight-stm";
		reg = <0xfc321000 0x1000>,
		      <0xfa280000 0x180000>;
		reg-names = "stm-base", "stm-data-base";

		coresight-id = <9>;
		coresight-name = "coresight-stm";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in1>;
		coresight-child-ports = <7>;
	};

	etm0: etm@fc33c000 {
		compatible = "arm,coresight-etm";
		reg = <0xfc33c000 0x1000>;
		reg-names = "etm-base";

		coresight-id = <10>;
		coresight-name = "coresight-etm0";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_kpss>;
		coresight-child-ports = <0>;

		qcom,pc-save;
		qcom,round-robin;
	};

	etm1: etm@fc33d000 {
		compatible = "arm,coresight-etm";
		reg = <0xfc33d000 0x1000>;
		reg-names = "etm-base";

		coresight-id = <11>;
		coresight-name = "coresight-etm1";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_kpss>;
		coresight-child-ports = <1>;

		qcom,pc-save;
		qcom,round-robin;
	};

	etm2: etm@fc33e000 {
		compatible = "arm,coresight-etm";
		reg = <0xfc33e000 0x1000>;
		reg-names = "etm-base";

		coresight-id = <12>;
		coresight-name = "coresight-etm2";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_kpss>;
		coresight-child-ports = <2>;

		qcom,pc-save;
		qcom,round-robin;
	};

	etm3: etm@fc33f000 {
		compatible = "arm,coresight-etm";
		reg = <0xfc33f000 0x1000>;
		reg-names = "etm-base";

		coresight-id = <13>;
		coresight-name = "coresight-etm3";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_kpss>;
		coresight-child-ports = <3>;

		qcom,pc-save;
		qcom,round-robin;
	};

	audio_etm0 {
		compatible = "qcom,coresight-audio-etm";

		coresight-id = <14>;
		coresight-name = "coresight-audio-etm0";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <2>;
	};

	modem_etm0 {
		compatible = "qcom,coresight-modem-etm";

		coresight-id = <15>;
		coresight-name = "coresight-modem-etm0";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <1>;
	};

	wcn_etm0 {
		compatible = "qcom,coresight-wcn-etm";

		coresight-id = <16>;
		coresight-name = "coresight-wcn-etm0";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in1>;
		coresight-child-ports = <2>;
	};

	rpm_etm0 {
		compatible = "qcom,coresight-rpm-etm";

		coresight-id = <17>;
		coresight-name = "coresight-rpm-etm0";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <0>;
	};


	csr: csr@fc302000 {
		compatible = "qcom,coresight-csr";
		reg = <0xfc302000 0x1000>;
		reg-names = "csr-base";

		coresight-id = <18>;
		coresight-name = "coresight-csr";
		coresight-nr-inports = <0>;

		qcom,blk-size = <3>;
	};

	cti0: cti@fc308000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc308000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <19>;
		coresight-name = "coresight-cti0";
		coresight-nr-inports = <0>;
	};

	cti1: cti@fc309000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc309000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <20>;
		coresight-name = "coresight-cti1";
		coresight-nr-inports = <0>;
	};

	cti2: cti@fc30a000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc30a000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <21>;
		coresight-name = "coresight-cti2";
		coresight-nr-inports = <0>;
	};

	cti3: cti@fc30b000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc30b000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <22>;
		coresight-name = "coresight-cti3";
		coresight-nr-inports = <0>;
	};

	cti4: cti@fc30c000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc30c000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <23>;
		coresight-name = "coresight-cti4";
		coresight-nr-inports = <0>;
	};

	cti5: cti@fc30d000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc30d000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <24>;
		coresight-name = "coresight-cti5";
		coresight-nr-inports = <0>;
	};

	cti6: cti@fc30e000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc30e000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <25>;
		coresight-name = "coresight-cti6";
		coresight-nr-inports = <0>;
	};

	cti7: cti@fc30f000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc30f000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <26>;
		coresight-name = "coresight-cti7";
		coresight-nr-inports = <0>;
	};

	cti8: cti@fc310000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc310000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <27>;
		coresight-name = "coresight-cti8";
		coresight-nr-inports = <0>;
	};

	cti_l2: cti@fc340000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc340000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <28>;
		coresight-name = "coresight-cti-l2";
		coresight-nr-inports = <0>;
	};

	cti_cpu0: cti@fc341000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc341000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <29>;
		coresight-name = "coresight-cti-cpu0";
		coresight-nr-inports = <0>;
	};

	cti_cpu1: cti@fc342000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc342000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <30>;
		coresight-name = "coresight-cti-cpu1";
		coresight-nr-inports = <0>;
	};

	cti_cpu2: cti@fc343000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc343000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <31>;
		coresight-name = "coresight-cti-cpu2";
		coresight-nr-inports = <0>;
	};

	cti_cpu3: cti@fc344000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc344000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <32>;
		coresight-name = "coresight-cti-cpu3";
		coresight-nr-inports = <0>;
	};

	cti_video_cpu0: cti@fc348000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc348000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <33>;
		coresight-name = "coresight-cti-video-cpu0";
		coresight-nr-inports = <0>;
	};

	cti_wcn_cpu0: cti@fc34d000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc34d000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <34>;
		coresight-name = "coresight-cti-wcn-cpu0";
		coresight-nr-inports = <0>;
	};

	cti_modem_cpu0: cti@fc350000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc350000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <35>;
		coresight-name = "coresight-cti-modem-cpu0";
		coresight-nr-inports = <0>;
	};

	cti_audio_cpu0: cti@fc354000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc354000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <36>;
		coresight-name = "coresight-cti-audio-cpu0";
		coresight-nr-inports = <0>;
	};

	cti_rpm_cpu0: cti@fc358000 {
		compatible = "arm,coresight-cti";
		reg = <0xfc358000 0x1000>;
		reg-names = "cti-base";

		coresight-id = <37>;
		coresight-name = "coresight-cti-rpm-cpu0";
		coresight-nr-inports = <0>;
	};

	hwevent: hwevent@fdf30018 {
		compatible = "qcom,coresight-hwevent";
		reg = <0xfdf30018 0x80>,
		      <0xf9011080 0x80>,
		      <0xfd4ab160 0x80>,
		      <0xfc401600 0x80>;
		reg-names = "mmss-mux", "apcs-mux", "ppss-mux", "gcc-mux";

		coresight-id = <38>;
		coresight-name = "coresight-hwevent";
		coresight-nr-inports = <0>;

		qcom,hwevent-clks = "core_mmss_clk";
	};

	fuse: fuse@fc4be024 {
		compatible = "arm,coresight-fuse";
		reg = <0xfc4be024 0x8>;
		reg-names = "fuse-base";

		coresight-id = <39>;
		coresight-name = "coresight-fuse";
		coresight-nr-inports = <0>;
	};
};

/* end of msm8974-coresight.dtsi */
/* start of msm-gdsc.dtsi */
/*
 * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	gdsc_venus: qcom,gdsc@fd8c1024 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_venus";
		reg = <0xfd8c1024 0x4>;
		status = "disabled";
	};

	gdsc_venus_core0: qcom,gdsc@fd8c1040 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_venus_core0";
		reg = <0xfd8c1040 0x4>;
		status = "disabled";
	};

	gdsc_venus_core1: qcom,gdsc@fd8c1044 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_venus_core1";
		reg = <0xfd8c1044 0x4>;
		status = "disabled";
	};

	gdsc_vpu: qcom,gdsc@fd8c1404 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_vpu";
		reg = <0xfd8c1404 0x4>;
		status = "disabled";
	};

	gdsc_mdss: qcom,gdsc@fd8c2304 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_mdss";
		reg = <0xfd8c2304 0x4>;
		status = "disabled";
	};

	gdsc_jpeg: qcom,gdsc@fd8c35a4 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_jpeg";
		reg = <0xfd8c35a4 0x4>;
		status = "disabled";
	};

	gdsc_vfe: qcom,gdsc@fd8c36a4 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_vfe";
		reg = <0xfd8c36a4 0x4>;
		status = "disabled";
	};

	gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_oxili_gx";
		reg = <0xfd8c4024 0x4>;
		status = "disabled";
	};

	gdsc_oxili_cx: qcom,gdsc@fd8c4034 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_oxili_cx";
		reg = <0xfd8c4034 0x4>;
		status = "disabled";
	};

	gdsc_usb_hsic: qcom,gdsc@fc400404 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_usb_hsic";
		reg = <0xfc400404 0x4>;
		status = "disabled";
	};

	gdsc_pcie_0: qcom,gdsc@fc401ac4 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_pcie_0";
		reg = <0xfc401ac4 0x4>;
		status = "disabled";
	};

	gdsc_pcie_1: qcom,gdsc@fc401b44 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_pcie_1";
		reg = <0xfc401b44 0x4>;
		status = "disabled";
	};

	gdsc_usb30: qcom,gdsc@fc401e84 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_usb30";
		reg = <0xfc401e84 0x4>;
		status = "disabled";
	};

	gdsc_usb30_sec: qcom,gdsc@fc401ec0 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_usb30_sec";
		reg = <0xfc401ec0 0x4>;
		status = "disabled";
	};

	gdsc_vcap: qcom,gdsc@fd8c1804 {
		compatible = "qcom,gdsc";
		regulator-name = "gdsc_vcap";
		reg = <0xfd8c1804 0x4>;
		status = "disabled";
	};
};

/* end of msm-gdsc.dtsi */
/* start of msm8974-ion.dtsi */
/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,ion {
		compatible = "qcom,msm-ion";
		#address-cells = <1>;
		#size-cells = <0>;

		qcom,ion-heap@25 {
			reg = <25>;
			qcom,ion-heap-type = "SYSTEM";
		};

		qcom,ion-heap@8 { /* CP_MM HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <8>;
			qcom,heap-align = <0x1000>;
			linux,contiguous-region = <&secure_mem>;
			qcom,ion-heap-type = "SECURE_DMA";
			qcom,default-prefetch-size = <0x6c00000>;
		};

		qcom,ion-heap@22 { /* adsp heap */
			compatible = "qcom,msm-ion-reserve";
			reg = <22>;
			qcom,heap-align = <0x1000>;
			linux,contiguous-region = <&adsp_mem>;
			qcom,ion-heap-type = "DMA";
		};

		qcom,ion-heap@27 { /* QSECOM HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <27>;
			linux,contiguous-region = <&qsecom_mem>;
			qcom,ion-heap-type = "DMA";
		};

		qcom,ion-heap@28 { /* AUDIO HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <28>;
			qcom,heap-align = <0x1000>;
			qcom,memory-reservation-type = "EBI1"; /* reserve EBI memory */
			qcom,memory-reservation-size = <0x614000>;
			qcom,ion-heap-type = "CARVEOUT";
		};

		qcom,ion-heap@23 { /* OTHER PIL HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <23>;
			qcom,heap-align = <0x1000>;
			qcom,memory-fixed = <0x05d00000 0x1e00000>;
			qcom,ion-heap-type = "CARVEOUT";
		};
	};
};

/* end of msm8974-ion.dtsi */
/* start of msm8974-gpu.dtsi */
/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
&soc {
	msm_gpu: qcom,kgsl-3d0@fdb00000 {
		label = "kgsl-3d0";
		compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
		reg = <0xfdb00000 0x10000
		       0xfdb20000 0x10000>;
		reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
		interrupts = <0 33 0>;
		interrupt-names = "kgsl_3d0_irq";
		qcom,id = <0>;

		qcom,chipid = <0x03030000>;

		qcom,initial-pwrlevel = <1>;

		qcom,idle-timeout = <80>; //msec
		qcom,strtstp-sleepwake;
		qcom,clk-map = <0x0000006>; //KGSL_CLK_CORE | KGSL_CLK_IFACE

		/* Bus Scale Settings */
		qcom,msm-bus,name = "grp3d";
		qcom,msm-bus,num-cases = <9>;
		qcom,msm-bus,num-paths = <2>;
		qcom,msm-bus,vectors-KBps =
				<26 512 0 0>, <89 604 0 0>,
				<26 512 0 1600000>, <89 604 0 3000000>,
				<26 512 0 2200000>, <89 604 0 3000000>,
				<26 512 0 4000000>, <89 604 0 3000000>,
				<26 512 0 2200000>, <89 604 0 4500000>,
				<26 512 0 4000000>, <89 604 0 4500000>,
				<26 512 0 6400000>, <89 604 0 4500000>,
				<26 512 0 4000000>, <89 604 0 7600000>,
				<26 512 0 6400000>, <89 604 0 7600000>;

		/* GDSC oxili regulators */
		vddcx-supply = <&gdsc_oxili_cx>;
		vdd-supply = <&gdsc_oxili_gx>;

		/* Power levels */

		/* IOMMU Data */
		iommu = <&kgsl_iommu>;

		/* Trace bus */
		coresight-id = <67>;
		coresight-name = "coresight-gfx";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_mmss>;
		coresight-child-ports = <7>;

		qcom,gpu-pwrlevels {
			#address-cells = <1>;
			#size-cells = <0>;

			compatible = "qcom,gpu-pwrlevels";

			qcom,gpu-pwrlevel@0 {
				reg = <0>;
				qcom,gpu-freq = <450000000>;
				qcom,bus-freq = <8>;
				qcom,io-fraction = <33>;
			};

			qcom,gpu-pwrlevel@1 {
				reg = <1>;
				qcom,gpu-freq = <320000000>;
				qcom,bus-freq = <5>;
				qcom,io-fraction = <66>;
			};

			qcom,gpu-pwrlevel@2 {
				reg = <2>;
				qcom,gpu-freq = <200000000>;
				qcom,bus-freq = <2>;
				qcom,io-fraction = <100>;
			};

			qcom,gpu-pwrlevel@3 {
				reg = <3>;
				qcom,gpu-freq = <27000000>;
				qcom,bus-freq = <0>;
				qcom,io-fraction = <0>;
			};
		};

		qcom,dcvs-core-info {
			#address-cells = <1>;
			#size-cells = <0>;

			compatible = "qcom,dcvs-core-info";

			qcom,num-cores = <1>;
			qcom,sensors = <0>;

			qcom,core-core-type = <1>;

			qcom,algo-disable-pc-threshold = <0>;
			qcom,algo-em-win-size-min-us = <100000>;
			qcom,algo-em-win-size-max-us = <300000>;
			qcom,algo-em-max-util-pct = <97>;
			qcom,algo-group-id = <95>;
			qcom,algo-max-freq-chg-time-us = <100000>;
			qcom,algo-slack-mode-dynamic = <100000>;
			qcom,algo-slack-weight-thresh-pct = <0>;
			qcom,algo-slack-time-min-us = <39000>;
			qcom,algo-slack-time-max-us = <39000>;
			qcom,algo-ss-win-size-min-us = <1000000>;
			qcom,algo-ss-win-size-max-us = <1000000>;
			qcom,algo-ss-util-pct = <95>;
			qcom,algo-ss-no-corr-below-freq = <0>;

			qcom,energy-active-coeff-a = <2492>;
			qcom,energy-active-coeff-b = <0>;
			qcom,energy-active-coeff-c = <0>;
			qcom,energy-leakage-coeff-a = <11>;
			qcom,energy-leakage-coeff-b = <157150>;
			qcom,energy-leakage-coeff-c = <0>;
			qcom,energy-leakage-coeff-d = <0>;

			qcom,power-current-temp = <25>;
			qcom,power-num-freq = <4>;

			qcom,dcvs-freq@0 {
				reg = <0>;
				qcom,freq = <0>;
				qcom,voltage = <0>;
				qcom,is_trans_level = <0>;
				qcom,active-energy-offset = <100>;
				qcom,leakage-energy-offset = <0>;
			};

			qcom,dcvs-freq@1 {
				reg = <1>;
				qcom,freq = <0>;
				qcom,voltage = <0>;
				qcom,is_trans_level = <0>;
				qcom,active-energy-offset = <100>;
				qcom,leakage-energy-offset = <0>;
			};

			qcom,dcvs-freq@2 {
				reg = <2>;
				qcom,freq = <0>;
				qcom,voltage = <0>;
				qcom,is_trans_level = <0>;
				qcom,active-energy-offset = <100>;
				qcom,leakage-energy-offset = <0>;
			};

			qcom,dcvs-freq@3 {
				reg = <3>;
				qcom,freq = <0>;
				qcom,voltage = <0>;
				qcom,is_trans_level = <0>;
				qcom,active-energy-offset = <844545>;
				qcom,leakage-energy-offset = <0>;
			};
		};

	};
};

/* end of msm8974-gpu.dtsi */
/* start of msm8974-mdss.dtsi */
/* Copyright (c) 2012-2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	mdss_mdp: qcom,mdss_mdp@fd900000 {
		compatible = "qcom,mdss_mdp";
		reg = <0xfd900000 0x22100>,
			<0xfd924000 0x1000>;
		reg-names = "mdp_phys", "vbif_phys";
		interrupts = <0 72 0>;
		vdd-supply = <&gdsc_mdss>;

		qcom,max-bandwidth-low-kbps = <2300000>;
		qcom,max-bandwidth-high-kbps = <3000000>;

		/* Bus Scale Settings */
		qcom,msm-bus,name = "mdss_mdp";
		qcom,msm-bus,num-cases = <3>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<22 512 0 0>,
			<22 512 0 6400000>,
			<22 512 0 6400000>;

		/* Fudge factors */
		qcom,mdss-ab-factor = <2 1>;		/* 2 times    */
		qcom,mdss-ib-factor = <6 5>;		/* 1.2 times  */
		qcom,mdss-clk-factor = <5 4>;		/* 1.25 times */
		qcom,mdss-ib-factor-overlap = <7 4>;	/* 1.75 times  */

		qcom,max-clk-rate = <320000000>;
		qcom,mdss-pipe-vig-off = <0x00001200 0x00001600
					       0x00001A00>;
		qcom,mdss-pipe-rgb-off = <0x00001E00 0x00002200
					       0x00002600>;
		qcom,mdss-pipe-dma-off = <0x00002A00 0x00002E00>;
		qcom,mdss-pipe-vig-fetch-id = <1 4 7>;
		qcom,mdss-pipe-rgb-fetch-id = <16 17 18>;
		qcom,mdss-pipe-dma-fetch-id = <10 13>;

		qcom,mdss-pipe-vig-xin-id = <0 4 8>;
		qcom,mdss-pipe-rgb-xin-id = <1 5 9>;
		qcom,mdss-pipe-dma-xin-id = <2 10>;

		qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x3AC 0 0>,
						      <0x3B4 0 0>,
						      <0x3BC 0 0>;
		qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x3AC 4 8>,
						      <0x3B4 4 8>,
						      <0x3BC 4 8>;
		qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x3AC 8 12>,
						      <0x3B4 8 12>;

		qcom,mdss-smp-data = <22 4096>;

		qcom,mdss-ctl-off = <0x00000600 0x00000700 0x00000800
				     0x00000900 0x0000A00>;
		qcom,mdss-mixer-intf-off = <0x00003200 0x00003600
					    0x00003A00>;
		qcom,mdss-mixer-wb-off = <0x00003E00 0x00004200>;
		qcom,mdss-dspp-off = <0x00004600 0x00004A00 0x00004E00>;
		qcom,mdss-wb-off = <0x00011100 0x00013100 0x00015100
				    0x00017100 0x00019100>;
		qcom,mdss-intf-off = <0x00021100 0x00021300
					   0x00021500 0x00021700>;

		qcom,mdss-has-wfd-blk;
		qcom,vbif-settings = <0x0004 0x00000001>,
				     <0x00D8 0x00000707>,
				     <0x00F0 0x00000030>,
				     <0x0124 0x00000001>,
				     <0x0178 0x00000FFF>,
				     <0x017C 0x0FFF0FFF>,
				     <0x0160 0x22222222>,
				     <0x0164 0x00002222>;
		qcom,mdp-settings = <0x02E0 0x000000E9>,
				    <0x02E4 0x00000055>,
				    <0x03AC 0xC0000CCC>,
				    <0x03B4 0xC0000CCC>,
				    <0x03BC 0x00CCCCCC>,
				    <0x04A8 0x0CCCC0C0>,
				    <0x04B0 0xCCCCC0C0>,
				    <0x04B8 0xCCCCC000>;

		/* buffer parameters to calculate prefill bandwidth */
		qcom,mdss-prefill-outstanding-buffer-bytes = <1024>;
		qcom,mdss-prefill-y-buffer-bytes = <4096>;
		qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
		qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
		qcom,mdss-prefill-post-scaler-buffer-pixels = <0>;
		qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;
		qcom,mdss-prefill-fbc-lines = <2>;

		mdss_fb0: qcom,mdss_fb_primary {
			cell-index = <0>;
			compatible = "qcom,mdss-fb";
			qcom,memblock-reserve = <0x03200000 0x01E00000>;
		};

		mdss_fb1: qcom,mdss_fb_external {
			cell-index = <1>;
			compatible = "qcom,mdss-fb";
		};

		mdss_fb2: qcom,mdss_fb_wfd {
			cell-index = <2>;
			compatible = "qcom,mdss-fb";
		};
	};

	mdss_dsi0: qcom,mdss_dsi@fd922800 {
		compatible = "qcom,mdss-dsi-ctrl";
		label = "MDSS DSI CTRL->0";
		cell-index = <0>;
		reg = 	<0xfd922800 0x1f8>,
			<0xfd922b00 0x2b0>,
			<0xfdf30000 0x108>;
		reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
		vdd-supply = <&pm8941_l22>;
		vddio-supply = <&pm8941_l12>;
		vdda-supply = <&pm8941_l2>;
		qcom,mdss-fb-map = <&mdss_fb0>;
		qcom,mdss-mdp = <&mdss_mdp>;
		qcom,platform-reset-gpio = <&pm8941_gpios 19 0>;
		qcom,platform-enable-gpio = <&msmgpio 58 0>;
		qcom,platform-te-gpio = <&msmgpio 12 0>;
		qcom,platform-strength-ctrl = [ff 06];
		qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
		qcom,platform-regulator-settings = [07 09 03 00 20 00 01];
		qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
			00 00 00 00 00 00 00 01 97
			00 00 00 00 00 00 00 01 97
			00 00 00 00 00 00 00 01 97
			00 c0 00 00 00 00 00 01 bb];
		/* unnecessary in castor */
		//qcom,platform-supply-entry1 {
		//		qcom,supply-name = "vdd";
		//		qcom,supply-min-voltage = <3000000>;
		//		qcom,supply-max-voltage = <3000000>;
		//		qcom,supply-enable-load = <100000>;
		//		qcom,supply-disable-load = <100>;
		//		qcom,supply-pre-on-sleep = <0>;
		//		qcom,supply-post-on-sleep = <20>;
		//		qcom,supply-pre-off-sleep = <0>;
		//		qcom,supply-post-off-sleep = <0>;
		//};
		qcom,platform-supply-entry1 {
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-pre-on-sleep = <0>;
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-pre-off-sleep = <0>;
				qcom,supply-post-off-sleep = <0>;
		};
		qcom,platform-supply-entry2 {
				qcom,supply-name = "vdda";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-pre-on-sleep = <0>;
				qcom,supply-post-on-sleep = <0>;
				qcom,supply-pre-off-sleep = <0>;
				qcom,supply-post-off-sleep = <0>;
		};
	};

	mdss_dsi1: qcom,mdss_dsi@fd922e00 {
		compatible = "qcom,mdss-dsi-ctrl";
		label = "MDSS DSI CTRL->1";
		cell-index = <1>;
		reg = 	<0xfd922e00 0x1f8>,
			<0xfd923100 0x2b0>,
			<0xfdf30000 0x108>;
		reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
		vdd-supply = <&pm8941_l22>;
		vddio-supply = <&pm8941_l12>;
		vdda-supply = <&pm8941_l2>;
		qcom,mdss-fb-map = <&mdss_fb0>;
		qcom,mdss-mdp = <&mdss_mdp>;
		qcom,platform-strength-ctrl = [ff 06];
		qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
		qcom,platform-regulator-settings = [07 09 03 00 20 00 01];
		qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
			00 00 00 00 00 00 00 01 97
			00 00 00 00 00 00 00 01 97
			00 00 00 00 00 00 00 01 97
			00 c0 00 00 00 00 00 01 bb];
		qcom,platform-supply-entry1 {
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-max-voltage = <3000000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-pre-on-sleep = <0>;
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-pre-off-sleep = <0>;
				qcom,supply-post-off-sleep = <0>;
		};
		qcom,platform-supply-entry2 {
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-pre-on-sleep = <0>;
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-pre-off-sleep = <0>;
				qcom,supply-post-off-sleep = <0>;
		};
		qcom,platform-supply-entry3 {
				qcom,supply-name = "vdda";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-pre-on-sleep = <0>;
				qcom,supply-post-on-sleep = <0>;
				qcom,supply-pre-off-sleep = <0>;
				qcom,supply-post-off-sleep = <0>;
		};
	};

	mdss_hdmi_tx: qcom,hdmi_tx@fd922100 {
		cell-index = <0>;
		compatible = "qcom,hdmi-tx";
		reg =	<0xfd922100 0x35C>,
			<0xfd922500 0x7C>,
			<0xfc4b8000 0x60F0>;
		reg-names = "core_physical", "phy_physical", "qfprom_physical";

		hpd-gdsc-supply = <&gdsc_mdss>;
		hpd-5v-supply = <&pm8941_mvs2>;
		core-vdda-supply = <&pm8941_l12>;
		core-vcc-supply = <&pm8941_s3>;
		qcom,hdmi-tx-supply-names = "hpd-gdsc", "hpd-5v", "core-vdda", "core-vcc";
		qcom,hdmi-tx-min-voltage-level = <0 0 1800000 1800000>;
		qcom,hdmi-tx-max-voltage-level = <0 0 1800000 1800000>;
		qcom,hdmi-tx-peak-current = <0 0 300000 0>;

		qcom,hdmi-tx-ddc-clk = <&msmgpio 32 0>;
		qcom,hdmi-tx-ddc-data = <&msmgpio 33 0>;
		qcom,hdmi-tx-hpd = <&msmgpio 34 0>;
		qcom,mdss-fb-map = <&mdss_fb1>;
		qcom,msm-hdmi-audio-rx {
			compatible = "qcom,msm-hdmi-audio-codec-rx";
		};
	};

	qcom,mdss_wb_panel {
		compatible = "qcom,mdss_wb";
		qcom,mdss_pan_res = <1920 1080>;
		qcom,mdss_pan_bpp = <24>;
		qcom,mdss-fb-map = <&mdss_fb2>;
	};

	mdss_edp: qcom,mdss_edp@fd923400 {
		compatible = "qcom,mdss-edp";
		reg = <0xfd923400 0x700>,
			<0xfd8c2000 0x1000>;
		reg-names = "edp_base", "mmss_cc_base";
		vdda-supply = <&pm8941_l12>;
		gpio-panel-en = <&msmgpio 58 0>;
		qcom,mdss-fb-map = <&mdss_fb0>;
		gpio-panel-hpd = <&msmgpio 102 0>;
	};
};

/include/ "msm8974-mdss-panels.dtsi"

/* end of msm8974-mdss.dtsi */
/* start of msm8974-mdss-panels.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/include/ "dsi-panel-orise-720p-video.dtsi"
/include/ "dsi-panel-toshiba-720p-video.dtsi"
/include/ "dsi-panel-sharp-qhd-video.dtsi"
/include/ "dsi-panel-generic-720p-cmd.dtsi"
/include/ "dsi-panel-jdi-1080p-video.dtsi"
/include/ "dsi-panel-jdi-dualmipi0-video.dtsi"
/include/ "dsi-panel-jdi-dualmipi1-video.dtsi"
/include/ "dsi-panel-jdi-dualmipi0-cmd.dtsi"
/include/ "dsi-panel-jdi-dualmipi1-cmd.dtsi"

/* end of msm8974-mdss-panels.dtsi */

/* start of dsi-panel-orise-720p-video.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&mdss_mdp {
	dsi_orise_720_vid: qcom,mdss_dsi_orise_720p_video {
		label = "orise 720p video mode dsi panel";
		qcom,dsi-ctrl-phandle = <&mdss_dsi1>;
		qcom,mdss-pan-res = <720 1280>;
		qcom,mdss-pan-bpp = <24>;
		qcom,mdss-pan-dest = "display_2";
		qcom,mdss-pan-porch-values = <32 12 144 3 4 9>;
		qcom,mdss-pan-underflow-clr = <0xff>;
		qcom,mdss-pan-bl-levels = <1 255>;
		qcom,mdss-pan-dsi-mode = <0>;
		qcom,mdss-pan-dsi-h-pulse-mode = <0>;
		qcom,mdss-pan-dsi-h-power-stop = <0 0 0>;
		qcom,mdss-pan-dsi-bllp-power-stop = <1 1>;
		qcom,mdss-pan-dsi-traffic-mode = <1>;
		qcom,mdss-pan-dsi-dst-format = <3>;
		qcom,mdss-pan-dsi-vc = <0>;
		qcom,mdss-pan-dsi-rgb-swap = <0>;
		qcom,mdss-pan-dsi-data-lanes = <1 1 1 1>;
		qcom,mdss-pan-dsi-dlane-swap = <0>;
		qcom,mdss-pan-dsi-t-clk = <0x1b 0x04>;
		qcom,mdss-pan-dsi-stream = <0>;
		qcom,mdss-pan-dsi-mdp-tr = <0x0>;
		qcom,mdss-pan-dsi-dma-tr = <0x04>;
		qcom,mdss-pan-dsi-framerate = <60>;
		qcom,panel-phy-regulatorSettings = [03 01 01 00  /* Regualotor settings */
						    20 00 01];
		qcom,panel-phy-timingSettings = [69 29 1f 00 55 55
						    19 2a 2a 03 04 00];
		qcom,panel-phy-strengthCtrl = [77 06];
		qcom,panel-phy-bistCtrl = [00 00 b1 ff           /* BIST Ctrl settings */
					   00 00];
		qcom,panel-phy-laneConfig = [00 c2 45 00 00 00 00 01 75 /* lane0 config */
					     00 c2 45 00 00 00 00 01 75 /* lane1 config */
					     00 c2 45 00 00 00 00 01 75 /* lane2 config */
					     00 c2 45 00 00 00 00 01 75 /* lane3 config */
					     00 02 45 00 00 00 00 01 97]; /* Clk ln config */

		qcom,panel-on-cmds = [05 01 00 00 78 00 02 11 00
					05 01 00 00 78 00 02 29 00];
		qcom,on-cmds-dsi-state = "DSI_LP_MODE";
		qcom,panel-off-cmds = [05 01 00 00 32 00 02 28 00
					05 01 00 00 78 00 02 10 00];
		qcom,off-cmds-dsi-state = "DSI_LP_MODE";
	};
};

/* end of dsi-panel-orise-720p-video.dtsi */
/* start of dsi-panel-toshiba-720p-video.dtsi */
/* Copyright (c) 2012-2013,2015 The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*---------------------------------------------------------------------------
 * This file is autogenerated file using gcdb parser. Please do not edit it.
 * Update input XML file to add a new entry or update variable in this file
 * VERSION = "1.0"
 *---------------------------------------------------------------------------*/
&mdss_mdp {
	dsi_tosh_720_vid: qcom,mdss_dsi_toshiba_720p_video {
		qcom,mdss-dsi-panel-name = "toshiba 720p video mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_video_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <720>;
		qcom,mdss-dsi-panel-height = <1280>;
		qcom,mdss-dsi-h-front-porch = <144>;
		qcom,mdss-dsi-h-back-porch = <32>;
		qcom,mdss-dsi-h-pulse-width = <12>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <3>;
		qcom,mdss-dsi-v-front-porch = <9>;
		qcom,mdss-dsi-v-pulse-width = <4>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-on-command = [23 01 00 00 0a 00 02 b0 00
				23 01 00 00 0a 00 02 b2 00
				23 01 00 00 0a 00 02 b3 0c
				23 01 00 00 0a 00 02 b4 02
				29 01 00 00 00 00 06 c0 40 02 7f c8 08
				29 01 00 00 00 00 10 c1 00 a8 00 00 00 00 00 9d 08 27 00 00 00 00 00
				29 01 00 00 00 00 06 c2 00 00 09 00 00
				23 01 00 00 0a 00 02 c3 04
				29 01 00 00 00 00 04 c4 4d 83 00
				29 01 00 00 00 00 0b c6 12 00 08 71 00	00 00 80 00 04
				23 01 00 00 0a 00 02 c7 22
				29 01 00 00 00 00 05 c8 4c 0c 0c 0c
				29 01 00 00 00 00 0e c9 00 40 00 16 32 2e 3a 43 3e 3c 45 79 3f
				29 01 00 00 00 00 0e ca 00 46 1a 23 21 1c 25 31 2d 49 5f 7f 3f
				29 01 00 00 00 00 0e cb 00 4c 20 3a 42 40 47 4b 42 3e 46 7e 3f
				29 01 00 00 00 00 0e cc 00 41 19 21 1d 14 18 1f 1d 25 3f 73 3f
				29 01 00 00 00 00 0e cd 23 79 5a 5f 57 4c 51 51 45 3f 4b 7f 3f
				29 01 00 00 00 00 0e ce 00 40 14 20 1a 0e 0e 13 08 00 05 46 1c
				29 01 00 00 00 00 04 d0 6a 64 01
				29 01 00 00 00 00 03 d1 77 d4
				23 01 00 00 0a 00 02 d3 33
				29 01 00 00 00 00 03 d5 0f 0f
				29 01 00 00 00 00 07 d8 34 64 23 25 62 32
				29 01 00 00 00 00 0c de 10 7b 11 0a 00 00 00 00 00 00 00
				29 01 00 00 00 00 09 fd 04 55 53 00 70	ff 10 73
				23 01 00 00 0a 00 02 e2 00
				05 01 00 00 78 00 02 11 00
				05 01 00 00 32 00 02 29 00];
		qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
				 05 01 00 00 78 00 02 10 00];
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-panel-timings = [b0 23 1b 00 94 93 1e 25  15 03 04 00];
		qcom,mdss-dsi-t-clk-post = <0x04>;
		qcom,mdss-dsi-t-clk-pre = <0x1b>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-pan-enable-dynamic-fps;
		qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode";
		qcom,mdss-dsi-min-refresh-rate = <45>;
		qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
	};
};

/* end of dsi-panel-toshiba-720p-video.dtsi */
/* start of dsi-panel-sharp-qhd-video.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*---------------------------------------------------------------------------
 * This file is autogenerated file using gcdb parser. Please do not edit it.
 * Update input XML file to add a new entry or update variable in this file
 * VERSION = "1.0"
 *---------------------------------------------------------------------------*/
&mdss_mdp {
	dsi_sharp_qhd_vid: qcom,mdss_dsi_sharp_qhd_video {
		qcom,mdss-dsi-panel-name = "sharp QHD LS043T1LE01 video mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_video_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <540>;
		qcom,mdss-dsi-panel-height = <960>;
		qcom,mdss-dsi-h-front-porch = <48>;
		qcom,mdss-dsi-h-back-porch = <80>;
		qcom,mdss-dsi-h-pulse-width = <32>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <15>;
		qcom,mdss-dsi-v-front-porch = <3>;
		qcom,mdss-dsi-v-pulse-width = <10>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-color-order = "rgb_swap_bgr";
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-on-command = [05 01 00 00 32 00 02 01 00
					05 01 00 00 0a 00 02 11 00
					15 01 00 00 0a 00 02 53 2c
					15 01 00 00 0a 00 02 51 ff
					05 01 00 00 0a 00 02 29 00
					15 01 00 00 0a 00 02 ae 03
					15 01 00 00 0a 00 02 3a 77];
		qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
					05 01 00 00 78 00 02 10 00];
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-h-sync-pulse = <1>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-panel-timings = [46 1d 20 00 39 3a 21 21 32 03 04 00];
		qcom,mdss-dsi-t-clk-post = <0x04>;
		qcom,mdss-dsi-t-clk-pre = <0x1c>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "trigger_sw";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;

	};
};

/* end of dsi-panel-sharp-qhd-video.dtsi */
/* start of dsi-panel-generic-720p-cmd.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*---------------------------------------------------------------------------
 * This file is autogenerated file using gcdb parser. Please do not edit it.
 * Update input XML file to add a new entry or update variable in this file
 * VERSION = "1.0"
 *---------------------------------------------------------------------------*/
&mdss_mdp {
	dsi_generic_720p_cmd: qcom,mdss_dsi_generic_720p_cmd {
		qcom,mdss-dsi-panel-name = "generic 720p cmd mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <768>;
		qcom,mdss-dsi-panel-height = <1280>;
		qcom,mdss-dsi-h-front-porch = <26>;
		qcom,mdss-dsi-h-back-porch = <26>;
		qcom,mdss-dsi-h-pulse-width = <26>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <2>;
		qcom,mdss-dsi-v-front-porch = <2>;
		qcom,mdss-dsi-v-pulse-width = <2>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-on-command = [05 01 00 00 78 00 01 11
				15 01 00 00 0a 00 02 36 00
				05 01 00 00 0a 00 01 29
				15 01 00 00 0a 00 02 53 24
				15 01 00 00 0a 00 02 35 00];
		qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 01 34
				 05 01 00 00 78 00 01 10
				05 01 00 00 78 00 01 28
				 15 01 00 00 0a 00 02 53 00];
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-wr-mem-start = <0x2c>;
		qcom,mdss-dsi-wr-mem-continue = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-panel-timings = [6e 26 1b 00 35 34 20 28 17 03 04 00];
		qcom,mdss-dsi-t-clk-post = <0x20>;
		qcom,mdss-dsi-t-clk-pre = <0x2a>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <255>;
		qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
		qcom,mdss-dsi-bl-pmic-bank-select = <7>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
		qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
		qcom,panel-roi-alignment = <2 2 2 2 0 0>;
		qcom,partial-update-enabled;
	};
};

/* end of dsi-panel-generic-720p-cmd.dtsi */
/* start of dsi-panel-jdi-1080p-video.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*---------------------------------------------------------------------------
 * This file is autogenerated file using gcdb parser. Please do not edit it.
 * Update input XML file to add a new entry or update variable in this file
 * VERSION = "1.0"
 *---------------------------------------------------------------------------*/
&mdss_mdp {
	dsi_jdi_1080_vid: qcom,mdss_dsi_jdi_1080p_video {
		qcom,mdss-dsi-panel-name = "jdi 1080p video mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_video_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <1080>;
		qcom,mdss-dsi-panel-height = <1920>;
		qcom,mdss-dsi-h-front-porch = <96>;
		qcom,mdss-dsi-h-back-porch = <64>;
		qcom,mdss-dsi-h-pulse-width = <16>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <16>;
		qcom,mdss-dsi-v-front-porch = <4>;
		qcom,mdss-dsi-v-pulse-width = <1>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 55 00
			15 01 00 00 00 00 02 53 2C
			15 01 00 00 00 00 02 35 00
			05 01 00 00 78 00 02 29 00
			05 01 00 00 78 00 02 11 00];
		qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00
				 05 01 00 00 79 00 02 10 00];
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "burst_mode";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-panel-timings = [e7 36 24 00 66 6a 2a 3a 2d 03 04 00];
		qcom,mdss-dsi-t-clk-post = <0x04>;
		qcom,mdss-dsi-t-clk-pre = <0x1b>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
		qcom,mdss-pan-physical-width-dimension = <61>;
		qcom,mdss-pan-physical-height-dimension = <110>;
	};
};

/* end of dsi-panel-jdi-1080p-video.dtsi */
/* start of dsi-panel-jdi-dualmipi0-video.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&mdss_mdp {
	dsi_dual_jdi_video_0: qcom,dsi_jdi_qhd_video_0 {
		qcom,mdss-dsi-panel-name = "Dual 0 video mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_video_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <1280>;
		qcom,mdss-dsi-panel-height = <1440>;
		qcom,mdss-dsi-h-front-porch = <120>;
		qcom,mdss-dsi-h-back-porch = <44>;
		qcom,mdss-dsi-h-pulse-width = <16>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <8>;
		qcom,mdss-dsi-v-pulse-width = <4>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-panel-broadcast-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
									04 00];
		qcom,mdss-dsi-t-clk-post = <0x03>;
		qcom,mdss-dsi-t-clk-pre = <0x27>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
		qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 01 00
						/* Soft reset, wait 10ms */
					15 01 00 00 0a 00 02 3a 77
						/* Set Pixel format (24 bpp) */
					39 01 00 00 0a 00 05 2a 00 00 04 ff
						/* Set Column address */
					39 01 00 00 0a 00 05 2b 00 00 05 9f
						/* Set page address */
					15 01 00 00 0a 00 02 35 00
						/* Set tear on */
					39 01 00 00 0a 00 03 44 00 00
						/* Set tear scan line */
					15 01 00 00 0a 00 02 51 ff
						/* write display brightness */
					15 01 00 00 0a 00 02 53 24
						/* write control brightness */
					15 01 00 00 0a 00 02 55 00
						/* CABC brightness */
					05 01 00 00 78 00 01 11
					/* exit sleep mode, wait 120ms */
					23 01 00 00 0a 00 02 b0 00
						/* MCAP */
					29 01 00 00 0a 00 02 b3 14
						/* Interface setting */
					29 01 00 00 0a 00 14 ce 7d 40 48 56 67
					78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04
					00    /* Backlight control 4 */
					23 01 00 00 0a 00 02 b0 03
						/* MCAP */
					05 01 00 00 10 00 01 29];
					/* Set display on, wait 16ms */
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
					05 01 00 00 78 00 02 10 00];
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
	};
};

/* end of dsi-panel-jdi-dualmipi0-video.dtsi */
/* start of dsi-panel-jdi-dualmipi1-video.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&mdss_mdp {
	dsi_dual_jdi_video_1: qcom,dsi_jdi_qhd_video_1 {
	qcom,mdss-dsi-panel-name = "Dual 1 video mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
		qcom,mdss-dsi-panel-type = "dsi_video_mode";
		qcom,mdss-dsi-panel-destination = "display_2";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <1280>;
		qcom,mdss-dsi-panel-height = <1440>;
		qcom,mdss-dsi-h-front-porch = <120>;
		qcom,mdss-dsi-h-back-porch = <44>;
		qcom,mdss-dsi-h-pulse-width = <16>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <8>;
		qcom,mdss-dsi-v-pulse-width = <4>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-panel-broadcast-mode;
		qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
									04 00];
		qcom,mdss-dsi-t-clk-post = <0x03>;
		qcom,mdss-dsi-t-clk-pre = <0x27>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 01 00
						/* Soft reset, wait 10ms */
					15 01 00 00 0a 00 02 3a 77
						/* Set Pixel format (24 bpp) */
					39 01 00 00 0a 00 05 2a 00 00 04 ff
						/* Set Column address */
					39 01 00 00 0a 00 05 2b 00 00 05 9f
						/* Set page address */
					15 01 00 00 0a 00 02 35 00
						/* Set tear on */
					39 01 00 00 0a 00 03 44 00 00
						/* Set tear scan line */
					15 01 00 00 0a 00 02 51 ff
						/* write display brightness */
					15 01 00 00 0a 00 02 53 24
						/* write control brightness */
					15 01 00 00 0a 00 02 55 00
						/* CABC brightness */
					05 01 00 00 78 00 01 11
					/* exit sleep mode, wait 120ms */
					23 01 00 00 0a 00 02 b0 00
						/* MCAP */
					29 01 00 00 0a 00 02 b3 14
						/* Interface setting */
					29 01 00 00 0a 00 14 ce 7d 40 48 56 67
					78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04
					00    /* Backlight control 4 */
					23 01 00 00 0a 00 02 b0 03
						/* MCAP */
					05 01 00 00 10 00 01 29];
					/* Set display on, wait 16ms */
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
					05 01 00 00 78 00 02 10 00];
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
	};
};

/* end of dsi-panel-jdi-dualmipi1-video.dtsi */
/* start of dsi-panel-jdi-dualmipi0-cmd.dtsi */
/* Copyright (c) 2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&mdss_mdp {
	dsi_dual_jdi_cmd_0: qcom,mdss_dsi_jdi_qhd_dualmipi0_cmd{
		qcom,mdss-dsi-panel-name = "Dual 0 cmd mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <1280>;
		qcom,mdss-dsi-panel-height = <1440>;
		qcom,mdss-dsi-h-front-porch = <120>;
		qcom,mdss-dsi-h-back-porch = <44>;
		qcom,mdss-dsi-h-pulse-width = <16>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <8>;
		qcom,mdss-dsi-v-pulse-width = <4>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-color-order = "rgb_swap_rgb";
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-lane-map = "lane_map_0123";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-panel-broadcast-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
									04 00];
		qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 20>;
		qcom,mdss-dsi-t-clk-post = <0x03>;
		qcom,mdss-dsi-t-clk-pre = <0x27>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
		qcom,mdss-dsi-te-v-sync-continues-lines = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
			05 01 00 00 0a 00 01 00
			/* Soft reset, wait 10ms */
			15 01 00 00 0a 00 02 3a 77
			/* Set Pixel format (24 bpp) */
			39 01 00 00 0a 00 05 2a 00 00 04 ff
			/* Set Column address */
			39 01 00 00 0a 00 05 2b 00 00 05 9f
			/* Set page address */
			15 01 00 00 0a 00 02 35 00
			/* Set tear on */
			39 01 00 00 0a 00 03 44 00 00
			/* Set tear scan line */
			15 01 00 00 0a 00 02 51 ff
			/* write display brightness */
			15 01 00 00 0a 00 02 53 24
			 /* write control brightness */
			15 01 00 00 0a 00 02 55 00
			/* CABC brightness */
			05 01 00 00 78 00 01 11
			/* exit sleep mode, wait 120ms */
			05 01 00 00 10 00 01 29];
			/* Set display on, wait 16ms */
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
					05 01 00 00 78 00 02 10 00];
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
	};
};

/* end of dsi-panel-jdi-dualmipi0-cmd.dtsi */
/* start of dsi-panel-jdi-dualmipi1-cmd.dtsi */
/* Copyright (c) 2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&mdss_mdp {
	dsi_dual_jdi_cmd_1: qcom,mdss_dsi_jdi_qhd_dualmipi1_cmd{
		qcom,mdss-dsi-panel-name = "Dual 1 cmd mode dsi panel";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_2";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <1280>;
		qcom,mdss-dsi-panel-height = <1440>;
		qcom,mdss-dsi-h-front-porch = <120>;
		qcom,mdss-dsi-h-back-porch = <44>;
		qcom,mdss-dsi-h-pulse-width = <16>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <8>;
		qcom,mdss-dsi-v-pulse-width = <4>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-color-order = "rgb_swap_rgb";
		qcom,mdss-dsi-underflow-color = <0xff>;
		qcom,mdss-dsi-border-color = <0>;
		qcom,mdss-dsi-h-sync-pulse = <0>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-lane-map = "lane_map_0123";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-panel-broadcast-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
									04 00];
		qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 20>;
		qcom,mdss-dsi-t-clk-post = <0x03>;
		qcom,mdss-dsi-t-clk-pre = <0x27>;
		qcom,mdss-dsi-bl-max-level = <4095>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
		qcom,mdss-dsi-te-v-sync-continues-lines = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
			05 01 00 00 0a 00 01 00
			/* Soft reset, wait 10ms */
			15 01 00 00 0a 00 02 3a 77
			/* Set Pixel format (24 bpp) */
			39 01 00 00 0a 00 05 2a 00 00 04 ff
			/* Set Column address */
			39 01 00 00 0a 00 05 2b 00 00 05 9f
			/* Set page address */
			15 01 00 00 0a 00 02 35 00
			/* Set tear on */
			39 01 00 00 0a 00 03 44 00 00
			/* Set tear scan line */
			15 01 00 00 0a 00 02 51 ff
			/* write display brightness */
			15 01 00 00 0a 00 02 53 24
			 /* write control brightness */
			15 01 00 00 0a 00 02 55 00
			/* CABC brightness */
			05 01 00 00 78 00 01 11
			/* exit sleep mode, wait 120ms */
			05 01 00 00 10 00 01 29];
			/* Set display on, wait 16ms */
		qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
		qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
					05 01 00 00 78 00 02 10 00];
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
	};
};

/* end of dsi-panel-jdi-dualmipi1-cmd.dtsi */

/* start of msm8974-smp2p.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
&soc {
	qcom,smp2p-modem {
		compatible = "qcom,smp2p";
		reg = <0xf9011008 0x4>;
		qcom,remote-pid = <1>;
		qcom,irq-bitmask = <0x4000>;
		interrupts = <0 27 1>;
	};

	qcom,smp2p-adsp {
		compatible = "qcom,smp2p";
		reg = <0xf9011008 0x4>;
		qcom,remote-pid = <2>;
		qcom,irq-bitmask = <0x400>;
		interrupts = <0 158 1>;
	};

	qcom,smp2p-wcnss {
		compatible = "qcom,smp2p";
		reg = <0xf9011008 0x4>;
		qcom,remote-pid = <4>;
		qcom,irq-bitmask = <0x40000>;
		interrupts = <0 143 1>;
	};

	smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <7>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_7_in {
		compatible = "qcom,smp2pgpio_test_smp2p_7_in";
		gpios = <&smp2pgpio_smp2p_7_in 0 0>;
	};

	smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <7>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_7_out {
		compatible = "qcom,smp2pgpio_test_smp2p_7_out";
		gpios = <&smp2pgpio_smp2p_7_out 0 0>;
	};

	smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <1>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_1_in {
		compatible = "qcom,smp2pgpio_test_smp2p_1_in";
		gpios = <&smp2pgpio_smp2p_1_in 0 0>;
	};

	smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <1>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_1_out {
		compatible = "qcom,smp2pgpio_test_smp2p_1_out";
		gpios = <&smp2pgpio_smp2p_1_out 0 0>;
	};

	smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "slave-kernel";
		qcom,remote-pid = <1>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "master-kernel";
		qcom,remote-pid = <1>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <2>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_2_in {
		compatible = "qcom,smp2pgpio_test_smp2p_2_in";
		gpios = <&smp2pgpio_smp2p_2_in 0 0>;
	};

	smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_2_out {
		compatible = "qcom,smp2pgpio_test_smp2p_2_out";
		gpios = <&smp2pgpio_smp2p_2_out 0 0>;
	};

	/* SMP2P SSR Driver for inbound entry from lpass. */
	smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "slave-kernel";
		qcom,remote-pid = <2>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	/* SMP2P SSR Driver for outbound entry to lpass */
	smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "master-kernel";
		qcom,remote-pid = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <4>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_4_in {
		compatible = "qcom,smp2pgpio_test_smp2p_4_in";
		gpios = <&smp2pgpio_smp2p_4_in 0 0>;
	};

	smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "smp2p";
		qcom,remote-pid = <4>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "slave-kernel";
		qcom,remote-pid = <4>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "master-kernel";
		qcom,remote-pid = <4>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_test_smp2p_4_out {
		compatible = "qcom,smp2pgpio_test_smp2p_4_out";
		gpios = <&smp2pgpio_smp2p_4_out 0 0>;
	};
};

/* end of msm8974-smp2p.dtsi */
/* start of msm8974-bus.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	msm-mmss-noc@fc478000 {
		compatible = "msm-bus-fabric";
		reg = <0xfc478000 0x00004000>;
		cell-id = <2048>;
		label = "msm_mmss_noc";
		qcom,fabclk-dual = "bus_clk";
		qcom,fabclk-active = "bus_a_clk";
		qcom,ntieredslaves = <0>;
		qcom,qos-freq = <4800>;
		qcom,hw-sel = "NoC";
		qcom,rpm-en;

		coresight-id = <52>;
		coresight-name = "coresight-mnoc";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <5>;

		mas-gfx3d {
			cell-id = <26>;
			label = "mas-gfx3d";
			qcom,masterp = <2 3>;
			qcom,tier = <2>;
			qcom,hw-sel = "NoC";
			qcom,perm-mode = "Bypass";
			qcom,mode = "Bypass";
			qcom,ws = <10000>;
			qcom,qport = <2 3>;
			qcom,mas-hw-id = <6>;
		};

		mas-jpeg {
			cell-id = <62>;
			label = "mas-jpeg";
			qcom,masterp = <4>;
			qcom,tier = <2>;
			qcom,hw-sel = "NoC";
			qcom,perm-mode = "Bypass";
			qcom,mode = "Bypass";
			qcom,qport = <0>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <7>;
		};

		mas-mdp-port0 {
			cell-id = <22>;
			label = "mas-mdp-port0";
			qcom,masterp = <5>;
			qcom,tier = <2>;
			qcom,hw-sel = "NoC";
			qcom,perm-mode = "Bypass";
			qcom,mode = "Bypass";
			qcom,qport = <1>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <8>;
		};

		mas-video-p0 {
			cell-id = <63>;
			label = "mas-video-p0";
			qcom,masterp = <6 7>;
			qcom,tier = <2>;
			qcom,hw-sel = "NoC";
			qcom,perm-mode = "Bypass";
			qcom,mode = "Bypass";
			qcom,ws = <10000>;
			qcom,qport = <4 5>;
			qcom,mas-hw-id = <9>;
		};

		mas-vfe {
			cell-id = <29>;
			label = "mas-vfe";
			qcom,masterp = <16>;
			qcom,tier = <2>;
			qcom,hw-sel = "NoC";
			qcom,perm-mode = "Bypass";
			qcom,mode = "Bypass";
			qcom,ws = <10000>;
			qcom,qport = <6>;
			qcom,mas-hw-id = <11>;
		};

		fab-cnoc {
			cell-id = <5120>;
			label = "fab-cnoc";
			qcom,gateway;
			qcom,masterp = <0 1>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "RPM";
			qcom,mas-hw-id = <4>;
		};

		fab-bimc {
			cell-id = <0>;
			label = "fab-bimc";
			qcom,gateway;
			qcom,slavep = <16 17>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <16>;
		};

		slv-camera-cfg {
			cell-id = <589>;
			label = "slv-camera-cfg";
			qcom,slavep = <0>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <3>;
		};

		slv-display-cfg {
			cell-id = <590>;
			label = "slv-display-cfg";
			qcom,slavep = <1>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <4>;
		};

		slv-ocmem-cfg {
			cell-id = <591>;
			label = "slv-ocmem-cfg";
			qcom,slavep = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <5>;
		};

		slv-cpr-cfg {
			cell-id = <592>;
			label = "slv-cpr-cfg";
			qcom,slavep = <3>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <6>;
		};

		slv-cpr-xpu-cfg {
			cell-id = <593>;
			label = "slv-cpr-xpu-cfg";
			qcom,slavep = <4>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <7>;
		};

		slv-misc-cfg {
			cell-id = <594>;
			label = "slv-misc-cfg";
			qcom,slavep = <6>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <8>;
		};

		slv-misc-xpu-cfg {
			cell-id = <595>;
			label = "slv-misc-xpu-cfg";
			qcom,slavep = <7>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <9>;
		};

		slv-venus-cfg {
			cell-id = <596>;
			label = "slv-venus-cfg";
			qcom,slavep = <8>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <10>;
		};

		slv-gfx3d-cfg {
			cell-id = <598>;
			label = "slv-gfx3d-cfg";
			qcom,slavep = <9>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <11>;
		};

		slv-mmss-clk-cfg {
			cell-id = <599>;
			label = "slv-mmss-clk-cfg";
			qcom,slavep = <11>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <12>;
		};

		slv-mmss-clk-xpu-cfg {
			cell-id = <600>;
			label = "slv-mmss-clk-xpu-cfg";
			qcom,slavep = <12>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <13>;
		};

		slv-mnoc-mpu-cfg {
			cell-id = <601>;
			label = "slv-mnoc-mpu-cfg";
			qcom,slavep = <13>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <14>;
		};

		slv-onoc-mpu-cfg {
			cell-id = <602>;
			label = "slv-onoc-mpu-cfg";
			qcom,slavep = <14>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <15>;
		};

		slv-service-mnoc {
			cell-id = <603>;
			label = "slv-service-mnoc";
			qcom,slavep = <18>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,hw-sel = "NoC";
			qcom,slv-hw-id = <17>;
		};

	};

	msm-sys-noc@fc460000 {
		compatible = "msm-bus-fabric";
		reg = <0xfc460000 0x00004000>;
		cell-id = <1024>;
		label = "msm_sys_noc";
		qcom,fabclk-dual = "bus_clk";
		qcom,fabclk-active = "bus_a_clk";
		qcom,ntieredslaves = <0>;
		qcom,qos-freq = <4800>;
		qcom,hw-sel = "NoC";
		qcom,rpm-en;

		coresight-id = <50>;
		coresight-name = "coresight-snoc";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <3>;

		msm-lpass-ahb {
			cell-id = <52>;
			label = "mas-lpass-ahb";
			qcom,masterp = <0>;
			qcom,tier = <2>;
			qcom,qport = <0>;
			qcom,mas-hw-id = <18>;
			qcom,mode = "Fixed";
			qcom,prio1 = <2>;
			qcom,prio0 = <2>;
		};

		mas-qdss-bam {
			cell-id = <53>;
			label = "mas-qdss-bam";
			qcom,masterp = <1>;
			qcom,tier = <2>;
			qcom,mode = "Fixed";
			qcom,qport = <1>;
			qcom,mas-hw-id = <19>;
			qcom,prio1 = <1>;
			qcom,prio0 = <1>;
			qcom,hw-sel = "NoC";
		};

		mas-snoc-cfg {
			cell-id = <54>;
			label = "mas-snoc-cfg";
			qcom,masterp = <2>;
			qcom,tier = <2>;
			qcom,mas-hw-id = <20>;
		};

		fab-bimc {
			cell-id = <0>;
			label= "fab-bimc";
			qcom,gateway;
			qcom,slavep = <7 8>;
			qcom,masterp = <3>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <21>;
			qcom,slv-hw-id = <24>;
		};

		fab-cnoc {
			cell-id = <5120>;
			label = "fab-cnoc";
			qcom,gateway;
			qcom,slavep = <9>;
			qcom,masterp = <4>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <22>;
			qcom,slv-hw-id = <25>;
		};

		fab-pnoc {
			cell-id = <4096>;
			label = "fab-pnoc";
			qcom,gateway;
			qcom,slavep = <12>;
			qcom,masterp = <11>;
			qcom,buswidth = <8>;
			qcom,qport = <8>;
			qcom,mas-hw-id = <29>;
			qcom,slv-hw-id = <28>;
			qcom,mode = "Fixed";
			qcom,prio1 = <2>;
			qcom,prio0 = <2>;
		};

		fab-ovnoc {
			cell-id = <6144>;
			label = "fab-ovnoc";
			qcom,gateway;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <53>;
			qcom,slv-hw-id = <77>;
		};

		mas-crypto-core0 {
			cell-id = <55>;
			label = "mas-crypto-core0";
			qcom,masterp = <5>;
			qcom,tier = <2>;
			qcom,mode = "Fixed";
			qcom,qport = <2>;
			qcom,mas-hw-id = <23>;
			qcom,hw-sel = "NoC";
			qcom,prio1 = <1>;
			qcom,prio0 = <1>;
		};

		mas-crypto-core1 {
			cell-id = <56>;
			label = "mas-crypto-core1";
			qcom,masterp = <6>;
			qcom,tier = <2>;
			qcom,mode = "Fixed";
			qcom,qport = <3>;
			qcom,mas-hw-id = <24>;
			qcom,hw-sel = "NoC";
			qcom,prio1 = <1>;
			qcom,prio0 = <1>;
		};

		mas-lpass-proc {
			cell-id = <11>;
			label = "mas-lpass-proc";
			qcom,masterp = <7>;
			qcom,tier = <2>;
			qcom,qport = <4>;
			qcom,mas-hw-id = <25>;
			qcom,mode = "Fixed";
			qcom,prio1 = <2>;
			qcom,prio0 = <2>;
		};

		mas-mss {
			cell-id = <38>;
			label = "mas-mss";
			qcom,masterp = <8>;
			qcom,tier = <2>;
			qcom,mas-hw-id = <26>;
		};

		mas-mss-nav {
			cell-id = <57>;
			label = "mas-mss-nav";
			qcom,masterp = <9>;
			qcom,tier = <2>;
			qcom,mas-hw-id = <27>;
		};

		mas-ocmem-dma {
			cell-id = <58>;
			label = "mas-ocmem-dma";
			qcom,masterp = <10>;
			qcom,tier = <2>;
			qcom,mode = "Fixed";
			qcom,qport = <7>;
			qcom,mas-hw-id = <28>;
		};

		mas-wcss {
			cell-id = <59>;
			label = "mas-wcss";
			qcom,masterp = <12>;
			qcom,tier = <2>;
			qcom,mas-hw-id = <30>;
		};

		mas-qdss-etr {
			cell-id = <60>;
			label = "mas-qdss-etr";
			qcom,masterp = <13>;
			qcom,tier = <2>;
			qcom,qport = <10>;
			qcom,mode = "Fixed";
			qcom,mas-hw-id = <31>;
			qcom,prio1 = <1>;
			qcom,prio0 = <1>;
			qcom,hw-sel = "NoC";
		};

		mas-usb3 {
			cell-id = <61>;
			label = "mas-usb3";
			qcom,masterp = <14>;
			qcom,tier = <2>;
			qcom,mode = "Fixed";
			qcom,qport = <11>;
			qcom,mas-hw-id = <32>;
			qcom,prio1 = <1>;
			qcom,prio0 = <1>;
			qcom,hw-sel = "NoC";
			qcom,iface-clk-node = "msm_usb3";
		};

		slv-ampss {
			cell-id = <520>;
			label = "slv-ampss";
			qcom,slavep = <1>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <20>;
		};

		slv-lpass {
			cell-id = <522>;
			label = "slv-lpass";
			qcom,slavep = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <21>;
		};

		slv-usb3 {
			cell-id = <583>;
			label = "slv-usb3";
			qcom,slavep = <4>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <22>;
		};

		slv-wcss {
			cell-id = <584>;
			label = "slv-wcss";
			qcom,slavep = <6>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <23>;
		};

		slv-ocimem {
			cell-id = <585>;
			label = "slv-ocimem";
			qcom,slavep = <10>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <26>;
		};

		slv-snoc-ocmem {
			cell-id = <586>;
			label = "slv-snoc-ocmem";
			qcom,slavep = <11>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <27>;
		};

		slv-service-snoc {
			cell-id = <587>;
			label = "slv-service-snoc";
			qcom,slavep = <13>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <29>;
		};

		slv-qdss-stm {
			cell-id = <588>;
			label = "slv-qdss-stm";
			qcom,slavep = <14>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <30>;
		};

	};

	msm-periph-noc@fc468000 {
		compatible = "msm-bus-fabric";
		reg = <0xfc468000 0x00004000>;
		cell-id = <4096>;
		label = "msm_periph_noc";
		qcom,fabclk-dual = "bus_clk";
		qcom,fabclk-active = "bus_a_clk";
		qcom,ntieredslaves = <0>;
		qcom,hw-sel = "NoC";
		qcom,rpm-en;

		coresight-id = <54>;
		coresight-name = "coresight-pnoc";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <6>;

		mas-pnoc-cfg {
			cell-id = <88>;
			label = "mas-pnoc-cfg";
			qcom,masterp = <10>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <43>;
		};

		mas-sdcc-1 {
			cell-id = <78>;
			label = "mas-sdcc-1";
			qcom,masterp = <0>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <33>;
		};

		mas-sdcc-3 {
			cell-id = <79>;
			label = "mas-sdcc-3";
			qcom,masterp = <1>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <34>;
		};

		mas-sdcc-4 {
			cell-id = <80>;
			label = "mas-sdcc-4";
			qcom,masterp = <3>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <36>;
		};

		mas-sdcc-2 {
			cell-id = <81>;
			label = "mas-sdcc-2";
			qcom,masterp = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <35>;
		};

		mas-tsif {
			cell-id = <82>;
			label = "mas-tsif";
			qcom,masterp = <4>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <37>;
		};

		mas-bam-dma {
			cell-id = <83>;
			label = "mas-bam-dma";
			qcom,masterp = <5>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <38>;
		};

		mas-blsp-2 {
			cell-id = <84>;
			label = "mas-blsp-2";
			qcom,masterp = <6>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <39>;
		};

		mas-usb-hsic {
			cell-id = <85>;
			label = "mas-usb-hsic";
			qcom,masterp = <7>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <40>;
		};

		mas-blsp-1 {
			cell-id = <86>;
			label = "mas-blsp-1";
			qcom,masterp = <8>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <41>;
		};

		mas-usb-hs {
			cell-id = <87>;
			label = "mas-usb-hs";
			qcom,masterp = <9>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <42>;
		};

		fab-snoc {
			cell-id = <1024>;
			label = "fab-snoc";
			qcom,gateway;
			qcom,slavep = <14>;
			qcom,masterp = <11>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <45>;
			qcom,mas-hw-id = <44>;
		};

		slv-sdcc-1 {
			cell-id = <606>;
			label = "slv-sdcc-1";
			qcom,slavep = <0>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <31>;
		};

		slv-sdcc-3 {
			cell-id = <607>;
			label = "slv-sdcc-3";
			qcom,slavep = <1>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <32>;
		};

		slv-sdcc-2 {
			cell-id = <608>;
			label = "slv-sdcc-2";
			qcom,slavep = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <33>;
		};

		slv-sdcc-4 {
			cell-id = <609>;
			label = "slv-sdcc-4";
			qcom,slavep = <3>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <34>;
		};

		slv-tsif {
			cell-id = <575>;
			label = "slv-tsif";
			qcom,slavep = <4>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <35>;
		};

		slv-bam-dma {
			cell-id = <610>;
			label = "slv-bam-dma";
			qcom,slavep = <5>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <36>;
		};

		slv-blsp-2 {
			cell-id = <611>;
			label = "slv-blsp-2";
			qcom,slavep = <6>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <37>;
		};

		slv-usb-hsic {
			cell-id = <612>;
			label = "slv-usb-hsic";
			qcom,slavep = <7>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <38>;
		};

		slv-blsp-1 {
			cell-id = <613>;
			label = "slv-blsp-1";
			qcom,slavep = <8>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <39>;
		};

		slv-usb-hs {
			cell-id = <614>;
			label = "slv-usb-hs";
			qcom,slavep = <9>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <40>;
		};

		slv-pdm	{
			cell-id = <615>;
			label = "slv-pdm";
			qcom,slavep = <10>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <41>;
		};

		slv-periph-apu-cfg {
			cell-id = <616>;
			label = "slv-periph-apu-cfg";
			qcom,slavep = <11>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <42>;
		};

		slv-pnoc-mpu-cfg {
			cell-id = <617>;
			label = "slv-pnoc-mpu-cfg";
			qcom,slavep = <12>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <43>;
		};

		slv-prng {
			cell-id = <618>;
			label = "slv-prng";
			qcom,slavep = <13>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <44>;
		};

		slv-service-pnoc {
			cell-id = <619>;
			label = "slv-service-pnoc";
			qcom,slavep = <15>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <46>;
		};

	};

	msm-config-noc@fc480000 {
		compatible = "msm-bus-fabric";
		reg = <0xfc480000 0x00004000>;
		cell-id = <5120>;
		label = "msm_config_noc";
		qcom,fabclk-dual = "bus_clk";
		qcom,fabclk-active = "bus_a_clk";
		qcom,ntieredslaves = <0>;
		qcom,hw-sel = "NoC";
		qcom,rpm-en;

		mas-rpm-inst {
			cell-id = <72>;
			label = "mas-rpm-inst";
			qcom,masterp = <0>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <45>;
		};

		mas-rpm-data {
			cell-id = <73>;
			label = "mas-rpm-data";
			qcom,masterp = <1>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <46>;
		};

		mas-rpm-sys {
			cell-id = <74>;
			label = "mas-rpm-sys";
			qcom,masterp = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <47>;
		};

		mas-dehr {
			cell-id = <75>;
			label = "mas-dehr";
			qcom,masterp = <3>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <48>;
		};

		mas-qdss-dsp {
			cell-id = <76>;
			label = "mas-qdss-dap";
			qcom,masterp = <4>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <49>;
		};

		mas-spdm {
			cell-id = <36>;
			label = "mas-spdm";
			qcom,masterp = <5>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <50>;
		};

		mas-tic	{
			cell-id = <77>;
			label = "mas-tic";
			qcom,masterp = <6>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <51>;
		};

		slv-clk-ctl {
			cell-id = <620>;
			label = "slv-clk-ctl";
			qcom,slavep = <1>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <47>;
		};

		slv-cnoc-mss {
			cell-id = <621>;
			label = "slv-cnoc-mss";
			qcom,slavep = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <48>;
		};

		slv-security {
			cell-id = <622>;
			label = "slv-security";
			qcom,slavep = <3>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <49>;
		};

		slv-tcsr {
			cell-id = <623>;
			label = "slv-tcsr";
			qcom,slavep = <4>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <50>;
		};

		slv-tlmm {
			cell-id = <624>;
			label = "slv-tlmm";
			qcom,slavep = <5>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <51>;
		};

		slv-crypto-0-cfg {
			cell-id = <625>;
			label = "slv-crypto-0-cfg";
			qcom,slavep = <6>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <52>;
		};

		slv-crypto-1-cfg {
			cell-id = <626>;
			label = "slv-crypto-1-cfg";
			qcom,slavep = <7>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <53>;
		};

		slv-imem-cfg {
			cell-id = <627>;
			label = "slv-imem-cfg";
			qcom,slavep = <8>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <54>;
		};

		slv-message-ram	{
			cell-id = <628>;
			label = "slv-message-ram";
			qcom,slavep = <9>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <55>;
		};

		slv-bimc-cfg {
			cell-id = <629>;
			label = "slv-bimc-cfg";
			qcom,slavep = <10>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <56>;
		};

		slv-boot-rom {
			cell-id = <630>;
			label = "slv-boot-rom";
			qcom,slavep = <11>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <57>;
		};

		slv-pmic-arb {
			cell-id = <632>;
			label = "slv-pmic-arb";
			qcom,slavep = <13>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <59>;
		};

		slv-spdm-wrapper {
			cell-id = <633>;
			label = "slv-spdm-wrapper";
			qcom,slavep = <14>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <60>;
		};

		slv-dehr-cfg {
			cell-id = <634>;
			label = "slv-dehr-cfg";
			qcom,slavep = <15>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <61>;
		};

		slv-mpm	{
			cell-id = <536>;
			label = "slv-mpm";
			qcom,slavep = <16>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <62>;
		};

		slv-qdss-cfg {
			cell-id = <635>;
			label = "slv-qdss-cfg";
			qcom,slavep = <17>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <63>;
		};

		slv-rbcpr-cfg {
			cell-id = <636>;
			label = "slv-rbcpr-cfg";
			qcom,slavep = <18>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <64>;
		};

		slv-rbcpr-qdss-apu-cfg {
			cell-id = <637>;
			label = "slv-rbcpr-qdss-apu-cfg";
			qcom,slavep = <19>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <65>;
		};

		fab-snoc {
			cell-id = <1024>;
			label = "fab-snoc";
			qcom,gateway;
			qcom,slavep = <29>;
			qcom,masterp = <7>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <52>;
			qcom,slv-hw-id = <75>;
		};

		slv-cnoc-onoc-cfg {
			cell-id = <639>;
			label = "slv-cnoc-onoc-cfg";
			qcom,slavep = <22>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <68>;
		};

		slv-cnoc-mnoc-mmss-cfg {
			cell-id = <631>;
			label = "slv-cnoc-mnoc-mmss-cfg";
			qcom,slavep = <12>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <58>;
		};

		slv-cnoc-mnoc-cfg {
			cell-id = <640>;
			label = "slv-cnoc-mnoc-cfg";
			qcom,slavep = <20>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <66>;
		};

		slv-pnoc-cfg {
			cell-id = <641>;
			label = "slv-pnoc-cfg";
			qcom,slavep = <23>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <69>;
		};

		slv-snoc-mpu-cfg {
			cell-id = <638>;
			label = "slv-snoc-mpu-cfg";
			qcom,slavep = <21>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <67>;
		};

		slv-snoc-cfg {
			cell-id = <642>;
			label = "slv-snoc-cfg";
			qcom,slavep = <24>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <70>;
		};

		slv-ebi1-dll-cfg {
			cell-id = <643>;
			label = "slv-ebi1-dll-cfg";
			qcom,slavep = <25>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <71>;
		};

		slv-phy-apu-cfg {
			cell-id = <644>;
			label = "slv-phy-apu-cfg";
			qcom,slavep = <26>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <72>;
		};

		slv-ebi1-phy-cfg {
			cell-id = <645>;
			label = "slv-ebi1-phy-cfg";
			qcom,slavep = <27>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <73>;
		};

		slv-rpm {
			cell-id = <534>;
			label = "slv-rpm";
			qcom,slavep = <28>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <74>;
		};

		slv-service-cnoc {
			cell-id = <646>;
			label = "slv-service-cnoc";
			qcom,slavep = <30>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <76>;
		};

	};

	msm-bimc@0xfc380000 {
		compatible = "msm-bus-fabric";
		reg = <0xfc380000 0x0006A000>;
		cell-id = <0>;
		label = "msm_bimc";
		qcom,fabclk-dual = "mem_clk";
		qcom,fabclk-active = "mem_a_clk";
		qcom,ntieredslaves = <0>;
		qcom,qos-freq = <19200>;
		qcom,hw-sel = "BIMC";
		qcom,rpm-en;

		coresight-id = <55>;
		coresight-name = "coresight-bimc";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in1>;
		coresight-child-ports = <3>;

		mas-ampss-m0 {
			cell-id = <1>;
			label = "mas-ampss-m0";
			qcom,masterp = <0>;
			qcom,tier = <2>;
			qcom,hw-sel = "BIMC";
			qcom,mode = "Limiter";
			qcom,qport = <0>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <0>;
			qcom,prio-rd = <0>;
			qcom,prio-wr = <0>;
			qcom,mode-thresh = "Fixed";
			qcom,thresh = <2000000 2456000>;
			qcom,dual-conf;
			qcom,bimc,bw = <300000 450000>;
			qcom,bimc,gp = <5000>;
			qcom,bimc,thmp = <50>;
		};

		mas-ampss-m1 {
			cell-id = <2>;
			label = "mas-ampss-m1";
			qcom,masterp = <1>;
			qcom,tier = <2>;
			qcom,hw-sel = "BIMC";
			qcom,mode = "Limiter";
			qcom,qport = <1>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <0>;
			qcom,prio-rd = <0>;
			qcom,prio-wr = <0>;
			qcom,mode-thresh = "Fixed";
			qcom,thresh = <2000000 2456000>;
			qcom,dual-conf;
			qcom,bimc,bw = <300000 450000>;
			qcom,bimc,gp = <5000>;
			qcom,bimc,thmp = <50>;
		};

		mas-mss-proc {
			cell-id = <65>;
			label = "mas-mss-proc";
			qcom,masterp = <2>;
			qcom,tier = <2>;
			qcom,hw-sel = "RPM";
			qcom,mas-hw-id = <1>;
		};

		fab-mmss-noc {
			cell-id = <2048>;
			label = "fab_mmss_noc";
			qcom,gateway;
			qcom,masterp = <3 4>;
			qcom,qport = <3 4>;
			qcom,buswidth = <8>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <2>;
			qcom,hw-sel = "BIMC";
			qcom,mode = "Bypass";
		};

		fab-snoc {
			cell-id = <1024>;
			label = "fab-snoc";
			qcom,gateway;
			qcom,slavep = <3>;
			qcom,masterp = <5 6>;
			qcom,qport = <5 6>;
			qcom,buswidth = <8>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <3>;
			qcom,slv-hw-id = <2>;
			qcom,mode = "Bypass";
			qcom,hw-sel = "RPM";
		};

		slv-ebi-ch0 {
			cell-id = <512>;
			label = "slv-ebi-ch0";
			qcom,slavep = <0 1>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <0>;
			qcom,mode = "Bypass";
		};

		slv-ampss-l2 {
			cell-id = <514>;
			label = "slv-ampss-l2";
			qcom,slavep = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,slv-hw-id = <1>;
		};
	};

	msm-ocmem-vnoc@6144 {
		compatible = "msm-bus-fabric";
		reg = <0x6144 0x2>;
		cell-id = <6144>;
		label = "msm-ocmem-vnoc";
		qcom,ntieredslaves = <0>;
		qcom,hw-sel = "NoC";
		qcom,rpm-en;
		qcom,virt;

		mas-v-ocmem-gfx3d {
			cell-id = <89>;
			label = "mas-v-ocmem-gfx3d";
			qcom,tier = <2>;
			qcom,buswidth = <8>;
			qcom,mas-hw-id = <55>;
		};

		slv-ocmem {
			cell-id = <604>;
			label = "slv-ocmem";
			qcom,slavep = <0 1>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,slv-hw-id = <18>;
			qcom,slaveclk-dual = "ocmem_clk";
			qcom,slaveclk-active = "ocmem_a_clk";
		};

		fab-snoc {
			cell-id = <1024>;
			label = "fab-snoc";
			qcom,gateway;
			qcom,buswidth = <8>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <57>;
			qcom,slv-hw-id = <80>;
		};

		fab-onoc {
			cell-id = <3072>;
			label = "fab-onoc";
			qcom,gateway;
			qcom,buswidth = <16>;
			qcom,ws = <10000>;
			qcom,mas-hw-id = <56>;
			qcom,slv-hw-id = <79>;
		};

	};

	msm-ocmem-noc@fc470000 {
		compatible = "msm-bus-fabric";
		reg = <0xfc470000 0x00004000>;
		cell-id = <3072>;
		label = "msm_ocmem_noc";
		qcom,fabclk-dual = "bus_clk";
		qcom,fabclk-active = "bus_a_clk";
		qcom,ntieredslaves = <0>;
		qcom,qos-freq = <4800>;
		qcom,hw-sel = "NoC";
		qcom,rpm-en;

		coresight-id = <51>;
		coresight-name = "coresight-onoc";
		coresight-nr-inports = <0>;
		coresight-outports = <0>;
		coresight-child-list = <&funnel_in0>;
		coresight-child-ports = <4>;

		fab-ocmem-vnoc	{
			cell-id = <6144>;
			label = "fab-ocmem-vnoc";
			qcom,gateway;
			qcom,buswidth = <16>;
			qcom,mas-hw-id = <54>;
			qcom,slv-hw-id = <78>;
		};

		mas-jpeg-ocmem	{
			cell-id = <66>;
			label = "mas-jpeg-ocmem";
			qcom,masterp = <1>;
			qcom,tier = <2>;
			qcom,perm-mode = "Fixed";
			qcom,mode = "Fixed";
			qcom,qport = <0>;
			qcom,mas-hw-id = <13>;
			qcom,hw-sel = "NoC";
		};

		mas-mdp-ocmem {
			cell-id = <67>;
			label = "mas-mdp-ocmem";
			qcom,masterp = <2>;
			qcom,tier = <2>;
			qcom,perm-mode = "Fixed";
			qcom,mode = "Fixed";
			qcom,mas-hw-id = <14>;
			qcom,hw-sel = "NoC";
		};

		mas-video-ocmem {
			cell-id = <68>;
			label = "mas-video-ocmem";
			qcom,masterp = <3 4>;
			qcom,tier = <2>;
			qcom,perm-mode = "Fixed";
			qcom,mode = "Fixed";
			qcom,qport = <2 3>;
			qcom,mas-hw-id = <15>;
			qcom,hw-sel = "NoC";
		};

		mas-vfe-ocmem {
			cell-id = <70>;
			label = "mas-vfe-ocmem";
			qcom,masterp = <5>;
			qcom,tier = <2>;
			qcom,perm-mode = "Fixed";
			qcom,mode = "Fixed";
			qcom,qport = <4>;
			qcom,mas-hw-id = <17>;
			qcom,hw-sel = "NoC";
			qcom,prio-rd = <1>;
			qcom,prio-wr = <1>;
		};

		mas-cnoc-onoc-cfg {
			cell-id = <71>;
			label = "mas-cnoc-onoc-cfg";
			qcom,masterp = <0>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,mas-hw-id = <12>;
			qcom,hw-sel = "NoC";
		};

		slv-service-onoc {
			cell-id = <605>;
			label = "slv-service-onoc";
			qcom,slavep = <2>;
			qcom,tier = <2>;
			qcom,buswidth = <16>;
			qcom,slv-hw-id = <19>;
		};
	};
};



/* end of msm8974-bus.dtsi */
/* start of msm-rdbg.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "rdbg";
		qcom,remote-pid = <2>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_client_rdbg_2_in {
		compatible = "qcom,smp2pgpio_client_rdbg_2_in";
		gpios = <&smp2pgpio_rdbg_2_in 0 0>;
	};

	smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "rdbg";
		qcom,remote-pid = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_client_rdbg_2_out {
		compatible = "qcom,smp2pgpio_client_rdbg_2_out";
		gpios = <&smp2pgpio_rdbg_2_out 0 0>;
	};

	smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "rdbg";
		qcom,remote-pid = <1>;
		qcom,is-inbound;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_client_rdbg_1_in {
		compatible = "qcom,smp2pgpio_client_rdbg_1_in";
		gpios = <&smp2pgpio_rdbg_1_in 0 0>;
	};

	smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
		compatible = "qcom,smp2pgpio";
		qcom,entry-name = "rdbg";
		qcom,remote-pid = <1>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	qcom,smp2pgpio_client_rdbg_1_out {
		compatible = "qcom,smp2pgpio_client_rdbg_1_out";
		gpios = <&smp2pgpio_rdbg_1_out 0 0>;
	};
};

/* end of msm-rdbg.dtsi */


/* start of msm8974.dtsi */
/* Copyright (c) 2012-2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * NOTE: This file has been modified by Sony Mobile Communications Inc.
 * Modifications are Copyright (c) 2015 Sony Mobile Communications Inc,
 * and licensed under the license of the file.
 */

/include/ "skeleton.dtsi"

/ {
	model = "Qualcomm MSM 8974";
	compatible = "qcom,msm8974";
	interrupt-parent = <&intc>;

	aliases {
		spi0 = &spi_0;
		spi7 = &spi_7;
		sdhc1 = &sdhc_1; /* SDC1 eMMC slot */
		sdhc2 = &sdhc_2; /* SDC2 SD card slot */
		sdhc3 = &sdhc_3; /* SDC3 SDIO slot */
		sdhc4 = &sdhc_4; /* SDC4 SDIO slot */

		/* smdtty devices */
		smd1 = &smdtty_apps_fm;
		smd2 = &smdtty_apps_riva_bt_acl;
		smd3 = &smdtty_apps_riva_bt_cmd;
		smd4 = &smdtty_mbalbridge;
		smd5 = &smdtty_apps_riva_ant_cmd;
		smd6 = &smdtty_apps_riva_ant_data;
		smd7 = &smdtty_data1;
		smd11 = &smdtty_data11;
		smd21 = &smdtty_data21;
		smd27 = &smdtty_gps_nmea;
		smd36 = &smdtty_loopback;
	};

	cpus {
		#size-cells = <0>;
		#address-cells = <1>;

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,krait";
			reg = <0x0>;
			// The currents(uA) correspond to the frequencies in the
			// frequency table.
			current = < 57900 //300000 kHz
			            88200 //422400 kHz
			            99600 //652800 kHz
			            138800 //729600 kHz
			            149600 //883200 kHz
			            170200 //960000 kHz
			            178300 //1036800 kHz
			            189100 //1190400 kHz
			            232100 //1267200 kHz
			            256500 //1497600 kHz
			            266400 //1574000 kHz
			            287700 //1728000 kHz
			            325700 //1958400 kHz
			            386200>; //2265600 kHz
		};

		CPU1: cpu@1 {
			device_type = "cpu";
			compatible = "qcom,krait";
			reg = <0x1>;
			// The currents(uA) correspond to the frequencies in the
			// frequency table.
			current = < 23739 //300000 kHz
			            36162 //422400 kHz
			            40836 //652800 kHz
			            56908 //729600 kHz
			            61335 //883200 kHz
			            69782 //960000 kHz
			            73103 //1036800 kHz
			            77531 //1190400 kHz
			            95161 //1267200 kHz
			            105165 //1497600 kHz
			            109224 //1574000 kHz
			            117957 //1728000 kHz
			            133537 //1958400 kHz
			            158342>; //2265600 kHz
		};

		CPU2: cpu@2 {
			device_type = "cpu";
			compatible = "qcom,krait";
			reg = <0x2>;
			// The currents(uA) correspond to the frequencies in the
			// frequency table.
			current = < 27213 //300000 kHz
			            41454 //422400 kHz
			            46812 //652800 kHz
			            65235 //729600 kHz
			            70312 //883200 kHz
			            79994 //960000 kHz
			            83801 //1036800 kHz
			            88877 //1190400 kHz
			            109087 //1267200 kHz
			            120555 //1497600 kHz
			            125208 //1574000 kHz
			            135219 //1728000 kHz
			            153079 //1958400 kHz
			            181514>; //2265600 kHz
		};

		CPU3: cpu@3 {
			device_type = "cpu";
			compatible = "qcom,krait";
			reg = <0x3>;
			// The currents(uA) correspond to the frequencies in the
			// frequency table.
			current = < 31266 //300000 kHz
			            47628 //422400 kHz
			            53784 //652800 kHz
			            74952 //729600 kHz
			            80784 //883200 kHz
			            91908 //960000 kHz
			            96282 //1036800 kHz
			            102114 //1190400 kHz
			            125334 //1267200 kHz
			            138510 //1497600 kHz
			            143856 //1574000 kHz
			            155358 //1728000 kHz
			            175878 //1958400 kHz
			            208548>; //2265600 kHz
		};
	};

	firmware: firmware {
		android {
			compatible = "android,firmware";
			fstab {
				compatible = "android,fstab";
				system {
					compatible = "android,system";
					dev = "/dev/block/platform/msm_sdcc.1/by-name/system";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait";
					status = "ok";
				};

			};
		};
	};

	memory {
		secure_mem: secure_region {
			linux,contiguous-region;
			reg = <0 0xFC00000>;
			label = "secure_mem";
		};

		adsp_mem: adsp_region {
			linux,contiguous-region;
			reg = <0 0x4100000>;
			label = "adsp_mem";
		};

		qsecom_mem: qsecom_region {
			linux,contiguous-region;
			reg = <0 0x1100000>;
			label = "qseecom_mem";
		};

	};

	soc: soc { };
};

/include/ "msm8974-camera.dtsi"
/include/ "msm8974-coresight.dtsi"
/include/ "msm-gdsc.dtsi"
/include/ "msm8974-ion.dtsi"
/include/ "msm8974-gpu.dtsi"
/include/ "msm8974-mdss.dtsi"
/include/ "msm8974-smp2p.dtsi"
/include/ "msm8974-bus.dtsi"
/include/ "msm-rdbg.dtsi"

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges;

	intc: interrupt-controller@F9000000 {
		compatible = "qcom,msm-qgic2";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0xF9000000 0x1000>,
		      <0xF9002000 0x1000>;
	};

	msmgpio: gpio@fd510000 {
		compatible = "qcom,msm-gpio";
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		reg = <0xfd510000 0x4000>;
		ngpio = <146>;
		interrupts = <0 208 0>;
		qcom,direct-connect-irqs = <8>;
	};

	wcd9xxx_intc: wcd9xxx-irq {
		compatible = "qcom,wcd9xxx-irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-parent = <&msmgpio>;
		interrupts = <72 0>;
		interrupt-names = "cdc-int";
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <1 2 0 1 3 0>;
		clock-frequency = <19200000>;
	};

	timer@f9020000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "arm,armv7-timer-mem";
		reg = <0xf9020000 0x1000>;
		clock-frequency = <19200000>;

		frame@f9021000 {
			frame-number = <0>;
			interrupts = <0 8 0x4>,
				     <0 7 0x4>;
			reg = <0xf9021000 0x1000>,
			      <0xf9022000 0x1000>;
		};

		frame@f9023000 {
			frame-number = <1>;
			interrupts = <0 9 0x4>;
			reg = <0xf9023000 0x1000>;
			status = "disabled";
		};

		frame@f9024000 {
			frame-number = <2>;
			interrupts = <0 10 0x4>;
			reg = <0xf9024000 0x1000>;
			status = "disabled";
		};

		frame@f9025000 {
			frame-number = <3>;
			interrupts = <0 11 0x4>;
			reg = <0xf9025000 0x1000>;
			status = "disabled";
		};

		frame@f9026000 {
			frame-number = <4>;
			interrupts = <0 12 0x4>;
			reg = <0xf9026000 0x1000>;
			status = "disabled";
		};

		frame@f9027000 {
			frame-number = <5>;
			interrupts = <0 13 0x4>;
			reg = <0xf9027000 0x1000>;
			status = "disabled";
		};

		frame@f9028000 {
			frame-number = <6>;
			interrupts = <0 14 0x4>;
			reg = <0xf9028000 0x1000>;
			status = "disabled";
		};
	};


	qcom,mpm2-sleep-counter@fc4a3000 {
		compatible = "qcom,mpm2-sleep-counter";
		reg = <0xfc4a3000 0x1000>;
		clock-frequency = <32768>;
	};

	msm_vidc: qcom,vidc@fdc00000 {
		compatible = "qcom,msm-vidc";
		reg = <0xfdc00000 0xff000>;
		interrupts = <0 44 0>;
		vdd-supply = <&gdsc_venus>;
		qcom,hfi = "venus";
		qcom,ocmem-size = <524288>; /* 512 * 1024*/
		qcom,max-hw-load = <1216800>; /* 3840 x 2160 @ 30 + 1080p @ 30*/
	};

	qcom,vidc {
		compatible = "qcom,msm-vidc";
		qcom,hfi = "q6";
		qcom,max-hw-load = <243000>; /* 1080p @ 30 */
	};

	qcom,wfd {
		compatible = "qcom,msm-wfd";
	};

	serial@f991f000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf991f000 0x1000>;
		interrupts = <0 109 0>;
		status = "disabled";
	};

	serial@f995e000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf995e000 0x1000>;
		interrupts = <0 114 0>;
		status = "disabled";
	};

	blsp1_uart1: serial@f991e000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf991e000 0x1000>;
		interrupts = <0 108 0>;
		status = "disabled";

		qcom,msm-bus,name = "serial_uart2";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<86 512 0 0>,
				<86 512 500 800>;
	};

	usb_otg: usb@f9a55000 {
		compatible = "qcom,hsusb-otg";
		status = "disabled";

		reg = <0xf9a55000 0x400>;
		interrupts = <0 134 0 0 140 0>;
		interrupt-names = "core_irq", "async_irq";
		HSUSB_VDDCX-supply = <&pm8841_s2_corner>;
		HSUSB_1p8-supply = <&pm8941_l6>;
		HSUSB_3p3-supply = <&pm8941_l24>;
		qcom,vdd-voltage-level = <1 5 7>;

		qcom,hsusb-otg-phy-type = <2>;
		qcom,hsusb-otg-phy-init-seq = <0x63 0x81 0xffffffff>;
		qcom,hsusb-otg-mode = <1>;
		qcom,hsusb-otg-otg-control = <1>;
		qcom,hsusb-otg-disable-reset;
		qcom,hsusb-otg-mpm-dpsehv-int = <49>;
		qcom,hsusb-otg-mpm-dmsehv-int = <58>;

		qcom,msm-bus,name = "usb2";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<87 512 0 0>,
				<87 512 60000 960000>;
	};

	rmtfs_sharedmem {
		compatible = "qcom,sharedmem-uio";
		reg = <0x0fd80000 0x00180000>;
		reg-names = "rmtfs";
	};

	dsp_sharedmem {
		compatible = "qcom,sharedmem-uio";
		reg = <0x0fd60000 0x00020000>;
		reg-names = "rfsa_dsp";
	};

	mdm_sharedmem {
		compatible = "qcom,sharedmem-uio";
		reg = <0x0fd60000 0x00020000>;
		reg-names = "rfsa_mdm";
	};

	smem_sharedmem {
		compatible = "qcom,sharedmem-uio";
		reg = <0x0fa00000 0x00200000>;
		reg-names = "smem";
	};

	sdcc1: qcom,sdcc@f9824000 {
		cell-index = <1>; /* SDC1 eMMC slot */
		compatible = "qcom,msm-sdcc";
		reg = <0xf9824000 0x800>,
			<0xf9824800 0x100>,
			<0xf9804000 0x7000>;
		reg-names = "core_mem", "dml_mem", "bam_mem";
		interrupts = <0 123 0>, <0 137 0>;
		interrupt-names = "core_irq", "bam_irq";
		vdd-supply = <&pm8941_l20>;
		vdd-io-supply = <&pm8941_s3>;

		qcom,vdd-always-on;
		qcom,vdd-lpm-sup;
		qcom,vdd-voltage-level = <2950000 2950000>;
		qcom,vdd-current-level = <800 500000>;

		qcom,vdd-io-always-on;
		qcom,vdd-io-voltage-level = <1800000 1800000>;
		qcom,vdd-io-current-level = <250 154000>;

		qcom,pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
		qcom,pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
		qcom,pad-drv-on = <0x4 0x4 0x4>; /* 10mA, 10mA, 10mA */
		qcom,pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
		qcom,sup-voltages = <2950 2950>;
		qcom,bus-width = <8>;
		qcom,nonremovable;
		qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";

		qcom,msm-bus,name = "sdcc1";
		qcom,msm-bus,num-cases = <9>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */
				<78 512 1600 3200>,    /* 400 KB/s*/
				<78 512 80000 160000>, /* 20 MB/s */
				<78 512 100000 200000>, /* 25 MB/s */
				<78 512 200000 400000>, /* 50 MB/s */
				<78 512 400000 800000>, /* 100 MB/s */
				<78 512 800000 1600000>, /* 200 MB/s */
				<78 512 800000 1600000>, /* 400 MB/s */
				<78 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
						100000000 200000000 400000000
						4294967295>;
		qcom,dat1-mpm-int = <42>;
		status = "disable";
	};

	sdcc2: qcom,sdcc@f98a4000 {
		cell-index = <2>; /* SDC2 SD card slot */
		compatible = "qcom,msm-sdcc";
		reg = <0xf98a4000 0x800>,
			<0xf98a4800 0x100>,
			<0xf9884000 0x7000>;
		reg-names = "core_mem", "dml_mem", "bam_mem";
		interrupts = <0 125 0>, <0 220 0>;
		interrupt-names = "core_irq", "bam_irq";
		vdd-supply = <&pm8941_l21>;
		vdd-io-supply = <&pm8941_l13>;

		qcom,vdd-voltage-level = <2950000 2950000>;
		qcom,vdd-current-level = <9000 800000>;

		qcom,vdd-io-voltage-level = <1800000 2950000>;
		qcom,vdd-io-current-level = <6 22000>;

		qcom,pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
		qcom,pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
		qcom,pad-drv-on = <0x4 0x4 0x4>; /* 10mA, 10mA, 10mA */
		qcom,pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
		qcom,sup-voltages = <2950 2950>;
		qcom,bus-width = <4>;
		qcom,xpc;
		qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
		qcom,current-limit = <800>;

		qcom,msm-bus,name = "sdcc2";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */
				<81 512 1600 3200>,    /* 400 KB/s*/
				<81 512 80000 160000>, /* 20 MB/s */
				<81 512 100000 200000>, /* 25 MB/s */
				<81 512 200000 400000>, /* 50 MB/s */
				<81 512 400000 800000>, /* 100 MB/s */
				<81 512 800000 1600000>, /* 200 MB/s */
				<81 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;
		qcom,dat1-mpm-int = <44>;
		status = "disable";
	};

	sdcc3: qcom,sdcc@f9864000 {
		cell-index = <3>; /* SDC3 SDIO slot */
		compatible = "qcom,msm-sdcc";
		reg = <0xf9864000 0x800>,
			<0xf9864800 0x100>,
			<0xf9844000 0x7000>;
		reg-names = "core_mem", "dml_mem", "bam_mem";
		#address-cells = <0>;
		interrupt-parent = <&sdcc3>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 127 0
				1 &intc 0 223 0
				2 &msmgpio 37 0x8>;
		interrupt-names = "core_irq", "bam_irq", "sdiowakeup_irq";

		gpios = <&msmgpio 40 0>, /* CLK */
			<&msmgpio 39 0>, /* CMD */
			<&msmgpio 38 0>, /* DATA0 */
			<&msmgpio 37 0>, /* DATA1 */
			<&msmgpio 36 0>, /* DATA2 */
			<&msmgpio 35 0>; /* DATA3 */
		qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000>;
		qcom,sup-voltages = <1800 1800>;
		qcom,bus-width = <4>;
		qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50";

		qcom,msm-bus,name = "sdcc3";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <79 512 0 0>, /* No vote */
				<79 512 1600 3200>,    /* 400 KB/s*/
				<79 512 80000 160000>, /* 20 MB/s */
				<79 512 100000 200000>, /* 25 MB/s */
				<79 512 200000 400000>, /* 50 MB/s */
				<79 512 400000 800000>, /* 100 MB/s */
				<79 512 800000 1600000>, /* 200 MB/s */
				<79 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;
		status = "disable";
	};

	sdcc4: qcom,sdcc@f98e4000 {
		cell-index = <4>; /* SDC4 SDIO slot */
		compatible = "qcom,msm-sdcc";
		reg = <0xf98e4000 0x800>,
			<0xf98e4800 0x100>,
			<0xf98c4000 0x7000>;
		reg-names = "core_mem", "dml_mem", "bam_mem";
		#address-cells = <0>;
		interrupt-parent = <&sdcc4>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 129 0
				1 &intc 0 226 0
				2 &msmgpio 95 0x8>;
		interrupt-names = "core_irq", "bam_irq", "sdiowakeup_irq";

		gpios = <&msmgpio 93 0>, /* CLK */
			<&msmgpio 91 0>, /* CMD */
			<&msmgpio 96 0>, /* DATA0 */
			<&msmgpio 95 0>, /* DATA1 */
			<&msmgpio 94 0>, /* DATA2 */
			<&msmgpio 92 0>; /* DATA3 */
		qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000>;
		qcom,sup-voltages = <1800 1800>;
		qcom,bus-width = <4>;
		qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50";

		qcom,msm-bus,name = "sdcc4";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <80 512 0 0>, /* No vote */
				<80 512 1600 3200>,    /* 400 KB/s*/
				<80 512 80000 160000>, /* 20 MB/s */
				<80 512 100000 200000>, /* 25 MB/s */
				<80 512 200000 400000>, /* 50 MB/s */
				<80 512 400000 800000>, /* 100 MB/s */
				<80 512 800000 1600000>, /* 200 MB/s */
				<80 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;
		status = "disable";
	};

	sdhc_1: sdhci@f9824900 {
		qcom,bus-width = <8>;
		compatible = "qcom,sdhci-msm";
		reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;
		reg-names = "hc_mem", "core_mem";
		interrupts = <0 123 0>, <0 138 0>;
		interrupt-names = "hc_irq", "pwr_irq";
		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
		qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
		qcom,cpu-dma-latency-us = <200>;

		qcom,msm-bus,name = "sdhc1";
		qcom,msm-bus,num-cases = <9>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */
				<78 512 1600 3200>,    /* 400 KB/s*/
				<78 512 80000 160000>, /* 20 MB/s */
				<78 512 100000 200000>, /* 25 MB/s */
				<78 512 200000 400000>, /* 50 MB/s */
				<78 512 400000 800000>, /* 100 MB/s */
				<78 512 800000 1600000>, /* 200 MB/s */
				<78 512 800000 1600000>, /* 400 MB/s */
				<78 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
						100000000 200000000 400000000
						4294967295>;
		qcom,dat1-mpm-int = <42>;
		status = "disable";
	};

	sdhc_2: sdhci@f98a4900 {
		compatible = "qcom,sdhci-msm";
		reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
		reg-names = "hc_mem", "core_mem";
		interrupts = <0 125 0>, <0 221 0>;
		interrupt-names = "hc_irq", "pwr_irq";

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
		qcom,bus-width = <4>;
		qcom,cpu-dma-latency-us = <200>;

		qcom,msm-bus,name = "sdhc2";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */
				<81 512 1600 3200>,    /* 400 KB/s*/
				<81 512 80000 160000>, /* 20 MB/s */
				<81 512 100000 200000>, /* 25 MB/s */
				<81 512 200000 400000>, /* 50 MB/s */
				<81 512 400000 800000>, /* 100 MB/s */
				<81 512 800000 1600000>, /* 200 MB/s */
				<81 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;
		qcom,dat1-mpm-int = <44>;
		status = "disable";
	};

	sdhc_3: sdhci@f9864900 {
		compatible = "qcom,sdhci-msm";
		reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;
		reg-names = "hc_mem", "core_mem";

		#address-cells = <0>;
		interrupt-parent = <&sdhc_3>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 127 0
				1 &intc 0 224 0
				2 &msmgpio 37 0x8>;
		interrupt-names = "hc_irq", "pwr_irq", "sdiowakeup_irq";

		gpios = <&msmgpio 40 0>, /* CLK */
			<&msmgpio 39 0>, /* CMD */
			<&msmgpio 38 0>, /* DATA0 */
			<&msmgpio 37 0>, /* DATA1 */
			<&msmgpio 36 0>, /* DATA2 */
			<&msmgpio 35 0>; /* DATA3 */
		qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000>;
		qcom,bus-width = <4>;
		qcom,cpu-dma-latency-us = <200>;

		qcom,msm-bus,name = "sdhc3";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <79 512 0 0>, /* No vote */
				<79 512 1600 3200>,    /* 400 KB/s*/
				<79 512 80000 160000>, /* 20 MB/s */
				<79 512 100000 200000>, /* 25 MB/s */
				<79 512 200000 400000>, /* 50 MB/s */
				<79 512 400000 800000>, /* 100 MB/s */
				<79 512 800000 1600000>, /* 200 MB/s */
				<79 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;
		status = "disable";
	};

	sdhc_4: sdhci@f98e4900 {
		compatible = "qcom,sdhci-msm";
		reg = <0xf98e4900 0x11c>, <0xf98e4000 0x800>;
		reg-names = "hc_mem", "core_mem";

		#address-cells = <0>;
		interrupt-parent = <&sdhc_4>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 129 0
				1 &intc 0 227 0
				2 &msmgpio 95 0x8>;
		interrupt-names = "hc_irq", "pwr_irq", "sdiowakeup_irq";

		gpios = <&msmgpio 93 0>, /* CLK */
			<&msmgpio 91 0>, /* CMD */
			<&msmgpio 96 0>, /* DATA0 */
			<&msmgpio 95 0>, /* DATA1 */
			<&msmgpio 94 0>, /* DATA2 */
			<&msmgpio 92 0>; /* DATA3 */
		qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

		qcom,clk-rates = <400000 20000000 25000000 50000000 100000000>;
		qcom,bus-width = <4>;
		qcom,cpu-dma-latency-us = <200>;

		qcom,msm-bus,name = "sdhc4";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps = <80 512 0 0>, /* No vote */
				<80 512 1600 3200>,    /* 400 KB/s*/
				<80 512 80000 160000>, /* 20 MB/s */
				<80 512 100000 200000>, /* 25 MB/s */
				<80 512 200000 400000>, /* 50 MB/s */
				<80 512 400000 800000>, /* 100 MB/s */
				<80 512 800000 1600000>, /* 200 MB/s */
				<80 512 2048000 4096000>; /* Max. bandwidth */
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;
		status = "disable";
	};

	qcom,sps@f9980000 {
		compatible = "qcom,msm_sps";
		reg = <0xf9984000 0x15000>,
		      <0xf9999000 0xb000>;
		interrupts = <0 94 0>;

		qcom,bam-dma-res-pipes = <6>;
	};

	spi_7: spi_epm: spi@f9966000 { /* BLSP2 QUP4 */
		compatible = "qcom,spi-qup-v2";
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "spi_physical", "spi_bam_physical";
		reg = <0xf9966000 0x1000>,
		      <0xf9944000 0x19000>;
		interrupt-names = "spi_irq", "spi_bam_irq";
		interrupts = <0 104 0>, <0 239 0>;
		spi-max-frequency = <19200000>;

		qcom,gpio-mosi = <&msmgpio 53 0>;
		qcom,gpio-miso = <&msmgpio 54 0>;
		qcom,gpio-clk  = <&msmgpio 56 0>;
		qcom,gpio-cs0  = <&msmgpio 55 0>;

		qcom,infinite-mode = <0>;
		qcom,use-bam;
		qcom,ver-reg-exists;
		qcom,bam-consumer-pipe-index = <18>;
		qcom,bam-producer-pipe-index = <19>;
		qcom,master-id = <84>;
	};

	tspp: msm_tspp@f99d8000 {
		compatible = "qcom,msm_tspp";
		cell-index = <0>;
		reg = <0xf99d8000 0x1000>, /* MSM_TSIF0_PHYS */
		      <0xf99d9000 0x1000>, /* MSM_TSIF1_PHYS */
		      <0xf99da000 0x1000>, /* MSM_TSPP_PHYS  */
		      <0xf99c4000 0x14000>; /* MSM_TSPP_BAM_PHYS */
		reg-names = "MSM_TSIF0_PHYS",
			"MSM_TSIF1_PHYS",
			"MSM_TSPP_PHYS",
			"MSM_TSPP_BAM_PHYS";
		interrupts = <0 121 0>, /* TSIF_TSPP_IRQ */
			<0 119 0>, /* TSIF0_IRQ */
			<0 120 0>, /* TSIF1_IRQ */
			<0 122 0>; /* TSIF_BAM_IRQ */
		interrupt-names = "TSIF_TSPP_IRQ",
			"TSIF0_IRQ",
			"TSIF1_IRQ",
			"TSIF_BAM_IRQ";
		qcom,tsif-pclk = "iface_clk";
		qcom,tsif-ref-clk = "ref_clk";
		gpios = <&msmgpio 89 0>, /* TSIF0 CLK  */
			<&msmgpio 90 0>, /* TSIF0 EN   */
			<&msmgpio 91 0>, /* TSIF0 DATA */
			<&msmgpio 92 0>, /* TSIF0 SYNC */
			<&msmgpio 93 0>, /* TSIF1 CLK  */
			<&msmgpio 94 0>, /* TSIF1 EN   */
			<&msmgpio 95 0>, /* TSIF1 DATA */
			<&msmgpio 96 0>; /* TSIF1 SYNC */
		qcom,gpio-names = "tsif_clk",
				"tsif_en",
				"tsif_data",
				"tsif_sync",
				"tsif_clk",
				"tsif_en",
				"tsif_data",
				"tsif_sync";
		qcom,gpios-func = <1>;

		qcom,msm-bus,name = "tsif";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<82 512 0 0>, /* No vote */
				<82 512 12288 24576>; /* Max. bandwidth, 2xTSIF, each max of 96Mbps */
	};

	slim_msm: slim@fe12f000 {
		cell-index = <1>;
		compatible = "qcom,slim-ngd";
		reg = <0xfe12f000 0x35000>,
		      <0xfe104000 0x20000>;
		reg-names = "slimbus_physical", "slimbus_bam_physical";
		interrupts = <0 163 0 0 164 0>;
		interrupt-names = "slimbus_irq", "slimbus_bam_irq";
		qcom,apps-ch-pipes = <0x60000000>;
		qcom,ea-pc = <0x30>;

		taiko_codec {
			compatible = "qcom,taiko-slim-pgd";
			elemental-addr = [00 01 A0 00 17 02];

			interrupt-parent = <&wcd9xxx_intc>;
			interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
				      17 18 19 20 21 22 23 24 25 26 27 28 29
				      30>;

			qcom,cdc-reset-gpio = <&msmgpio 63 0>;

			cdc-vdd-buck-supply = <&pm8941_s2>;
			qcom,cdc-vdd-buck-voltage = <2150000 2150000>;
			qcom,cdc-vdd-buck-current = <650000>;

			cdc-vdd-tx-h-supply = <&pm8941_s3>;
			qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
			qcom,cdc-vdd-tx-h-current = <25000>;

			cdc-vdd-rx-h-supply = <&pm8941_s3>;
			qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
			qcom,cdc-vdd-rx-h-current = <25000>;

			cdc-vddpx-1-supply = <&pm8941_s3>;
			qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
			qcom,cdc-vddpx-1-current = <10000>;

			cdc-vdd-a-1p2v-supply = <&pm8941_l1>;
			qcom,cdc-vdd-a-1p2v-voltage = <1225000 1225000>;
			qcom,cdc-vdd-a-1p2v-current = <10000>;

			cdc-vddcx-1-supply = <&pm8941_l1>;
			qcom,cdc-vddcx-1-voltage = <1225000 1225000>;
			qcom,cdc-vddcx-1-current = <10000>;

			cdc-vddcx-2-supply = <&pm8941_l1>;
			qcom,cdc-vddcx-2-voltage = <1225000 1225000>;
			qcom,cdc-vddcx-2-current = <10000>;

			qcom,cdc-static-supplies = "cdc-vdd-buck",
						   "cdc-vdd-tx-h",
						   "cdc-vdd-rx-h",
						   "cdc-vddpx-1",
						   "cdc-vdd-a-1p2v",
						   "cdc-vddcx-1",
						   "cdc-vddcx-2";

			qcom,cdc-micbias-ldoh-v = <0x3>;
			qcom,cdc-micbias-cfilt1-mv = <1800>;
			qcom,cdc-micbias-cfilt2-mv = <2700>;
			qcom,cdc-micbias-cfilt3-mv = <2700>;
			qcom,cdc-micbias1-cfilt-sel = <0x0>;
			qcom,cdc-micbias2-cfilt-sel = <0x1>;
			qcom,cdc-micbias3-cfilt-sel = <0x2>;
			qcom,cdc-micbias4-cfilt-sel = <0x2>;
			qcom,cdc-mclk-clk-rate = <9600000>;
			qcom,cdc-slim-ifd = "taiko-slim-ifd";
			qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 00 17 02];
			qcom,cdc-dmic-sample-rate = <4800000>;
		};
	};

	sound {
		compatible = "qcom,msm8974-audio-taiko";
		qcom,model = "msm8974-taiko-snd-card";
		reg = <0xfe02b000 0x4>,
		      <0xfe02c000 0x4>,
		      <0xfe02d000 0x4>,
		      <0xfe02e000 0x4>;
		reg-names = "lpaif_pri_mode_muxsel",
			    "lpaif_sec_mode_muxsel",
			    "lpaif_tert_mode_muxsel",
			    "lpaif_quat_mode_muxsel";

		qcom,audio-routing =
			"AIF4 VI", "MCLK",
			"RX_BIAS", "MCLK",
			"LDO_H", "MCLK",
			"AIF4 MAD", "MCLK",
			"AMIC1", "MIC BIAS1 Internal1",
			"MIC BIAS1 Internal1", "Handset Mic",
			"AMIC2", "MIC BIAS2 External",
			"MIC BIAS2 External", "Headset Mic",
			"AMIC3", "MIC BIAS2 External",
			"MIC BIAS2 External", "ANCRight Headset Mic",
			"AMIC4", "MIC BIAS2 External",
			"MIC BIAS2 External", "ANCLeft Headset Mic",
			"DMIC1", "MIC BIAS1 External",
			"MIC BIAS1 External", "Digital Mic1",
			"DMIC2", "MIC BIAS1 External",
			"MIC BIAS1 External", "Digital Mic2",
			"DMIC3", "MIC BIAS3 External",
			"MIC BIAS3 External", "Digital Mic3",
			"DMIC4", "MIC BIAS3 External",
			"MIC BIAS3 External", "Digital Mic4",
			"DMIC5", "MIC BIAS4 External",
			"MIC BIAS4 External", "Digital Mic5",
			"DMIC6", "MIC BIAS4 External",
			"MIC BIAS4 External", "Digital Mic6";

		qcom,cdc-mclk-gpios = <&pm8941_gpios 15 0>;
		qcom,taiko-mclk-clk-freq = <9600000>;

		qcom,hdmi-audio-rx;

		qcom,prim-auxpcm-gpio-clk  = <&msmgpio 65 0>;
		qcom,prim-auxpcm-gpio-sync = <&msmgpio 66 0>;
		qcom,prim-auxpcm-gpio-din  = <&msmgpio 67 0>;
		qcom,prim-auxpcm-gpio-dout = <&msmgpio 68 0>;
		qcom,prim-auxpcm-gpio-set = "prim-gpio-prim";
		qcom,sec-auxpcm-gpio-clk  = <&msmgpio 79 0>;
		qcom,sec-auxpcm-gpio-sync = <&msmgpio 80 0>;
		qcom,sec-auxpcm-gpio-din  = <&msmgpio 81 0>;
		qcom,sec-auxpcm-gpio-dout = <&msmgpio 82 0>;
		qcom,5-pole-jack;
	};

	spmi_bus: qcom,spmi@fc4c0000 {
		cell-index = <0>;
		compatible = "qcom,spmi-pmic-arb";
		reg-names = "core", "intr", "cnfg";
		reg = <0xfc4cf000 0x1000>,
		      <0Xfc4cb000 0x1000>,
		      <0Xfc4ca000 0x1000>;
		/* 190,ee0_krait_hlos_spmi_periph_irq */
		/* 187,channel_0_krait_hlos_trans_done_irq */
		interrupts = <0 190 0 0 187 0>;
		qcom,pmic-arb-ee = <0>;
		qcom,pmic-arb-channel = <0>;
	};

	i2c_0: i2c@f9967000 { /* BLSP#11 */
		cell-index = <0>;
		compatible = "qcom,i2c-qup";
		reg = <0Xf9967000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 105 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <100000>;
		qcom,i2c-src-freq = <19200000>;
		qcom,master-id = <84>;
	};

	i2c_1: i2c@f9923000 {
		cell-index = <1>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9923000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 95 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <100000>;
		qcom,i2c-src-freq = <19200000>;
		qcom,scl-gpio = <&msmgpio 3 0>;
		qcom,sda-gpio = <&msmgpio 2 0>;
		qcom,master-id = <86>;
		status = "disabled";
	};

	i2c_2: i2c@f9924000 {
		cell-index = <2>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9924000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 96 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <384000>;
		qcom,i2c-src-freq = <19200000>;
		qcom,master-id = <86>;
		qcom,scl-gpio = <&msmgpio 7 0>;
		qcom,sda-gpio = <&msmgpio 6 0>;
	};

	spi_0: spi@f9923000 { /* BLSP1 QUP1 */
		compatible = "qcom,spi-qup-v2";
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "spi_physical", "spi_bam_physical";
		reg = <0xf9923000 0x1000>,
		      <0xf9904000 0x19000>;
		interrupt-names = "spi_irq", "spi_bam_irq";
		interrupts = <0 95 0>, <0 238 0>;
		spi-max-frequency = <19200000>;

		qcom,gpio-mosi = <&msmgpio 0 0>;
		qcom,gpio-miso = <&msmgpio 1 0>;
		qcom,gpio-clk  = <&msmgpio 3 0>;
		qcom,gpio-cs0  = <&msmgpio 9 0>;

		qcom,infinite-mode = <0>;
		qcom,use-bam;
		qcom,ver-reg-exists;
		qcom,bam-consumer-pipe-index = <12>;
		qcom,bam-producer-pipe-index = <13>;
		qcom,master-id = <86>;
	};

	qcom,clock-krait@f9016000 {
		compatible = "qcom,clock-krait-8974";
		reg = <0xf9016000 0x20>,
			<0xf908a000 0x20>,
			<0xf909a000 0x20>,
			<0xf90aa000 0x20>,
			<0xf90ba000 0x20>,
			<0xfc4b80b0 0x08>;
		reg-names = "hfpll_l2_clk", "hfpll0_clk",
				"hfpll1_clk", "hfpll2_clk",
				"hfpll3_clk", "efuse";
		cpu0-supply = <&krait0_vreg>;
		cpu1-supply = <&krait1_vreg>;
		cpu2-supply = <&krait2_vreg>;
		cpu3-supply = <&krait3_vreg>;
		l2-dig-supply = <&pm8841_s2_corner_ao>;
		hfpll-dig-supply = <&pm8841_s2_corner_ao>;
		hfpll-analog-supply = <&pm8941_l12_ao>;
		qcom,hfpll-config-val = <0x04D0405D>;
		qcom,hfpll-user-vco-mask = <0x00100000>;
		qcom,pvs-config-ver = <1>;

		qcom,l2-fmax =
			<          0 0			 >,
			<  576000000 4 /* SVS_SOC */	 >,
			< 1036800000 5 /* NORMAL */	 >,
			< 1728000000 7 /* SUPER_TURBO */ >;

		qcom,speed0-pvs0-bin-v0 =
			<          0       0   0 >,
			<  300000000  815000  73 >,
			<  345600000  825000  85 >,
			<  422400000  835000 104 >,
			<  499200000  845000 124 >,
			<  576000000  855000 144 >,
			<  652800000  865000 165 >,
			<  729600000  875000 186 >,
			<  806400000  890000 208 >,
			<  883200000  900000 229 >,
			<  960000000  915000 252 >,
			< 1036800000  925000 275 >,
			< 1113600000  940000 298 >,
			< 1190400000  950000 321 >,
			< 1267200000  965000 346 >,
			< 1344000000  980000 371 >,
			< 1420800000  995000 397 >,
			< 1497600000 1010000 423 >,
			< 1574400000 1025000 450 >,
			< 1651200000 1040000 477 >,
			< 1728000000 1055000 506 >,
			< 1804800000 1070000 536 >,
			< 1881600000 1085000 567 >,
			< 1958400000 1100000 598 >;

		qcom,speed0-pvs1-bin-v0 =
			<          0       0   0 >,
			<  300000000  800000  73 >,
			<  345600000  810000  85 >,
			<  422400000  820000 104 >,
			<  499200000  830000 124 >,
			<  576000000  840000 144 >,
			<  652800000  850000 165 >,
			<  729600000  860000 186 >,
			<  806400000  875000 208 >,
			<  883200000  885000 229 >,
			<  960000000  895000 252 >,
			< 1036800000  910000 275 >,
			< 1113600000  920000 298 >,
			< 1190400000  930000 321 >,
			< 1267200000  945000 346 >,
			< 1344000000  960000 371 >,
			< 1420800000  975000 397 >,
			< 1497600000  990000 423 >,
			< 1574400000 1005000 450 >,
			< 1651200000 1020000 477 >,
			< 1728000000 1030000 506 >,
			< 1804800000 1045000 536 >,
			< 1881600000 1060000 567 >,
			< 1958400000 1075000 598 >;

		qcom,speed0-pvs2-bin-v0 =
			<          0       0   0 >,
			<  300000000  785000  73 >,
			<  345600000  795000  85 >,
			<  422400000  805000 104 >,
			<  499200000  815000 124 >,
			<  576000000  825000 144 >,
			<  652800000  835000 165 >,
			<  729600000  845000 186 >,
			<  806400000  855000 208 >,
			<  883200000  865000 229 >,
			<  960000000  875000 252 >,
			< 1036800000  890000 275 >,
			< 1113600000  900000 298 >,
			< 1190400000  910000 321 >,
			< 1267200000  925000 346 >,
			< 1344000000  940000 371 >,
			< 1420800000  955000 397 >,
			< 1497600000  970000 423 >,
			< 1574400000  980000 450 >,
			< 1651200000  995000 477 >,
			< 1728000000 1005000 506 >,
			< 1804800000 1020000 536 >,
			< 1881600000 1035000 567 >,
			< 1958400000 1050000 598 >;

		qcom,speed0-pvs3-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  73 >,
			<  345600000  780000  85 >,
			<  422400000  790000 104 >,
			<  499200000  800000 124 >,
			<  576000000  810000 144 >,
			<  652800000  820000 165 >,
			<  729600000  830000 186 >,
			<  806400000  840000 208 >,
			<  883200000  850000 229 >,
			<  960000000  860000 252 >,
			< 1036800000  875000 275 >,
			< 1113600000  885000 298 >,
			< 1190400000  895000 321 >,
			< 1267200000  910000 346 >,
			< 1344000000  925000 371 >,
			< 1420800000  935000 397 >,
			< 1497600000  950000 423 >,
			< 1574400000  960000 450 >,
			< 1651200000  970000 477 >,
			< 1728000000  985000 506 >,
			< 1804800000  995000 536 >,
			< 1881600000 1010000 567 >,
			< 1958400000 1025000 598 >;

		qcom,speed0-pvs4-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  73 >,
			<  345600000  775000  85 >,
			<  422400000  780000 104 >,
			<  499200000  790000 124 >,
			<  576000000  800000 144 >,
			<  652800000  810000 165 >,
			<  729600000  820000 186 >,
			<  806400000  830000 208 >,
			<  883200000  840000 229 >,
			<  960000000  850000 252 >,
			< 1036800000  860000 275 >,
			< 1113600000  870000 298 >,
			< 1190400000  880000 321 >,
			< 1267200000  895000 346 >,
			< 1344000000  910000 371 >,
			< 1420800000  920000 397 >,
			< 1497600000  930000 423 >,
			< 1574400000  940000 450 >,
			< 1651200000  950000 477 >,
			< 1728000000  960000 506 >,
			< 1804800000  975000 536 >,
			< 1881600000  985000 567 >,
			< 1958400000 1000000 598 >;

		qcom,speed0-pvs5-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  73 >,
			<  345600000  760000  85 >,
			<  422400000  770000 104 >,
			<  499200000  780000 124 >,
			<  576000000  790000 144 >,
			<  652800000  800000 165 >,
			<  729600000  810000 186 >,
			<  806400000  820000 208 >,
			<  883200000  830000 229 >,
			<  960000000  840000 252 >,
			< 1036800000  850000 275 >,
			< 1113600000  860000 298 >,
			< 1190400000  870000 321 >,
			< 1267200000  880000 346 >,
			< 1344000000  890000 371 >,
			< 1420800000  900000 397 >,
			< 1497600000  910000 423 >,
			< 1574400000  920000 450 >,
			< 1651200000  930000 477 >,
			< 1728000000  940000 506 >,
			< 1804800000  955000 536 >,
			< 1881600000  965000 567 >,
			< 1958400000  975000 598 >;

		qcom,speed0-pvs6-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  73 >,
			<  345600000  750000  85 >,
			<  422400000  760000 104 >,
			<  499200000  770000 124 >,
			<  576000000  780000 144 >,
			<  652800000  790000 165 >,
			<  729600000  800000 186 >,
			<  806400000  810000 208 >,
			<  883200000  820000 229 >,
			<  960000000  830000 252 >,
			< 1036800000  840000 275 >,
			< 1113600000  850000 298 >,
			< 1190400000  860000 321 >,
			< 1267200000  870000 346 >,
			< 1344000000  875000 371 >,
			< 1420800000  885000 397 >,
			< 1497600000  895000 423 >,
			< 1574400000  905000 450 >,
			< 1651200000  915000 477 >,
			< 1728000000  920000 506 >,
			< 1804800000  930000 536 >,
			< 1881600000  940000 567 >,
			< 1958400000  950000 598 >;

		qcom,speed2-pvs0-bin-v0 =
			<          0       0   0 >,
			<  300000000  800000  72 >,
			<  345600000  800000  83 >,
			<  422400000  805000 102 >,
			<  499200000  815000 121 >,
			<  576000000  825000 141 >,
			<  652800000  835000 161 >,
			<  729600000  845000 181 >,
			<  806400000  855000 202 >,
			<  883200000  865000 223 >,
			<  960000000  875000 245 >,
			< 1036800000  890000 267 >,
			< 1113600000  900000 289 >,
			< 1190400000  915000 313 >,
			< 1267200000  925000 336 >,
			< 1344000000  940000 360 >,
			< 1420800000  950000 383 >,
			< 1497600000  965000 409 >,
			< 1574400000  980000 435 >,
			< 1651200000  995000 461 >,
			< 1728000000 1010000 488 >,
			< 1804800000 1025000 516 >,
			< 1881600000 1040000 543 >,
			< 1958400000 1055000 573 >,
			< 2035200000 1070000 604 >,
			< 2112000000 1085000 636 >,
			< 2150400000 1100000 656 >;

		qcom,speed2-pvs1-bin-v0 =
			<          0       0   0 >,
			<  300000000  800000  72 >,
			<  345600000  800000  83 >,
			<  422400000  800000 102 >,
			<  499200000  800000 121 >,
			<  576000000  810000 141 >,
			<  652800000  820000 161 >,
			<  729600000  830000 181 >,
			<  806400000  840000 202 >,
			<  883200000  850000 223 >,
			<  960000000  860000 245 >,
			< 1036800000  875000 267 >,
			< 1113600000  885000 289 >,
			< 1190400000  895000 313 >,
			< 1267200000  910000 336 >,
			< 1344000000  920000 360 >,
			< 1420800000  930000 383 >,
			< 1497600000  945000 409 >,
			< 1574400000  960000 435 >,
			< 1651200000  975000 461 >,
			< 1728000000  990000 488 >,
			< 1804800000 1005000 516 >,
			< 1881600000 1020000 543 >,
			< 1958400000 1030000 573 >,
			< 2035200000 1045000 604 >,
			< 2112000000 1060000 636 >,
			< 2150400000 1075000 656 >;

		qcom,speed2-pvs2-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  72 >,
			<  345600000  775000  83 >,
			<  422400000  775000 102 >,
			<  499200000  785000 121 >,
			<  576000000  795000 141 >,
			<  652800000  805000 161 >,
			<  729600000  815000 181 >,
			<  806400000  825000 202 >,
			<  883200000  835000 223 >,
			<  960000000  845000 245 >,
			< 1036800000  855000 267 >,
			< 1113600000  865000 289 >,
			< 1190400000  875000 313 >,
			< 1267200000  890000 336 >,
			< 1344000000  900000 360 >,
			< 1420800000  910000 383 >,
			< 1497600000  925000 409 >,
			< 1574400000  940000 435 >,
			< 1651200000  955000 461 >,
			< 1728000000  970000 488 >,
			< 1804800000  980000 516 >,
			< 1881600000  995000 543 >,
			< 1958400000 1005000 573 >,
			< 2035200000 1020000 604 >,
			< 2112000000 1035000 636 >,
			< 2150400000 1050000 656 >;

		qcom,speed2-pvs3-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  72 >,
			<  345600000  775000  83 >,
			<  422400000  775000 102 >,
			<  499200000  775000 121 >,
			<  576000000  780000 141 >,
			<  652800000  790000 161 >,
			<  729600000  800000 181 >,
			<  806400000  810000 202 >,
			<  883200000  820000 223 >,
			<  960000000  830000 245 >,
			< 1036800000  840000 267 >,
			< 1113600000  850000 289 >,
			< 1190400000  860000 313 >,
			< 1267200000  875000 336 >,
			< 1344000000  885000 360 >,
			< 1420800000  895000 383 >,
			< 1497600000  910000 409 >,
			< 1574400000  925000 435 >,
			< 1651200000  935000 461 >,
			< 1728000000  950000 488 >,
			< 1804800000  960000 516 >,
			< 1881600000  970000 543 >,
			< 1958400000  985000 573 >,
			< 2035200000  995000 604 >,
			< 2112000000 1010000 636 >,
			< 2150400000 1025000 656 >;

		qcom,speed2-pvs4-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  72 >,
			<  345600000  775000  83 >,
			<  422400000  775000 102 >,
			<  499200000  775000 121 >,
			<  576000000  775000 141 >,
			<  652800000  780000 161 >,
			<  729600000  790000 181 >,
			<  806400000  800000 202 >,
			<  883200000  810000 223 >,
			<  960000000  820000 245 >,
			< 1036800000  830000 267 >,
			< 1113600000  840000 289 >,
			< 1190400000  850000 313 >,
			< 1267200000  860000 336 >,
			< 1344000000  870000 360 >,
			< 1420800000  880000 383 >,
			< 1497600000  895000 409 >,
			< 1574400000  910000 435 >,
			< 1651200000  920000 461 >,
			< 1728000000  930000 488 >,
			< 1804800000  940000 516 >,
			< 1881600000  950000 543 >,
			< 1958400000  960000 573 >,
			< 2035200000  975000 604 >,
			< 2112000000  985000 636 >,
			< 2150400000 1000000 656 >;

		qcom,speed2-pvs5-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  72 >,
			<  345600000  750000  83 >,
			<  422400000  750000 102 >,
			<  499200000  750000 121 >,
			<  576000000  760000 141 >,
			<  652800000  770000 161 >,
			<  729600000  780000 181 >,
			<  806400000  790000 202 >,
			<  883200000  800000 223 >,
			<  960000000  810000 245 >,
			< 1036800000  820000 267 >,
			< 1113600000  830000 289 >,
			< 1190400000  840000 313 >,
			< 1267200000  850000 336 >,
			< 1344000000  860000 360 >,
			< 1420800000  870000 383 >,
			< 1497600000  880000 409 >,
			< 1574400000  890000 435 >,
			< 1651200000  900000 461 >,
			< 1728000000  910000 488 >,
			< 1804800000  920000 516 >,
			< 1881600000  930000 543 >,
			< 1958400000  940000 573 >,
			< 2035200000  955000 604 >,
			< 2112000000  965000 636 >,
			< 2150400000  975000 656 >;

		qcom,speed2-pvs6-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  72 >,
			<  345600000  750000  83 >,
			<  422400000  750000 102 >,
			<  499200000  750000 121 >,
			<  576000000  750000 141 >,
			<  652800000  760000 161 >,
			<  729600000  770000 181 >,
			<  806400000  780000 202 >,
			<  883200000  790000 223 >,
			<  960000000  800000 245 >,
			< 1036800000  810000 267 >,
			< 1113600000  820000 289 >,
			< 1190400000  830000 313 >,
			< 1267200000  840000 336 >,
			< 1344000000  850000 360 >,
			< 1420800000  860000 383 >,
			< 1497600000  870000 409 >,
			< 1574400000  875000 435 >,
			< 1651200000  885000 461 >,
			< 1728000000  895000 488 >,
			< 1804800000  905000 516 >,
			< 1881600000  915000 543 >,
			< 1958400000  920000 573 >,
			< 2035200000  930000 604 >,
			< 2112000000  940000 636 >,
			< 2150400000  950000 656 >;

		qcom,speed1-pvs0-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  72 >,
			<  345600000  775000  83 >,
			<  422400000  775000 101 >,
			<  499200000  780000 120 >,
			<  576000000  790000 139 >,
			<  652800000  800000 159 >,
			<  729600000  810000 180 >,
			<  806400000  820000 200 >,
			<  883200000  830000 221 >,
			<  960000000  840000 242 >,
			< 1036800000  850000 264 >,
			< 1113600000  865000 287 >,
			< 1190400000  875000 308 >,
			< 1267200000  890000 333 >,
			< 1344000000  900000 356 >,
			< 1420800000  915000 380 >,
			< 1497600000  925000 404 >,
			< 1574400000  940000 430 >,
			< 1651200000  955000 456 >,
			< 1728000000  970000 482 >,
			< 1804800000  985000 510 >,
			< 1881600000 1000000 538 >,
			< 1958400000 1015000 565 >,
			< 2035200000 1030000 596 >,
			< 2112000000 1045000 627 >,
			< 2188800000 1060000 659 >,
			< 2265600000 1075000 691 >;

		qcom,speed1-pvs1-bin-v0 =
			<          0       0   0 >,
			<  300000000  775000  72 >,
			<  345600000  775000  83 >,
			<  422400000  775000 101 >,
			<  499200000  775000 120 >,
			<  576000000  775000 139 >,
			<  652800000  785000 159 >,
			<  729600000  795000 180 >,
			<  806400000  805000 200 >,
			<  883200000  815000 221 >,
			<  960000000  825000 242 >,
			< 1036800000  835000 264 >,
			< 1113600000  850000 287 >,
			< 1190400000  860000 308 >,
			< 1267200000  870000 333 >,
			< 1344000000  885000 356 >,
			< 1420800000  895000 380 >,
			< 1497600000  905000 404 >,
			< 1574400000  920000 430 >,
			< 1651200000  935000 456 >,
			< 1728000000  950000 482 >,
			< 1804800000  965000 510 >,
			< 1881600000  980000 538 >,
			< 1958400000  995000 565 >,
			< 2035200000 1005000 596 >,
			< 2112000000 1020000 627 >,
			< 2188800000 1035000 659 >,
			< 2265600000 1050000 691 >;

		qcom,speed1-pvs2-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  72 >,
			<  345600000  750000  83 >,
			<  422400000  750000 101 >,
			<  499200000  750000 120 >,
			<  576000000  760000 139 >,
			<  652800000  770000 159 >,
			<  729600000  780000 180 >,
			<  806400000  790000 200 >,
			<  883200000  800000 221 >,
			<  960000000  810000 242 >,
			< 1036800000  820000 264 >,
			< 1113600000  830000 287 >,
			< 1190400000  840000 308 >,
			< 1267200000  850000 333 >,
			< 1344000000  865000 356 >,
			< 1420800000  875000 380 >,
			< 1497600000  885000 404 >,
			< 1574400000  900000 430 >,
			< 1651200000  915000 456 >,
			< 1728000000  930000 482 >,
			< 1804800000  945000 510 >,
			< 1881600000  955000 538 >,
			< 1958400000  970000 565 >,
			< 2035200000  980000 596 >,
			< 2112000000  995000 627 >,
			< 2188800000 1010000 659 >,
			< 2265600000 1025000 691 >;

		qcom,speed1-pvs3-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  72 >,
			<  345600000  750000  83 >,
			<  422400000  750000 101 >,
			<  499200000  750000 120 >,
			<  576000000  750000 139 >,
			<  652800000  755000 159 >,
			<  729600000  765000 180 >,
			<  806400000  775000 200 >,
			<  883200000  785000 221 >,
			<  960000000  795000 242 >,
			< 1036800000  805000 264 >,
			< 1113600000  815000 287 >,
			< 1190400000  825000 308 >,
			< 1267200000  835000 333 >,
			< 1344000000  850000 356 >,
			< 1420800000  860000 380 >,
			< 1497600000  870000 404 >,
			< 1574400000  885000 430 >,
			< 1651200000  900000 456 >,
			< 1728000000  910000 482 >,
			< 1804800000  925000 510 >,
			< 1881600000  935000 538 >,
			< 1958400000  945000 565 >,
			< 2035200000  960000 596 >,
			< 2112000000  970000 627 >,
			< 2188800000  985000 659 >,
			< 2265600000 1000000 691 >;

		qcom,speed1-pvs4-bin-v0 =
			<          0       0   0 >,
			<  300000000  750000  72 >,
			<  345600000  750000  83 >,
			<  422400000  750000 101 >,
			<  499200000  750000 120 >,
			<  576000000  750000 139 >,
			<  652800000  750000 159 >,
			<  729600000  755000 180 >,
			<  806400000  765000 200 >,
			<  883200000  775000 221 >,
			<  960000000  785000 242 >,
			< 1036800000  795000 264 >,
			< 1113600000  805000 287 >,
			< 1190400000  815000 308 >,
			< 1267200000  825000 333 >,
			< 1344000000  835000 356 >,
			< 1420800000  845000 380 >,
			< 1497600000  855000 404 >,
			< 1574400000  870000 430 >,
			< 1651200000  885000 456 >,
			< 1728000000  895000 482 >,
			< 1804800000  905000 510 >,
			< 1881600000  915000 538 >,
			< 1958400000  925000 565 >,
			< 2035200000  935000 596 >,
			< 2112000000  950000 627 >,
			< 2188800000  960000 659 >,
			< 2265600000  975000 691 >;

		qcom,speed1-pvs5-bin-v0 =
			<          0       0   0 >,
			<  300000000  725000  72 >,
			<  345600000  725000  83 >,
			<  422400000  725000 101 >,
			<  499200000  725000 120 >,
			<  576000000  725000 139 >,
			<  652800000  735000 159 >,
			<  729600000  745000 180 >,
			<  806400000  755000 200 >,
			<  883200000  765000 221 >,
			<  960000000  775000 242 >,
			< 1036800000  785000 264 >,
			< 1113600000  795000 287 >,
			< 1190400000  805000 308 >,
			< 1267200000  815000 333 >,
			< 1344000000  825000 356 >,
			< 1420800000  835000 380 >,
			< 1497600000  845000 404 >,
			< 1574400000  855000 430 >,
			< 1651200000  865000 456 >,
			< 1728000000  875000 482 >,
			< 1804800000  885000 510 >,
			< 1881600000  895000 538 >,
			< 1958400000  905000 565 >,
			< 2035200000  915000 596 >,
			< 2112000000  930000 627 >,
			< 2188800000  940000 659 >,
			< 2265600000  950000 691 >;

		qcom,speed1-pvs6-bin-v0 =
			<          0       0   0 >,
			<  300000000  725000  72 >,
			<  345600000  725000  83 >,
			<  422400000  725000 101 >,
			<  499200000  725000 120 >,
			<  576000000  725000 139 >,
			<  652800000  725000 159 >,
			<  729600000  735000 180 >,
			<  806400000  745000 200 >,
			<  883200000  755000 221 >,
			<  960000000  765000 242 >,
			< 1036800000  775000 264 >,
			< 1113600000  785000 287 >,
			< 1190400000  795000 308 >,
			< 1267200000  805000 333 >,
			< 1344000000  815000 356 >,
			< 1420800000  825000 380 >,
			< 1497600000  835000 404 >,
			< 1574400000  845000 430 >,
			< 1651200000  850000 456 >,
			< 1728000000  860000 482 >,
			< 1804800000  870000 510 >,
			< 1881600000  880000 538 >,
			< 1958400000  890000 565 >,
			< 2035200000  895000 596 >,
			< 2112000000  905000 627 >,
			< 2188800000  915000 659 >,
			< 2265600000  925000 691 >;
	};

	qcom,cpubw {
		compatible = "qcom,cpubw";
		qcom,cpu-mem-ports = <1 512>, <2 512>;
		qcom,bw-tbl =
			<  381 /*  50 MHz */ >,
			<  572 /*  75 MHz */ >,
			<  762 /* 100 MHz */ >,
			< 1144 /* 150 MHz */ >,
			< 1525 /* 200 MHz */ >,
			< 2342 /* 307 MHz */ >,
			< 3509 /* 460 MHz */ >,
			< 4684 /* 614 MHz */ >,
			< 6103 /* 800 MHz */ >,
			< 7102 /* 931 MHz */ >;
	};

	qcom,kraitbw-l2pm {
		compatible = "qcom,kraitbw-l2pm";
		interrupts = <0 1 1>;
		qcom,bytes-per-beat = <8>;
	};

	qcom,msm-cpufreq@0 {
		reg = <0 4>;
		compatible = "qcom,msm-cpufreq";
		qcom,cpufreq-table =
			<  300000  300000  572 >,
			<  422400  422400 1144 >,
			<  652800  499200 1525 >,
			<  729600  576000 2342 >,
			<  883200  576000 2342 >,
			<  960000  960000 3509 >,
			< 1036800 1036800 3509 >,
			< 1190400 1036800 3509 >,
			< 1267200 1267200 4684 >,
			< 1497600 1497600 4684 >,
			< 1574400 1574400 6103 >,
			< 1728000 1651200 6103 >,
			< 1958400 1728000 7102 >,
			< 2265600 1728000 7102 >,
			< 2457600 1728000 7102 >;
	};

	usb3: qcom,ssusb@f9200000 {
		compatible = "qcom,dwc-usb3-msm";
		reg = <0xf9200000 0xfc000>,
			  <0xfd4ab000 0x4>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		interrupt-parent = <&usb3>;
		interrupts = <0 1>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0x0 0xffffffff>;
		interrupt-map = <0x0 0 &intc 0 133 0
				 0x0 1 &spmi_bus 0x0 0x0 0x9 0x0>;
		interrupt-names = "hs_phy_irq", "pmic_id_irq";

		ssusb_vdd_dig-supply = <&pm8841_s2_corner>;
		SSUSB_1p8-supply = <&pm8941_l6>;
		hsusb_vdd_dig-supply = <&pm8841_s2_corner>;
		HSUSB_1p8-supply = <&pm8941_l6>;
		HSUSB_3p3-supply = <&pm8941_l24>;
		vbus_dwc3-supply = <&pm8941_mvs1>;
		qcom,dwc-usb3-msm-dbm-eps = <4>;
		qcom,vdd-voltage-level = <1 5 7>;
		qcom,dwc-hsphy-init = <0x00D191A4>;
		qcom,misc-ref = <&pm8941_misc>;
		dwc_usb3-adc_tm = <&pm8941_adc_tm>;
		qcom,dwc-usb3-msm-tx-fifo-size = <29696>;
		qcom,dwc-usb3-msm-qdss-tx-fifo-size = <8192>;

		qcom,msm-bus,name = "usb3";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<61 512 0 0>,
				<61 512 240000 960000>;
		dwc3@f9200000 {
			compatible = "synopsys,dwc3";
			reg = <0xf9200000 0xfc000>;
			interrupt-parent = <&intc>;
			interrupts = <0 131 0>, <0 179 0>;
			interrupt-names = "irq", "otg_irq";
			tx-fifo-resize;
		};
	};

	ehci: qcom,ehci-host@f9a55000 {
		compatible = "qcom,ehci-host";
		status = "disabled";
		reg = <0xf9a55000 0x400>;
		interrupts = <0 134 0>, <0 140 0>;
		interrupt-names = "core_irq", "async_irq";
		HSUSB_VDDCX-supply = <&pm8841_s2>;
		HSUSB_1p8-supply = <&pm8941_l6>;
		HSUSB_3p3-supply = <&pm8941_l24>;
		qcom,usb2-enable-hsphy2;
		qcom,usb2-power-budget = <500>;
	};

	gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
		parent-supply = <&pm8841_s4_corner>;
	};

	qcom,lpass@fe200000 {
		compatible = "qcom,pil-q6v5-lpass";
		reg = <0xfe200000 0x00100>,
		      <0xfd485100 0x00010>,
		      <0xfc4016c0 0x00004>;
		reg-names = "qdsp6_base", "halt_base", "restart_reg";
		vdd_cx-supply = <&pm8841_s2_corner>;
		interrupts = <0 162 1>;

		qcom,firmware-name = "adsp";

		/* GPIO inputs from lpass */
		qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
		qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
		qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;

		/* GPIO output to lpass */
		qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;
	};

	qcom,msm-adsp-loader {
		compatible = "qcom,adsp-loader";
		qcom,adsp-state = <0>;
	};

	qcom,msm-audio-ion {
		compatible = "qcom,msm-audio-ion";
	};

	qti,msm-pcm {
		compatible = "qti,msm-pcm-dsp";
		qti,msm-pcm-dsp-id = <0>;
	};

	qti,msm-pcm-low-latency {
		compatible = "qti,msm-pcm-dsp";
		qti,msm-pcm-dsp-id = <1>;
		qti,msm-pcm-low-latency;
		qti,latency-level = "regular";
	};

	qcom,msm-pcm-routing {
		compatible = "qcom,msm-pcm-routing";
	};

	qcom,msm-pcm-lpa {
		compatible = "qcom,msm-pcm-lpa";
	};

	qcom,msm-compr-dsp {
		compatible = "qcom,msm-compr-dsp";
	};

	qcom,msm-compress-dsp {
		compatible = "qcom,msm-compress-dsp";
	};

	qcom,msm-voip-dsp {
		compatible = "qcom,msm-voip-dsp";
	};

	qcom,msm-pcm-voice {
		compatible = "qcom,msm-pcm-voice";
	};

	qcom,msm-stub-codec {
		compatible = "qcom,msm-stub-codec";
	};

	qcom,msm-dai-fe {
		compatible = "qcom,msm-dai-fe";
	};

	qcom,msm-pcm-afe {
		compatible = "qcom,msm-pcm-afe";
	};

	qcom,msm-dai-q6-hdmi {
		compatible = "qcom,msm-dai-q6-hdmi";
		qcom,msm-dai-q6-dev-id = <8>;
	};

	qcom,msm-lsm-client {
		compatible = "qcom,msm-lsm-client";
	};

	qti,msm-pcm-loopback {
		compatible = "qti,msm-pcm-loopback";
	};

	qcom,msm-voice-svc {
		compatible = "qcom,msm-voice-svc";
	};

	qcom,msm-dai-q6 {
		compatible = "qcom,msm-dai-q6";
		qcom,msm-dai-q6-sb-0-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16384>;
		};

		qcom,msm-dai-q6-sb-0-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16385>;
		};

		qcom,msm-dai-q6-sb-1-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16386>;
		};

		qcom,msm-dai-q6-sb-1-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16387>;
		};

		qcom,msm-dai-q6-sb-2-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16388>;
		};

		qcom,msm-dai-q6-sb-2-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16389>;
		};

		qcom,msm-dai-q6-sb-3-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16390>;
		};

		qcom,msm-dai-q6-sb-3-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16391>;
		};

		qcom,msm-dai-q6-sb-4-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16392>;
		};

		qcom,msm-dai-q6-sb-4-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16393>;
		};

		qcom,msm-dai-q6-sb-5-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <16395>;
		};

		qcom,msm-dai-q6-bt-sco-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <12288>;
		};

		qcom,msm-dai-q6-bt-sco-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <12289>;
		};

		qcom,msm-dai-q6-int-fm-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <12292>;
		};

		qcom,msm-dai-q6-int-fm-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <12293>;
		};

		qcom,msm-dai-q6-be-afe-pcm-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <224>;
		};

		qcom,msm-dai-q6-be-afe-pcm-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <225>;
		};

		qcom,msm-dai-q6-afe-proxy-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <241>;
		};

		qcom,msm-dai-q6-afe-proxy-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <240>;
		};

		qcom,msm-dai-q6-incall-record-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <32771>;
		};

		qcom,msm-dai-q6-incall-record-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <32772>;
		};

		qcom,msm-dai-q6-incall-music-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <32773>;
		};

		qcom,msm-dai-q6-incall-music-2-rx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <32770>;
		};
	};

	qcom,msm-pri-auxpcm {
		compatible = "qcom,msm-auxpcm-dev";
		qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
		qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
		qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
		qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
		qcom,msm-cpudai-auxpcm-slot = <1>, <1>;
		qcom,msm-cpudai-auxpcm-data = <0>, <0>;
		qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
		qcom,msm-auxpcm-interface = "primary";
	};

	qcom,msm-sec-auxpcm {
		compatible = "qcom,msm-auxpcm-dev";
		qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
		qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
		qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
		qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
		qcom,msm-cpudai-auxpcm-slot = <1>, <1>;
		qcom,msm-cpudai-auxpcm-data = <0>, <0>;
		qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
		qcom,msm-auxpcm-interface = "secondary";
	};

	qcom,msm-dai-mi2s {
		compatible = "qcom,msm-dai-mi2s";
		qcom,msm-dai-q6-mi2s-quat {
			compatible = "qcom,msm-dai-q6-mi2s";
			qcom,msm-dai-q6-mi2s-dev-id = <3>;
			qcom,msm-mi2s-rx-lines = <1>;
			qcom,msm-mi2s-tx-lines = <2>;
		};
	};

	qcom,msm-pcm-hostless {
		compatible = "qcom,msm-pcm-hostless";
	};

	qcom,msm-ocmem-audio {
		compatible = "qcom,msm-ocmem-audio";
		qcom,msm-bus,name = "audio-ocmem";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<11 604 0 0>,
			<11 604 32506 32506>;
	};

	qcom,msm-adsp-sensors {
		compatible = "qcom,msm-adsp-sensors";
	};

	qcom,mss@fc880000 {
		compatible = "qcom,pil-q6v5-mss";
		reg = <0xfc880000 0x100>,
		      <0xfd485000 0x400>,
		      <0xfc820000 0x020>,
		      <0xfc401680 0x004>;
		reg-names = "qdsp6_base", "halt_base", "rmb_base",
			    "restart_reg";

		interrupts = <0 24 1>;
		vdd_mss-supply = <&pm8841_s3>;
		vdd_cx-supply = <&pm8841_s2_corner>;
		vdd_mx-supply = <&pm8841_s1>;
		vdd_pll-supply = <&pm8941_l12>;
		qcom,vdd_pll = <1800000>;
		qcom,firmware-name = "mba";
		qcom,pil-self-auth;

		/* GPIO inputs from mss */
		qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
		qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
		qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
		qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;

		/* GPIO output to mss */
		qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
	};

	qcom,pronto@fb21b000 {
		compatible = "qcom,pil-pronto";
		reg = <0xfb21b000 0x3000>,
		      <0xfc401700 0x4>,
		      <0xfd485300 0xc>;
		reg-names = "pmu_base", "clk_base", "halt_base";
		interrupts = <0 149 1>;
		vdd_pronto_pll-supply = <&pm8941_l12>;

		qcom,firmware-name = "wcnss";

		/* GPIO inputs from wcnss */
		qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
		qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
		qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;

		/* GPIO output to wcnss */
		qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
	};

	qcom,iris-fm {
		compatible = "qcom,iris_fm";
	};

	qcom,wcnss-wlan@fb000000 {
		compatible = "qcom,wcnss_wlan";
		reg = <0xfb000000 0x280000>,
			<0xf9011008 0x04>;
		reg-names = "wcnss_mmio", "wcnss_fiq";
		interrupts = <0 145 0 0 146 0>;
		interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

		qcom,pronto-vddmx-supply = <&pm8841_s1>;
		qcom,pronto-vddcx-supply = <&pm8841_s2>;
		qcom,pronto-vddpx-supply = <&pm8941_s3>;
		qcom,iris-vddxo-supply = <&pm8941_l6>;
		qcom,iris-vddrfa-supply = <&pm8941_l11>;
		qcom,iris-vddpa-supply = <&pm8941_l19>;
		qcom,iris-vdddig-supply = <&pm8941_s3>;

		gpios = <&msmgpio 36 0>, <&msmgpio 37 0>, <&msmgpio 38 0>, <&msmgpio 39 0>, <&msmgpio 40 0>;
		qcom,has-48mhz-xo;
		qcom,has-pronto-hw;
		qcom,wcnss-pm = <11 19 1200 1 1 6>;
	};

	qcom,ocmem@fdd00000 {
		compatible = "qcom,msm-ocmem";
		reg = <0xfdd00000 0x2000>,
		      <0xfdd02000 0x2000>,
		      <0xfe039000 0x400>,
		      <0xfec00000 0x180000>;
		reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
		interrupts = <0 76 0 0 77 0>;
		interrupt-names = "ocmem_irq", "dm_irq";
		qcom,ocmem-num-regions = <0x3>;
		qcom,ocmem-num-macros = <0x18>;
		qcom,resource-type = <0x706d636f>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0xfec00000 0x180000>;

		partition@0 {
			reg = <0x0 0x100000>;
			qcom,ocmem-part-name = "graphics";
			qcom,ocmem-part-min = <0x80000>;
		};

		partition@80000 {
			reg = <0x100000 0x80000>;
			qcom,ocmem-part-name = "lp_audio";
			qcom,ocmem-part-min = <0x80000>;
		};

		partition@100000 {
			reg = <0x100000 0x80000>;
			qcom,ocmem-part-name = "video";
			qcom,ocmem-part-min = <0x55000>;
		};

	};

	rpm_bus: qcom,rpm-smd {
		compatible = "qcom,rpm-smd";
		rpm-channel-name = "rpm_requests";
		rpm-channel-type = <15>; /* SMD_APPS_RPM */
	};

        qcom,msm-rng@f9bff000 {
		compatible = "qcom,msm-rng";
		reg = <0xf9bff000 0x200>;
		qcom,msm-bus,name = "msm-rng-noc";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<88 618 0 0>,
				<88 618 0 800>;
        };

	qseecom: qcom,qseecom@7b00000 {
		compatible = "qcom,qseecom";
		reg = <0x7b00000 0x500000>;
		reg-names = "secapp-region";
		qcom,disk-encrypt-pipe-pair = <2>;
		qcom,file-encrypt-pipe-pair = <0>;
		qcom,hlos-ce-hw-instance = <1>;
		qcom,qsee-ce-hw-instance = <0>;
		qcom,support-bus-scaling;
		qcom,msm-bus,name = "qseecom-noc";
		qcom,msm-bus,num-cases = <4>;
		qcom,msm-bus,num-paths = <1>;
		qcom,support-fde;
		qcom,support-pfe;
		qcom,msm-bus,vectors-KBps =
				<55 512 0 0>,
				<55 512 0 0>,
				<55 512 120000 1200000>,
				<55 512 393600 3936000>;
	};

	qcom,wdt@f9017000 {
		compatible = "qcom,msm-watchdog";
		reg = <0xf9017000 0x1000>;
		interrupts = <0 3 0>, <0 4 0>;
		qcom,bark-time = <11000>;
		qcom,pet-time = <10000>;
		qcom,ipi-ping;
	};

	qcom,tz-log@fe805720 {
		compatible = "qcom,tz-log";
		reg = <0xfe805720 0x1000>;
	};

	qcom,venus@fdce0000 {
		compatible = "qcom,pil-venus";
		reg = <0xfdce0000 0x4000>,
		      <0xfdc80000 0x400>;
		reg-names = "wrapper_base", "vbif_base";
		vdd-supply = <&gdsc_venus>;

		qcom,firmware-name = "venus";
	};

	qcom,cache_erp@f9012000 {
		reg = <0xf9012000 0x80>,
		      <0xf9089000 0x80>,
		      <0xf9099000 0x80>,
		      <0xf90a9000 0x80>,
		      <0xf90b9000 0x80>,
		      <0xf9088000 0x40>,
		      <0xf9098000 0x40>,
		      <0xf90a8000 0x40>,
		      <0xf90b8000 0x40>;

		reg-names = "l2_saw",
			    "krait0_saw",
			    "krait1_saw",
			    "krait2_saw",
			    "krait3_saw",
			    "krait0_acs",
			    "krait1_acs",
			    "krait2_acs",
			    "krait3_acs";

		compatible = "qcom,cache_erp";
		interrupts = <1 9 0>, <0 2 0>;
		interrupt-names = "l1_irq", "l2_irq";
	};

	qcom,cache_dump {
		compatible = "qcom,cache_dump";
		qcom,l1-dump-size = <0x100000>;
		qcom,l2-dump-size = <0x500000>;
	};

	tsens: tsens@fc4a8000 {
		compatible = "qcom,msm-tsens";
		reg = <0xfc4a8000 0x2000>,
		      <0xfc4bc000 0x1000>;
		reg-names = "tsens_physical", "tsens_eeprom_physical";
		interrupts = <0 184 0>;
		qcom,sensors = <11>;
		qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200
				3200 3200>;
		qcom,calib-mode = "fuse_map1";
	};

	jtag_fuse: jtagfuse@fc4be024 {
		compatible = "qcom,jtag-fuse";
		reg = <0xfc4be024 0x8>;
		reg-names = "fuse-base";
	};

	qcom,msm-rtb {
		compatible = "qcom,msm-rtb";
		qcom,rtb-size = <0x100000>;
	};

	qcom,msm-contig-mem {
		compatible = "qcom,msm-contig-mem";
		qcom,memory-reservation-type = "EBI1";
		qcom,memory-reservation-size = <0x280000>; /* 2.5M EBI1 buffer */
	};

        qcom,qcedev@fd440000 {
		compatible = "qcom,qcedev";
		reg = <0xfd440000 0x20000>,
		      <0xfd444000 0x1b000>;
		reg-names = "crypto-base","crypto-bam-base";
		interrupts = <0 236 0>;
		qcom,bam-pipe-pair = <1>;
		qcom,ce-hw-instance = <1>;
		qcom,ce-device = <0>;
                qcom,msm-bus,name = "qcedev-noc";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<56 512 0 0>,
				<56 512 3936000 393600>;
	};

        qcom,qcrypto@fd440000 {
		compatible = "qcom,qcrypto";
		reg = <0xfd440000 0x20000>,
		      <0xfd444000 0x1b000>;
		reg-names = "crypto-base","crypto-bam-base";
		interrupts = <0 236 0>;
		qcom,bam-pipe-pair = <2>;
		qcom,ce-hw-instance = <1>;
		qcom,ce-device = <0>;
		qcom,clk-mgmt-sus-res;
                qcom,msm-bus,name = "qcrypto-noc";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
                qcom,use-sw-aes-cbc-ecb-ctr-algo;
                qcom,use-sw-aes-xts-algo;
                qcom,use-sw-ahash-algo;
		qcom,msm-bus,vectors-KBps =
				<56 512 0 0>,
				<56 512 3936000 393600>;
	};

        qcom,qcrypto1@fd440000 {
		compatible = "qcom,qcrypto";
		reg = <0xfd440000 0x20000>,
		      <0xfd444000 0x1b000>;
		reg-names = "crypto-base","crypto-bam-base";
		interrupts = <0 236 0>;
		qcom,bam-pipe-pair = <0>;
		qcom,ce-hw-instance = <1>;
		qcom,ce-device = <1>;
		qcom,clk-mgmt-sus-res;
                qcom,msm-bus,name = "qcrypto-noc";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,use-sw-aes-cbc-ecb-ctr-algo;
		qcom,use-sw-aes-xts-algo;
		qcom,use-sw-ahash-algo;
		qcom,msm-bus,vectors-KBps =
				<56 512 0 0>,
				<56 512 3936000 393600>;
	};

	qcom,usbbam@f9304000 {
		compatible = "qcom,usb-bam-msm";
		reg = <0xf9304000 0x5000>,
		      <0xf9a44000 0x11000>,
		      <0xf92f880c 0x4>;
		reg-names = "ssusb", "hsusb", "qscratch_ram1_reg";
		interrupts = <0 132 0 0 135 0>;
		interrupt-names = "ssusb", "hsusb";
		qcom,usb-bam-num-pipes = <16>;
		qcom,usb-bam-fifo-baseaddr = <0xf9200000>;
		qcom,ignore-core-reset-ack;
		qcom,disable-clk-gating;

		qcom,pipe0 {
			label = "ssusb-qdss-in-0";
			qcom,usb-bam-mem-type = <1>;
			qcom,bam-type = <0>;
			qcom,dir = <1>;
			qcom,pipe-num = <0>;
			qcom,peer-bam = <1>;
			qcom,src-bam-physical-address = <0xfc37C000>;
			qcom,src-bam-pipe-index = <0>;
			qcom,dst-bam-physical-address = <0xf9304000>;
			qcom,dst-bam-pipe-index = <2>;
			qcom,data-fifo-offset = <0xf0000>;
			qcom,data-fifo-size = <0x1800>;
			qcom,descriptor-fifo-offset = <0xf4000>;
			qcom,descriptor-fifo-size = <0x1400>;
			qcom,reset-bam-on-connect;
		};

		qcom,pipe1 {
			label = "hsusb-qdss-in-0";
			qcom,usb-bam-mem-type = <1>;
			qcom,bam-type = <1>;
			qcom,dir = <1>;
			qcom,pipe-num = <0>;
			qcom,peer-bam = <1>;
			qcom,src-bam-physical-address = <0xfc37c000>;
			qcom,src-bam-pipe-index = <0>;
			qcom,dst-bam-physical-address = <0xf9a44000>;
			qcom,dst-bam-pipe-index = <2>;
			qcom,data-fifo-offset = <0xf4000>;
			qcom,data-fifo-size = <0x1000>;
			qcom,descriptor-fifo-offset = <0xf5000>;
			qcom,descriptor-fifo-size = <0x400>;
		};
	};

	qcom,msm-thermal {
		compatible = "qcom,msm-thermal";
		qcom,sensor-id = <5>;
		qcom,poll-ms = <250>;
		qcom,limit-temp = <60>;
		qcom,temp-hysteresis = <10>;
		qcom,therm-reset-temp = <115>;
		qcom,freq-step = <2>;
		qcom,freq-control-mask = <0xf>;
		qcom,core-limit-temp = <80>;
		qcom,core-temp-hysteresis = <10>;
		qcom,core-control-mask = <0xe>;
		qcom,hotplug-temp = <110>;
		qcom,hotplug-temp-hysteresis = <20>;
		qcom,cpu-sensors = "tsens_tz_sensor5", "tsens_tz_sensor6",
				"tsens_tz_sensor7", "tsens_tz_sensor8";
		qcom,freq-mitigation-temp = <110>;
		qcom,freq-mitigation-temp-hysteresis = <20>;
		qcom,freq-mitigation-value = <960000>;
		qcom,freq-mitigation-control-mask = <0x01>;
		qcom,vdd-restriction-temp = <5>;
		qcom,vdd-restriction-temp-hysteresis = <10>;
		qcom,pmic-sw-mode-temp = <85>;
		qcom,pmic-sw-mode-temp-hysteresis = <75>;
		qcom,pmic-sw-mode-regs = "vdd-dig";
		vdd-dig-supply = <&pm8841_s2_floor_corner>;
		vdd-gfx-supply = <&pm8841_s4_floor_corner>;

		qcom,vdd-dig-rstr{
			qcom,vdd-rstr-reg = "vdd-dig";
			qcom,levels = <5 7 7>; /* Nominal, Super Turbo, Super Turbo */
			qcom,min-level = <1>; /* No Request */
		};

		qcom,vdd-gfx-rstr{
			qcom,vdd-rstr-reg = "vdd-gfx";
			qcom,levels = <5 7 7>; /* Nominal, Super Turbo, Super Turbo */
			qcom,min-level = <1>; /* No Request */
		};

		qcom,vdd-apps-rstr{
			qcom,vdd-rstr-reg = "vdd-apps";
			qcom,levels = <1881600 1958400 2265600>;
			qcom,freq-req;
		};
	};

	qcom,bam_dmux@fc834000 {
		compatible = "qcom,bam_dmux";
		reg = <0xfc834000 0x7000>;
		interrupts = <0 29 1>;
		qcom,rx-ring-size = <64>;
	};

        memory_hole: qcom,msm-mem-hole {
                compatible = "qcom,msm-mem-hole";
                qcom,memblock-remove = <0x5d00000 0x7d00000
					0xfa00000 0x500000>; /* Address and Size of Hole */
        };

	uart7: uart@f995d000 { /*BLSP #2, UART #7 */
		compatible = "qcom,msm-hsuart-v14";
		status = "disabled";
		reg = <0xf995d000 0x1000>,
			<0xf9944000 0x19000>;
		reg-names = "core_mem", "bam_mem";
		interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
		#address-cells = <0>;
		interrupt-parent = <&uart7>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 113 0
				1 &intc 0 239 0
				2 &msmgpio 42 0>;

		qcom,bam-tx-ep-pipe-index = <0>;
		qcom,bam-rx-ep-pipe-index = <1>;
		qcom,msm-bus,name = "uart7";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<84 512 0 0>,
				<84 512 500 800>;
	};

	qcom,smem@fa00000 {
		compatible = "qcom,smem";
		reg = <0xfa00000 0x200000>,
			<0xf9011000 0x1000>,
			<0xfc428000 0x4000>;
		reg-names = "smem", "irq-reg-base", "aux-mem1";

		qcom,smd-modem {
			compatible = "qcom,smd";
			qcom,smd-edge = <0>;
			qcom,smd-irq-offset = <0x8>;
			qcom,smd-irq-bitmask = <0x1000>;
			qcom,pil-string = "modem";
			interrupts = <0 25 1>;
		};

		qcom,smsm-modem {
			compatible = "qcom,smsm";
			qcom,smsm-edge = <0>;
			qcom,smsm-irq-offset = <0x8>;
			qcom,smsm-irq-bitmask = <0x2000>;
			interrupts = <0 26 1>;
		};

		qcom,smd-adsp {
			compatible = "qcom,smd";
			qcom,smd-edge = <1>;
			qcom,smd-irq-offset = <0x8>;
			qcom,smd-irq-bitmask = <0x100>;
			qcom,pil-string = "adsp";
			interrupts = <0 156 1>;
		};

		qcom,smsm-adsp {
			compatible = "qcom,smsm";
			qcom,smsm-edge = <1>;
			qcom,smsm-irq-offset = <0x8>;
			qcom,smsm-irq-bitmask = <0x200>;
			interrupts = <0 157 1>;
		};

		qcom,smd-wcnss {
			compatible = "qcom,smd";
			qcom,smd-edge = <6>;
			qcom,smd-irq-offset = <0x8>;
			qcom,smd-irq-bitmask = <0x20000>;
			qcom,pil-string = "wcnss";
			interrupts = <0 142 1>;
		};

		qcom,smsm-wcnss {
			compatible = "qcom,smsm";
			qcom,smsm-edge = <6>;
			qcom,smsm-irq-offset = <0x8>;
			qcom,smsm-irq-bitmask = <0x80000>;
			interrupts = <0 144 1>;
		};

		qcom,smd-rpm {
			compatible = "qcom,smd";
			qcom,smd-edge = <15>;
			qcom,smd-irq-offset = <0x8>;
			qcom,smd-irq-bitmask = <0x1>;
			interrupts = <0 168 1>;
			qcom,irq-no-suspend;
		};
	};

	qcom,bcl {
		compatible = "qcom,bcl";
	};

	i2c@f9928000 { /* BLSP-1 QUP-6 */
		cell-index = <3>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9928000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 100 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <400000>;
		qcom,i2c-src-freq = <19200000>;
		qcom,scl-gpio = <&msmgpio 30 0>;
		qcom,sda-gpio = <&msmgpio 29 0>;
		qcom,master-id = <86>;
	};

	qcom,ssm {
		compatible = "qcom,ssm";
		qcom,channel-name = "SSM_RTR";
	};

	sfpb_spinlock: qcom,ipc-spinlock@fd484000 {
		compatible = "qcom,ipc-spinlock-sfpb";
		reg = <0xfd484000 0x400>;
		qcom,num-locks = <8>;
	};

	ldrex_spinlock: qcom,ipc-spinlock@fa00000 {
		compatible = "qcom,ipc-spinlock-ldrex";
		reg = <0xfa00000 0x200000>;
		status = "disable";
	};

	cpu-pmu {
		compatible = "qcom,krait-pmu";
		qcom,irq-is-percpu;
		interrupts = <1 7 0xf00>;
	};

	l2-pmu {
		compatible = "qcom,l2-pmu";
		interrupts = <0 1 0>;
	};

	bimc_sharedmem {
		compatible = "qcom,sharedmem-uio";
		reg = <0xfc380000 0x00100000>;
		reg-names = "bimc";
	};

	qcom,smdtty {
		compatible = "qcom,smdtty";

		smdtty_apps_fm: qcom,smdtty-apps-fm {
			qcom,smdtty-remote = "wcnss";
			qcom,smdtty-port-name = "APPS_FM";
		};

		smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
			qcom,smdtty-remote = "wcnss";
			qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
		};

		smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
			qcom,smdtty-remote = "wcnss";
			qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
		};

		smdtty_mbalbridge: qcom,smdtty-mbalbridge {
			qcom,smdtty-remote = "modem";
			qcom,smdtty-port-name = "MBALBRIDGE";
		};

		smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
			qcom,smdtty-remote = "wcnss";
			qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
		};

		smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
			qcom,smdtty-remote = "wcnss";
			qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
		};

		smdtty_data1: qcom,smdtty-data1 {
			qcom,smdtty-remote = "modem";
			qcom,smdtty-port-name = "DATA1";
		};

		smdtty_data11: qcom,smdtty-data11 {
			qcom,smdtty-remote = "modem";
			qcom,smdtty-port-name = "DATA11";
		};

		smdtty_data21: qcom,smdtty-data21 {
			qcom,smdtty-remote = "modem";
			qcom,smdtty-port-name = "DATA21";
		};

		smdtty_gps_nmea: smdtty-gpsnmea {
			qcom,smdtty-remote = "modem";
			qcom,smdtty-port-name = "GPSNMEA";
		};

		smdtty_loopback: smdtty-loopback {
			qcom,smdtty-remote = "modem";
			qcom,smdtty-port-name = "LOOPBACK";
			qcom,smdtty-dev-name = "LOOPBACK_TTY";
		};
	};

	qcom,avtimer {
		compatible = "qcom,avtimer";
		reg = <0xfe053008 0x4>,
			<0xfe05300c 0x4>;
		reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
	};
};

&gdsc_venus {
	qcom,clock-names = "core_clk";
	status = "ok";
};

&gdsc_mdss {
	qcom,clock-names = "core_clk", "lut_clk";
	status = "ok";
};

&gdsc_jpeg {
	qcom,clock-names = "core0_clk", "core1_clk", "core2_clk";
	status = "ok";
};

&gdsc_vfe {
	qcom,clock-names = "core0_clk", "core1_clk", "csi0_clk", "csi1_clk",
			   "cpp_clk";
	status = "ok";
};

&gdsc_oxili_gx {
	qcom,clock-names = "core_clk";
	status = "ok";
};

&gdsc_oxili_cx {
	status = "ok";
};

&gdsc_usb_hsic {
	status = "ok";
};

/* end of msm8974.dtsi */
/* start of msm-iommu-v1.dtsi */
/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	jpeg_iommu: qcom,iommu@fda64000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfda64000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 67 0>;
		qcom,needs-alt-core-clk;
		label = "jpeg_iommu";
		status = "disabled";
		qcom,msm-bus,name = "jpeg_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<62 512 0 0>,
				<62 512 0 1000>;

		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0A
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2050
					0x2514
					0x2540
					0x256c
					0x2314
					0x2394
					0x2414
					0x20ac
					0x215c
					0x220c
					0x2008
					0x200c
					0x2010
					0x2014>;

		qcom,iommu-bfb-data =  <0x0000ffff
					0x0
					0x4
					0x4
					0x0
					0x0
					0x10
					0x50
					0x0
					0x10
					0x20
					0x0
					0x0
					0x0
					0x0>;

		qcom,iommu-ctx@fda6c000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfda6c000 0x1000>;
			interrupts = <0 70 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "jpeg_enc0";
		};

		qcom,iommu-ctx@fda6d000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfda6d000 0x1000>;
			interrupts = <0 70 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "jpeg_enc1";
		};

		qcom,iommu-ctx@fda6e000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfda6e000 0x1000>;
			interrupts = <0 70 0>;
			qcom,iommu-ctx-sids = <2>;
			label = "jpeg_dec";
		};
	};

	mdp_iommu: qcom,iommu@fd928000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfd928000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 73 0>;
		qcom,iommu-secure-id = <1>;
		label = "mdp_iommu";
		qcom,msm-bus,name = "mdp_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<22 512 0 0>,
				<22 512 0 1000>;
		status = "disabled";

		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0A
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2050
					0x2514
					0x2540
					0x256c
					0x20ac
					0x215c
					0x220c
					0x2314
					0x2394
					0x2414
					0x2008
					0x200c
					0x2010
					0x2014
					0x2018
					0x201c
					0x2020>;

		qcom,iommu-bfb-data =  <0xffffffff
					0x0
					0x00000004
					0x00000010
					0x00000000
					0x00000000
					0x00000034
					0x00000044
					0x0
					0x34
					0x74
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0>;

		qcom,iommu-ctx@fd930000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfd930000 0x1000>;
			interrupts = <0 47 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "mdp_0";
		};

		qcom,iommu-ctx@fd931000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfd931000 0x1000>;
			interrupts = <0 47 0>, <0 46 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "mdp_1";
			qcom,secure-context;
		};

		qcom,iommu-ctx@fd932000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfd932000 0x1000>;
			interrupts = <0 47 0>, <0 46 0>;
			qcom,iommu-ctx-sids = <>;
			label = "mdp_2";
			qcom,secure-context;
		};
	};

	venus_iommu: qcom,iommu@fdc84000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfdc84000 0x10000
		       0xfdce0004 0x4>;
		reg-names = "iommu_base", "clk_base";
		interrupts = <0 45 0>;
		qcom,iommu-secure-id = <0>;
		qcom,needs-alt-core-clk;
		label = "venus_iommu";
		qcom,msm-bus,name = "venus_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<63 512 0 0>,
				<63 512 0 1000>;
		status = "disabled";

		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0A
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2050
					0x2514
					0x2540
					0x256c
					0x20ac
					0x215c
					0x220c
					0x2314
					0x2394
					0x2414
					0x2008
					0x200c
					0x2010
					0x2014
					0x2018
					0x201c
					0x2020
					0x2024
					0x2028
					0x202c
					0x2030
					0x2034
					0x2038>;

		qcom,iommu-bfb-data =  <0xffffffff
					0xffffffff
					0x00000004
					0x00000008
					0x00000000
					0x00000000
					0x00000094
					0x000000b4
					0x0
					0x94
					0x114
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0>;

		venus_ns: qcom,iommu-ctx@fdc8c000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdc8c000 0x1000>;
			interrupts = <0 42 0>;
			qcom,iommu-ctx-sids = <0 1 2 3 4 5>;
			label = "venus_ns";
		};

		venus_cp: qcom,iommu-ctx@fdc8d000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdc8d000 0x1000>;
			interrupts = <0 42 0>, <0 43 0>;
			qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x85>;
			label = "venus_cp";
			qcom,secure-context;
		};

		venus_fw: qcom,iommu-ctx@fdc8e000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdc8e000 0x1000>;
			interrupts = <0 42 0>, <0 43 0>;
			qcom,iommu-ctx-sids = <0xc0 0xc6>;
			label = "venus_fw";
			qcom,secure-context;
		};
	};

	kgsl_iommu: qcom,iommu@fdb10000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfdb10000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 38 0>;
		label = "kgsl_iommu";
		qcom,msm-bus,name = "kgsl_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<26 512 0 0>,
				<26 512 0 1000>;
		status = "disabled";

		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0A
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2050
					0x2514
					0x2540
					0x256c
					0x20ac
					0x215c
					0x220c
					0x2314
					0x2394
					0x2414
					0x2008>;

		qcom,iommu-bfb-data =  <0x00000003
					0x0
					0x00000004
					0x00000010
					0x00000000
					0x00000000
					0x00000001
					0x00000021
					0x0
					0x1
					0x81
					0x0>;

		qcom,iommu-ctx@fdb18000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdb18000 0x1000>;
			interrupts = <0 241 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "gfx3d_user";
		};

		qcom,iommu-ctx@fdb19000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdb19000 0x1000>;
			interrupts = <0 241 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "gfx3d_priv";
		};

		qcom,iommu-ctx@fdb1a000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdb1a000 0x1000>;
			interrupts = <0 241 0>;
			qcom,iommu-ctx-sids = <2>;
			label = "gfx3d_spare";
		};

	};

	vfe_iommu: qcom,iommu@fda44000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfda44000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 62 0>;
		qcom,needs-alt-core-clk;
		label = "vfe_iommu";
		qcom,msm-bus,name = "vfe_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<29 512 0 0>,
				<29 512 0 1000>;
		status = "disabled";

		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0A
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2050
					0x2514
					0x2540
					0x256c
					0x2314
					0x2394
					0x2414
					0x20ac
					0x215c
					0x220c
					0x2008
					0x200c
					0x2010
					0x2014
					0x2018
					0x201c
					0x2020>;

		qcom,iommu-bfb-data =  <0xffffffff
					0x00000000
					0x4
					0x8
					0x0
					0x0
					0x20
					0x78
					0x0
					0x20
					0x36
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0
					0x0>;

		qcom,iommu-ctx@fda4c000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfda4c000 0x1000>;
			interrupts = <0 65 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "vfe0";
		};

		qcom,iommu-ctx@fda4d000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfda4d000 0x1000>;
			interrupts = <0 65 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "vfe1";
		};

		qcom,iommu-ctx@fda4e000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfda4e000 0x1000>;
			interrupts = <0 65 0>;
			qcom,iommu-ctx-sids = <2>;
			label = "cpp";
		};
	};

	copss_iommu: qcom,iommu@f9bc4000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xf9bc4000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 153 0>;
		label = "copss_iommu";
		qcom,msm-bus,name = "copss_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<88 512 0 0>,
				<88 512 0 1000>;
		status = "disabled";
		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0a
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2514
					0x2540
					0x256c
					0x20ac
					0x215c
					0x220c
					0x22bc
					0x2314
					0x2394
					0x2414
					0x2494
					0x2008>;

		qcom,iommu-bfb-data =  <0x3
					0x4
					0x4
					0x0
					0x0
					0x0
					0x1
					0x0
					0x0
					0x40
					0x44
					0x0
					0x0>;

		qcom,iommu-lpae-bfb-regs = <0x204c
					    0x2514
					    0x2540
					    0x256c
					    0x20ac
					    0x215c
					    0x220c
					    0x22bc
					    0x2314
					    0x2394
					    0x2414
					    0x2494
					    0x2008>;

		qcom,iommu-lpae-bfb-data = <0x3
					    0x0
					    0x4
					    0x4
					    0x0
					    0x5
					    0x0
					    0x1
					    0x0
					    0x0
					    0x40
					    0x44
					    0x0>;


		copss_cb_0: qcom,iommu-ctx@f9bcc000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bcc000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "copss_cb_0";
		};

		copss_cb_1: qcom,iommu-ctx@f9bcd000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bcd000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "copss_cb_1";
		};

		copss_cb_2: qcom,iommu-ctx@f9bce000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bce000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <2>;
			label = "copss_cb_2";
		};

		copss_cb_3: qcom,iommu-ctx@f9bcf000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bcf000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <3>;
			label = "copss_cb_3";
		};

		copss_cb_4: qcom,iommu-ctx@f9bd0000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bd0000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <4>;
			label = "copss_cb_4";
		};

		copss_cb_5: qcom,iommu-ctx@f9bd1000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bd1000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <5>;
			label = "copss_cb_5";
		};

		copss_cb_6: qcom,iommu-ctx@f9bd2000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bd2000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <6>;
			label = "copss_cb_6";
		};

		copss_cb_7: qcom,iommu-ctx@f9bd3000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xf9bd3000 0x1000>;
			interrupts = <0 142 0>;
			qcom,iommu-ctx-sids = <7>;
			label = "copss_cb_7";
		};
	};

	vpu_iommu: qcom,iommu@fdee4000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfdee4000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 147 0>;
		label = "vpu_iommu";
		qcom,msm-bus,name = "vpu_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<93 512 0 0>,
				<93 512 0 1000>;
		status = "disabled";
		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0a
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2514
					0x2540
					0x256c
					0x2314
					0x2394
					0x2414
					0x2494
					0x20ac
					0x215c
					0x220c
					0x22bc
					0x2008
					0x200c
					0x2010
					0x2014>;

		qcom,iommu-bfb-data =  <0xffff
					0x4
					0x10
					0x0
					0x0
					0xf
					0x4b
					0x0
					0x1e00
					0x1e00
					0x5a0f
					0x0
					0x0
					0x0
					0x0
					0x0>;

		qcom,iommu-lpae-bfb-regs = <0x204c
					    0x2514
					    0x2540
					    0x256c
					    0x2314
					    0x2394
					    0x2414
					    0x2494
					    0x20ac
					    0x215c
					    0x220c
					    0x22bc
					    0x2008
					    0x200c
					    0x2010
					    0x2014>;

		qcom,iommu-lpae-bfb-data = <0xffff
					    0x0
					    0x4
					    0x10
					    0x0
					    0x0
					    0xf
					    0x4b
					    0x1e00
					    0x5a2d
					    0x1e00
					    0x5a0f
					    0x0
					    0x0
					    0x0
					    0x0>;


		vpu_cb_0: qcom,iommu-ctx@fdeec000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdeec000 0x1000>;
			interrupts = <0 145 0>;
			qcom,iommu-ctx-sids = <0 1 3>;
			label = "vpu_cb_0";
		};

		vpu_cb_1: qcom,iommu-ctx@fdeed000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdeed000 0x1000>;
			interrupts = <0 145 0>;
			qcom,iommu-ctx-sids = <8 9>;
			label = "vpu_cb_1";
		};

		vpu_cb_2: qcom,iommu-ctx@fdeee000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdeee000 0x1000>;
			interrupts = <0 145 0>;
			qcom,iommu-ctx-sids = <5 7 15>;
			label = "vpu_cb_2";
		};
	};

	lpass_qdsp_iommu: qcom,iommu@fe054000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfe054000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 202 0>;
		label = "lpass_qdsp_iommu";
		qcom,msm-bus,name = "lpass_qdsp_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<11 512 0 0>,
				<11 512 0 1000>;
		status = "disabled";
		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0a
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2514
					0x2540
					0x256c
					0x20ac
					0x215c
					0x220c
					0x22bc
					0x2314
					0x2394
					0x2414
					0x2494
					0x2008>;

		qcom,iommu-bfb-data =  <0x3
					0x4
					0x4
					0x0
					0x0
					0x0
					0x10
					0x0
					0x0
					0x15e
					0x19e
					0x0
					0x0>;

		qcom,iommu-lpae-bfb-regs = <0x204c
					    0x2514
					    0x2540
					    0x256c
					    0x20ac
					    0x215c
					    0x220c
					    0x22bc
					    0x2314
					    0x2394
					    0x2414
					    0x2494
					    0x2008>;

		qcom,iommu-lpae-bfb-data = <0x3
					    0x0
					    0x4
					    0x4
					    0x0
					    0x20
					    0x0
					    0x10
					    0x0
					    0x0
					    0x15e
					    0x19e
					    0x0>;


		lpass_qdsp_cb_0: qcom,iommu-ctx@fe05c000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe05c000 0x1000>;
			interrupts = <0 265 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "lpass_qdsp_cb_0";
		};

		lpass_qdsp_cb_1: qcom,iommu-ctx@fe05d000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe05d000 0x1000>;
			interrupts = <0 265 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "lpass_qdsp_cb_1";
		};

		lpass_qdsp_cb_2: qcom,iommu-ctx@fe05e000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe05e000 0x1000>;
			interrupts = <0 265 0>;
			qcom,iommu-ctx-sids = <2>;
			label = "lpass_qdsp_cb_2";
		};

		lpass_qdsp_cb_3: qcom,iommu-ctx@fe05f000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe05f000 0x1000>;
			interrupts = <0 265 0>;
			qcom,iommu-ctx-sids = <3>;
			label = "lpass_qdsp_cb_3";
		};
	};

	lpass_core_iommu: qcom,iommu@fe064000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfe064000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 166 0>;
		label = "lpass_core_iommu";
		qcom,msm-bus,name = "lpass_core_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<52 512 0 0>,
				<52 512 0 1000>;
		status = "disabled";
		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0a
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2514
					0x2540
					0x256c
					0x20ac
					0x215c
					0x220c
					0x22bc
					0x2314
					0x2394
					0x2414
					0x2494
					0x2008>;

		qcom,iommu-bfb-data =  <0x3
					0x4
					0x4
					0x0
					0x0
					0x0
					0x4
					0x0
					0x0
					0x40
					0x50
					0x0
					0x0>;

		qcom,iommu-lpae-bfb-regs = <0x204c
					    0x2514
					    0x2540
					    0x256c
					    0x20ac
					    0x215c
					    0x220c
					    0x22bc
					    0x2314
					    0x2394
					    0x2414
					    0x2494
					    0x2008>;

		qcom,iommu-lpae-bfb-data = <0x3
					    0x0
					    0x4
					    0x4
					    0x0
					    0xc
					    0x0
					    0x4
					    0x0
					    0x0
					    0x40
					    0x50
					    0x0>;


		lpass_core_cb_0: qcom,iommu-ctx@fe06c000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe06c000 0x1000>;
			interrupts = <0 267 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "lpass_core_cb_0";
		};

		lpass_core_cb_1: qcom,iommu-ctx@fe06d000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe06d000 0x1000>;
			interrupts = <0 267 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "lpass_core_cb_1";
		};

		lpass_core_cb_2: qcom,iommu-ctx@fe06e000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfe06e000 0x1000>;
			interrupts = <0 267 0>;
			qcom,iommu-ctx-sids = <2>;
			label = "lpass_core_cb_2";
		};
	};

	vcap_iommu: qcom,iommu@fdfb6000 {
		compatible = "qcom,msm-smmu-v1";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfdfb6000 0x10000>;
		reg-names = "iommu_base";
		interrupts = <0 315 0>;
		qcom,needs-alt-core-clk;
		label = "vcap_iommu";
		status = "disabled";
		qcom,msm-bus,name = "vcap_ebi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<48 512 0 0>,
			<48 512 0 1000>;

		qcom,iommu-pmu-ngroups = <1>;
		qcom,iommu-pmu-ncounters = <8>;
		qcom,iommu-pmu-event-classes = <0x00
						0x01
						0x08
						0x09
						0x0A
						0x10
						0x11
						0x12
						0x80
						0x81
						0x82
						0x83
						0x90
						0x91
						0x92
						0xb0
						0xb1>;

		qcom,iommu-bfb-regs =  <0x204c
					0x2514
					0x2540
					0x256c
					0x2314
					0x2394
					0x2414
					0x2494
					0x20ac
					0x215c
					0x220c
					0x22bc
					0x2008
					0x200c>;

		qcom,iommu-bfb-data = <0x0ff
					0x00000004
					0x00000008
					0x0
					0x0
					0x00000008
					0x00000028
					0x0
					0x001000
					0x001000
					0x003008
					0x0
					0x0
					0x0>;

		qcom,iommu-ctx@fdfbe000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdfbe000 0x1000>;
			interrupts = <0 313 0>;
			qcom,iommu-ctx-sids = <0>;
			label = "vcap_cb0";
		};

		qcom,iommu-ctx@fdfbf000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdfbf000 0x1000>;
			interrupts = <0 313 0>;
			qcom,iommu-ctx-sids = <1>;
			label = "vcap_cb1";
		};

		qcom,iommu-ctx@fdfc0000 {
			compatible = "qcom,msm-smmu-v1-ctx";
			reg = <0xfdfc0000 0x1000>;
			interrupts = <0 313 0>;
			qcom,iommu-ctx-sids = <>;
			label = "vcap_cb2";
		};
	};
};

/* end of msm-iommu-v1.dtsi */
/* start of msm8974-v2-iommu.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/include/ "msm-iommu-v1.dtsi"

&venus_iommu {
	status = "ok";
	vdd-supply = <&gdsc_venus>;
	qcom,iommu-enable-halt;

	qcom,iommu-bfb-regs =  <0x204c
				0x2050
				0x2514
				0x2540
				0x256c
				0x20ac
				0x215c
				0x220c
				0x2314
				0x2394
				0x2414
				0x2008
				0x200c
				0x2010
				0x2014
				0x2018
				0x201c
				0x2020
				0x2024
				0x2028
				0x202c
				0x2030
				0x2034
				0x2038>;

	qcom,iommu-bfb-data =  <0xffffffff
				0xffffffff
				0x4
				0x8
				0x0
				0x13205
				0x4000
				0x14020
				0x0
				0x94
				0x114
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0>;

	venus_ns: qcom,iommu-ctx@fdc8c000 {
		qcom,iommu-ctx-sids = <0 1 2 3 4 5 7>;
	};

	venus_sec_bitstream: qcom,iommu-ctx@fdc8d000 {
		qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84>;
		label = "venus_sec_bitstream";
	};

	venus_sec_pixel: qcom,iommu-ctx@fdc8f000 {
		compatible = "qcom,msm-smmu-v1-ctx";
		reg = <0xfdc8f000 0x1000>;
		interrupts = <0 42 0>, <0 43 0>;
		qcom,iommu-ctx-sids = <0x85>;
		label = "venus_sec_pixel";
		qcom,secure-context;
	};

	venus_sec_non_pixel: qcom,iommu-ctx@fdc90000 {
		compatible = "qcom,msm-smmu-v1-ctx";
		reg = <0xfdc90000 0x1000>;
		interrupts = <0 42 0>, <0 43 0>;
		qcom,iommu-ctx-sids = <0x87 0xA0>;
		label = "venus_sec_non_pixel";
		qcom,secure-context;
	};
};

&jpeg_iommu {
	status = "ok";
	vdd-supply = <&gdsc_jpeg>;
	qcom,iommu-enable-halt;

	qcom,iommu-bfb-regs =  <0x204c
				0x2050
				0x2514
				0x2540
				0x256c
				0x2314
				0x2394
				0x2414
				0x20ac
				0x215c
				0x220c
				0x2008
				0x200c
				0x2010
				0x2014>;

	qcom,iommu-bfb-data =  <0xffff
				0x0
				0x4
				0x4
				0x0
				0x0
				0x10
				0x50
				0x0
				0x2804
				0x9614
				0x0
				0x0
				0x0
				0x0>;
};

&mdp_iommu {
	status = "ok";
	vdd-supply = <&gdsc_mdss>;
	qcom,iommu-enable-halt;

	qcom,iommu-bfb-regs =  <0x204c
				0x2050
				0x2514
				0x2540
				0x256c
				0x20ac
				0x215c
				0x220c
				0x2314
				0x2394
				0x2414
				0x2008
				0x200c
				0x2010
				0x2014
				0x2018
				0x201c
				0x2020>;

	qcom,iommu-bfb-data =  <0xffffffff
				0x0
				0x4
				0x10
				0x0
				0x6800
				0x6221
				0x16231
				0x0
				0x34
				0x74
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0>;
};

&kgsl_iommu {
	status = "ok";
	vdd-supply = <&gdsc_oxili_cx>;
	qcom,alt-vdd-supply = <&gdsc_oxili_gx>;
	qcom,iommu-enable-halt;
	qcom,needs-alt-core-clk;

	qcom,iommu-bfb-regs =  <0x204c
				0x2050
				0x2514
				0x2540
				0x256c
				0x20ac
				0x215c
				0x220c
				0x2314
				0x2394
				0x2414
				0x2008>;

	qcom,iommu-bfb-data =  <0x3
				0x0
				0x4
				0x10
				0x0
				0x0
				0x0
				0x20
				0x0
				0x1
				0x81
				0x0>;
};

&vfe_iommu {
	status = "ok";
	vdd-supply = <&gdsc_vfe>;
	qcom,iommu-enable-halt;

	qcom,iommu-bfb-regs =  <0x204c
				0x2050
				0x2514
				0x2540
				0x256c
				0x2314
				0x2394
				0x2414
				0x20ac
				0x215c
				0x220c
				0x2008
				0x200c
				0x2010
				0x2014
				0x2018
				0x201c
				0x2020>;

	qcom,iommu-bfb-data =  <0xffffffff
				0x0
				0x4
				0x8
				0x0
				0x0
				0x20
				0x78
				0x0
				0x3c08
				0xb41e
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0
				0x0>;
};

/* end of msm8974-v2-iommu.dtsi */
/* start of msm8974-v2-iommu-domains.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,iommu-domains {
		compatible = "qcom,iommu-domains";

		venus_domain_ns: qcom,iommu-domain1 {
			label = "venus_ns";
			qcom,iommu-contexts = <&venus_ns>;
			qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
						 0xdcc00000 0x1000000>;
		};

		venus_domain_sec_bitstream: qcom,iommu-domain2 {
			label = "venus_sec_bitstream";
			qcom,iommu-contexts = <&venus_sec_bitstream>;
			qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
			qcom,secure-domain;
		};

		venus_domain_sec_pixel: qcom,iommu-domain3 {
			label = "venus_sec_pixel";
			qcom,iommu-contexts = <&venus_sec_pixel>;
			qcom,virtual-addr-pool = <0x25800000 0x25800000>;
			qcom,secure-domain;
		};

		venus_domain_sec_non_pixel: qcom,iommu-domain4 {
			label = "venus_sec_non_pixel";
			qcom,iommu-contexts = <&venus_sec_non_pixel>;
			qcom,virtual-addr-pool = <0x1000000 0x24800000>;
			qcom,secure-domain;
		};
	};
};

/* end of msm8974-v2-iommu-domains.dtsi */
/* start of msm8974pro-pm.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,spm@f9089000 {
		compatible = "qcom,spm-v2";
	#address-cells = <1>;
	#size-cells = <1>;
		reg = <0xf9089000 0x1000>;
		qcom,core-id = <0>;
		qcom,saw2-ver-reg = <0xfd0>;
		qcom,saw2-cfg = <0x01>;
		qcom,saw2-avs-ctl = <0>;
		qcom,saw2-avs-hysteresis = <0>;
		qcom,saw2-avs-limit = <0>;
		qcom,saw2-avs-dly= <0>;
		qcom,saw2-spm-dly= <0x3C102800>;
		qcom,saw2-spm-ctl = <0x1>;
		qcom,saw2-spm-cmd-wfi = [03 0b 0f];
		qcom,saw2-spm-cmd-ret = [42 1b 00 d8 5B 03 d8 5b 0b 00 42 1b 0f];
		qcom,saw2-spm-cmd-spc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
		qcom,saw2-spm-cmd-pc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
	};

	qcom,spm@f9099000 {
		compatible = "qcom,spm-v2";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0xf9099000 0x1000>;
		qcom,core-id = <1>;
		qcom,saw2-ver-reg = <0xfd0>;
		qcom,saw2-cfg = <0x01>;
		qcom,saw2-avs-ctl = <0>;
		qcom,saw2-avs-hysteresis = <0>;
		qcom,saw2-avs-limit = <0>;
		qcom,saw2-avs-dly= <0>;
		qcom,saw2-spm-dly= <0x3C102800>;
		qcom,saw2-spm-ctl = <0x1>;
		qcom,saw2-spm-cmd-wfi = [03 0b 0f];
		qcom,saw2-spm-cmd-ret = [42 1b 00 d8 5B 03 d8 5b 0b 00 42 1b 0f];
		qcom,saw2-spm-cmd-spc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
		qcom,saw2-spm-cmd-pc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
	};

	qcom,spm@f90a9000 {
		compatible = "qcom,spm-v2";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0xf90a9000 0x1000>;
		qcom,core-id = <2>;
		qcom,saw2-ver-reg = <0xfd0>;
		qcom,saw2-cfg = <0x01>;
		qcom,saw2-avs-ctl = <0>;
		qcom,saw2-avs-hysteresis = <0>;
		qcom,saw2-avs-limit = <0>;
		qcom,saw2-avs-dly= <0>;
		qcom,saw2-spm-dly= <0x3C102800>;
		qcom,saw2-spm-ctl = <0x1>;
		qcom,saw2-spm-cmd-wfi = [03 0b 0f];
		qcom,saw2-spm-cmd-ret = [42 1b 00 d8 5B 03 d8 5b 0b 00 42 1b 0f];
		qcom,saw2-spm-cmd-spc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
		qcom,saw2-spm-cmd-pc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
	};

	qcom,spm@f90b9000 {
		compatible = "qcom,spm-v2";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0xf90b9000 0x1000>;
		qcom,core-id = <3>;
		qcom,saw2-ver-reg = <0xfd0>;
		qcom,saw2-cfg = <0x01>;
		qcom,saw2-avs-ctl = <0>;
		qcom,saw2-avs-hysteresis = <0>;
		qcom,saw2-avs-limit = <0>;
		qcom,saw2-avs-dly= <0>;
		qcom,saw2-spm-dly= <0x3C102800>;
		qcom,saw2-spm-ctl = <0x1>;
		qcom,saw2-spm-cmd-wfi = [03 0b 0f];
		qcom,saw2-spm-cmd-ret = [42 1b 00 d8 5B 03 d8 5b 0b 00 42 1b 0f];
		qcom,saw2-spm-cmd-spc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
		qcom,saw2-spm-cmd-pc = [00 20 80 10 E8 5B 03 3B E8 5B 82 10 0B
			30 06 26 30 0F];
	};

	qcom,spm@f9012000 {
		compatible = "qcom,spm-v2";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0xf9012000 0x1000>;
		qcom,core-id = <0xffff>; /* L2/APCS SAW */
		qcom,saw2-ver-reg = <0xfd0>;
		qcom,saw2-cfg = <0x14>;
		qcom,saw2-avs-ctl = <0>;
		qcom,saw2-avs-hysteresis = <0>;
		qcom,saw2-avs-limit = <0>;
		qcom,saw2-avs-dly= <0>;
		qcom,saw2-spm-dly= <0x3C102800>;
		qcom,saw2-spm-ctl = <0x1>;
		qcom,saw2-pmic-data0 = <0x02030080>;
		qcom,saw2-pmic-data1 = <0x00030000>;
		qcom,vctl-timeout-us = <50>;
		qcom,vctl-port = <0x0>;
		qcom,phase-port = <0x1>;
		qcom,pfm-port = <0x2>;
		qcom,saw2-spm-cmd-ret = [1f 00 03 00 0f];
		qcom,saw2-spm-cmd-gdhs = [00 32 42 03 44 50 02 32 50 0f];
		qcom,saw2-spm-cmd-pc = [00 10 32 b0 11 42 07 01 b0 12 44
				50 02 32 50 0f];
		qcom,L2-spm-is-apcs-master;
	};

	lpm_levels: qcom,lpm-levels {
		compatible = "qcom,lpm-levels";
		qcom,allow-synced-levels;
		qcom,default-l2-state = "l2_cache_retention";
		#address-cells = <1>;
		#size-cells = <1>;

		qcom,cpu-modes {
			compatible = "qcom,cpu-modes";
			qcom,cpu-mode@0 {
				qcom,mode = "wfi";
				qcom,latency-us = <1>;
				qcom,ss-power = <715>;
				qcom,energy-overhead = <17700>;
				qcom,time-overhead = <2>;
			};

			qcom,cpu-mode@1 {
				qcom,mode = "retention";
				qcom,latency-us = <35>;
				qcom,ss-power = <542>;
				qcom,energy-overhead = <34920>;
				qcom,time-overhead = <40>;
			};

			qcom,cpu-mode@2 {
				qcom,mode = "standalone_pc";
				qcom,latency-us = <300>;
				qcom,ss-power = <476>;
				qcom,energy-overhead = <225300>;
				qcom,time-overhead = <350>;
			};

			qcom,cpu-mode@3 {
				qcom,mode = "pc";
				qcom,latency-us = <500>;
				qcom,ss-power = <400>;
				qcom,energy-overhead = <280000>;
				qcom,time-overhead = <500>;
				qcom,use-broadcast-timer;
			};

		};
		qcom,system-modes {
			compatible = "qcom,system-modes";

			qcom,system-mode@0 {
				qcom,l2 = "l2_cache_gdhs";
				qcom,latency-us = <500>;
				qcom,ss-power = <163>;
				qcom,energy-overhead = <577736>;
				qcom,time-overhead = <1000>;
				qcom,min-cpu-mode= "standalone_pc";
				qcom,sync-cpus;
			};

			qcom,system-mode@1 {
				qcom,l2 = "l2_cache_pc";
				qcom,latency-us = <30000>;
				qcom,ss-power = <83>;
				qcom,energy-overhead = <2274420>;
				qcom,time-overhead = <6605>;
				qcom,min-cpu-mode = "pc";
				qcom,sync-cpus;
				qcom,send-rpm-sleep-set;
			};
		};
	};

	qcom,pm-boot {
		compatible = "qcom,pm-boot";
		qcom,mode = "tz";
	};

	qcom,mpm@fc4281d0 {
		compatible = "qcom,mpm-v2";
		reg = <0xfc4281d0 0x1000>, /* MSM_RPM_MPM_BASE 4K */
		    <0xf9011008 0x4>;   /* MSM_APCS_GCC_BASE 4K */
		reg-names = "vmpm", "ipc";
		interrupts = <0 171 1>;

		qcom,ipc-bit-offset = <1>;

		qcom,gic-parent = <&intc>;
		qcom,gic-map = <2 216>, /* tsens_upper_lower_int */
			<47 165>, /* usb30_hs_phy_irq */
			<50 172>, /* usb1_hs_async_wakeup_irq */
			<53 104>, /* mdss_irq */
			<62 222>, /* ee0_krait_hlos_spmi_periph_irq */
			<0xff 18>,  /* APCx_qgicQTmrSecPhysIrptReq */
			<0xff 19>,  /* APCx_qgicQTmrSecPhysIrptReq */
			<0xff 25>,  /* APCx_qgicExtFaultIrptReq */
			<0xff 33>,  /* APCC_qgicL2PerfMonIrptReq */
			<0xff 34>,  /* APCC_qgicL2ErrorIrptReq */
			<0xff 35>,  /* WDT_barkInt */
			<0xff 40>,  /* qtimer_phy_irq */
			<0xff 56>,  /* modem_watchdog */
			<0xff 57>,  /* mss_to_apps_irq(0) */
			<0xff 58>,  /* mss_to_apps_irq(1) */
			<0xff 59>,  /* mss_to_apps_irq(2) */
			<0xff 60>,  /* mss_to_apps_irq(3) */
			<0xff 61>,  /* mss_a2_bam_irq */
			<0xff 70>,  /* iommu_pmon_nonsecure_irq */
			<0xff 74>,  /* osmmu_CIrpt[1] */
			<0xff 75>,  /* osmmu_CIrpt[0] */
			<0xff 77>,  /* osmmu_CIrpt[0] */
			<0xff 78>,  /* osmmu_CIrpt[0] */
			<0xff 79>,  /* osmmu_CIrpt[0] */
			<0xff 94>,  /* osmmu_CIrpt[0] */
			<0xff 97>,  /* iommu_nonsecure_irq */
			<0xff 99>,  /* msm_iommu_pmon_nonsecure_irq */
			<0xff 102>,  /* osmmu_CIrpt[1] */
			<0xff 105>, /* iommu_pmon_nonsecure_irq */
			<0xff 109>,  /* ocmem_dm_nonsec_irq */
			<0xff 126>,  /* bam_irq[0] */
			<0xff 140>,  /* uart_dm_intr */
			<0xff 146>,  /* uart_dm_intr: blsp2_uart_2_irq */
			<0xff 155>,  /* sdcc_irq[0] */
			<0xff 157>,  /* sdcc_irq[0] */
			<0xff 159>,  /* sdcc_irq[0] */
			<0xff 163>,  /* usb30_ee1_irq */
			<0xff 170>,  /* sdcc_pwr_cmd_irq */
			<0xff 173>, /* o_wcss_apss_smd_hi */
			<0xff 174>, /* o_wcss_apss_smd_med */
			<0xff 175>, /* o_wcss_apss_smd_low */
			<0xff 176>, /* o_wcss_apss_smsm_irq */
			<0xff 177>, /* o_wcss_apss_wlan_data_xfer_done */
			<0xff 178>, /* o_wcss_apss_wlan_rx_data_avail */
			<0xff 179>, /* o_wcss_apss_asic_intr */

			<0xff 181>, /* wcnss watchdog */
			<0xff 188>, /* lpass_irq_out_apcs(0) */
			<0xff 189>, /* lpass_irq_out_apcs(1) */
			<0xff 190>, /* lpass_irq_out_apcs(2) */
			<0xff 191>, /* lpass_irq_out_apcs(3) */
			<0xff 192>, /* lpass_irq_out_apcs(4) */
			<0xff 193>, /* lpass_irq_out_apcs(5) */
			<0xff 194>, /* lpass_irq_out_apcs(6) */
			<0xff 195>, /* lpass_irq_out_apcs(7) */
			<0xff 196>, /* lpass_irq_out_apcs(8) */
			<0xff 197>, /* lpass_irq_out_apcs(9) */
			<0xff 198>, /* coresight-tmc-etr interrupt */
			<0xff 200>, /* rpm_ipc(4) */
			<0xff 201>, /* rpm_ipc(5) */
			<0xff 202>, /* rpm_ipc(6) */
			<0xff 203>, /* rpm_ipc(7) */
			<0xff 204>, /* rpm_ipc(24) */
			<0xff 205>, /* rpm_ipc(25) */
			<0xff 206>, /* rpm_ipc(26) */
			<0xff 207>, /* rpm_ipc(27) */
			<0xff 211>, /* usb_dwc3_otg */
			<0xff 240>, /* summary_irq_kpss */
			<0xff 253>, /* sdcc_pwr_cmd_irq */
			<0xff 255>, /* sdcc_bam_irq */
			<0xff 256>, /* sdcc_pwr_cmd_irq */
			<0xff 268>, /* bam_irq[1] */
			<0xff 270>, /* bam_irq[0] */
			<0xff 271>; /* bam_irq[0] */

		qcom,gpio-parent = <&msmgpio>;
		qcom,gpio-map = <3  102>,
			<4  1 >,
			<5  5 >,
			<6  9 >,
			<7  18>,
			<8  20>,
			<9  24>,
			<10  27>,
			<11  28>,
			<12  34>,
			<13  35>,
			<14  37>,
			<15  42>,
			<16  44>,
			<17  46>,
			<18  50>,
			<19  54>,
			<20  59>,
			<21  61>,
			<22  62>,
			<23  64>,
			<24  65>,
			<25  66>,
			<26  67>,
			<27  68>,
			<28  71>,
			<29  72>,
			<30  73>,
			<31  74>,
			<32  75>,
			<33  77>,
			<34  79>,
			<35  80>,
			<36  82>,
			<37  86>,
			<38  92>,
			<39  93>,
			<40  95>,
			<41  144>;
	};

	qcom,pm-8x60@fe805664 {
		compatible = "qcom,pm-8x60";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		reg = <0xfe805664 0x40>;
		qcom,pc-mode = "tz_l2_int";
		qcom,cpus-as-clocks;
		qcom,lpm-levels = <&lpm_levels>;

		qcom,pm-snoc-client {
			compatible = "qcom,pm-snoc-client";
			qcom,msm-bus,name = "ocimem_snoc";
			qcom,msm-bus,num-cases = <2>;
			qcom,msm-bus,num-paths = <1>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,vectors-KBps =
				<54 585 0 0>,
				<54 585 0 800000>;
		};
	};

	qcom,cpu-sleep-status@f9088008{
		compatible = "qcom,cpu-sleep-status";
		reg = <0xf9088008 0x100>;
		qcom,cpu-alias-addr = <0x10000>;
		qcom,sleep-status-mask= <0x80000>;
	};

	qcom,rpm-log@fc19dc00 {
		compatible = "qcom,rpm-log";
		reg = <0xfc19dc00 0x4000>;
		qcom,rpm-addr-phys = <0xfc000000>;
		qcom,offset-version = <4>;
		qcom,offset-page-buffer-addr = <36>;
		qcom,offset-log-len = <40>;
		qcom,offset-log-len-mask = <44>;
		qcom,offset-page-indices = <56>;
	};

	qcom,rpm-stats@fc19dba0 {
		compatible = "qcom,rpm-stats";
		reg = <0xfc19dba0 0x1000>;
		reg-names = "phys_addr_base";
		qcom,sleep-stats-version = <2>;
	};

	qcom,rpm-rbcpr-stats@fc000000 {
		compatible = "qcom,rpmrbcpr-stats";
		reg = <0xfc000000 0x1a0000>;
		qcom,start-offset = <0x190010>;
	};

	qcom,rpm-master-stats@fc428150 {
		compatible = "qcom,rpm-master-stats";
		reg = <0xfc428150 0x3200>;
		qcom,masters = "APSS", "MPSS", "LPSS", "PRONTO";
		qcom,master-stats-version = <2>;
		qcom,master-offset = <2560>;
	};
};

/* end of msm8974pro-pm.dtsi */
/* start of msm8974pro-ion.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,ion {

		qcom,ion-heap@23 { /* OTHER PIL HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <23>;
			qcom,heap-align = <0x1000>;
			qcom,memory-fixed = <0x05a00000 0x2100000>;
			qcom,ion-heap-type = "CARVEOUT";
		};

		qcom,ion-heap@26 { /* MODEM HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <26>;
			qcom,heap-align = <0x1000>;
			qcom,memory-fixed = <0x08000000 0x5000000>;
			qcom,ion-heap-type = "CARVEOUT";
		};
	};
};

/* end of msm8974pro-ion.dtsi */
/* start of msm8974pro.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 * Copyright (C) 2013 Sony Mobile Communications AB.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*
 * As a general rule, only version-specific property overrides should be placed
 * inside this file. However, device definitions should be placed inside the
 * msm8974.dtsi file.
 */

/include/ "msm8974.dtsi"
/include/ "msm8974-v2-iommu.dtsi"
/include/ "msm8974-v2-iommu-domains.dtsi"
/include/ "msm8974pro-pm.dtsi"
/include/ "msm8974pro-ion.dtsi"

&soc {
	android_usb@fe8050c8 {
		compatible = "qcom,android-usb";
		reg = <0xfe8050c8 0xc8>;
		qcom,android-usb-swfi-latency = <1>;
		qcom,android-usb-uicc-nluns = /bits/ 8 <1>;
	};

	qcom,msm-imem@fe805000 {
		compatible = "qcom,msm-imem";
		reg = <0xfe805000 0x1000>; /* Address and size of IMEM */
	};

	qcom,msm-thermal {
		/delete-property/ qcom,pmic-sw-mode-temp;
		/delete-property/ qcom,pmic-sw-mode-temp-hysteresis;
		/delete-property/ qcom,pmic-sw-mode-regs;
	};

	sound {
		reg = <0xfe02c000 0x4>,
		      <0xfe02d000 0x4>,
		      <0xfe02e000 0x4>,
		      <0xfe02f000 0x4>;
		reg-names = "lpaif_pri_mode_muxsel",
			    "lpaif_sec_mode_muxsel",
			    "lpaif_tert_mode_muxsel",
			    "lpaif_quat_mode_muxsel";
	};

	qcom,clock-krait@f9016000 {
		qcom,speed1-pvs0-bin-v0 =
			<          0       0    0 >,
			<  300000000  775000   74 >,
			<  345600000  775000   85 >,
			<  422400000  775000  104 >,
			<  499200000  780000  124 >,
			<  576000000  790000  144 >,
			<  652800000  800000  164 >,
			<  729600000  810000  184 >,
			<  806400000  820000  206 >,
			<  883200000  830000  227 >,
			<  960000000  840000  249 >,
			< 1036800000  850000  271 >,
			< 1113600000  865000  295 >,
			< 1190400000  875000  318 >,
			< 1267200000  890000  342 >,
			< 1344000000  900000  365 >,
			< 1420800000  915000  392 >,
			< 1497600000  925000  416 >,
			< 1574400000  940000  442 >,
			< 1651200000  955000  469 >,
			< 1728000000  970000  497 >,
			< 1804800000  985000  525 >,
			< 1881600000 1000000  554 >,
			< 1958400000 1015000  583 >,
			< 2035200000 1030000  613 >,
			< 2112000000 1045000  642 >,
			< 2150400000 1060000  663 >,
			< 2188800000 1060000  675 >,
			< 2265600000 1075000  708 >;

		qcom,speed1-pvs1-bin-v0 =
			<          0       0    0 >,
			<  300000000  775000   74 >,
			<  345600000  775000   85 >,
			<  422400000  775000  104 >,
			<  499200000  775000  124 >,
			<  576000000  775000  144 >,
			<  652800000  785000  164 >,
			<  729600000  795000  184 >,
			<  806400000  805000  206 >,
			<  883200000  815000  227 >,
			<  960000000  825000  249 >,
			< 1036800000  835000  271 >,
			< 1113600000  850000  295 >,
			< 1190400000  860000  318 >,
			< 1267200000  870000  342 >,
			< 1344000000  885000  365 >,
			< 1420800000  895000  392 >,
			< 1497600000  905000  416 >,
			< 1574400000  920000  442 >,
			< 1651200000  935000  469 >,
			< 1728000000  950000  497 >,
			< 1804800000  965000  525 >,
			< 1881600000  980000  554 >,
			< 1958400000  995000  583 >,
			< 2035200000 1005000  613 >,
			< 2112000000 1020000  642 >,
			< 2150400000 1035000  663 >,
			< 2188800000 1035000  675 >,
			< 2265600000 1050000  708 >;

		qcom,speed1-pvs2-bin-v0 =
			<          0       0    0 >,
			<  300000000  750000   74 >,
			<  345600000  750000   85 >,
			<  422400000  750000  104 >,
			<  499200000  750000  124 >,
			<  576000000  760000  144 >,
			<  652800000  770000  164 >,
			<  729600000  780000  184 >,
			<  806400000  790000  206 >,
			<  883200000  800000  227 >,
			<  960000000  810000  249 >,
			< 1036800000  820000  271 >,
			< 1113600000  830000  295 >,
			< 1190400000  840000  318 >,
			< 1267200000  850000  342 >,
			< 1344000000  865000  365 >,
			< 1420800000  875000  392 >,
			< 1497600000  885000  416 >,
			< 1574400000  900000  442 >,
			< 1651200000  915000  469 >,
			< 1728000000  930000  497 >,
			< 1804800000  945000  525 >,
			< 1881600000  955000  554 >,
			< 1958400000  970000  583 >,
			< 2035200000  980000  613 >,
			< 2112000000  995000  642 >,
			< 2150400000 1010000  663 >,
			< 2188800000 1010000  675 >,
			< 2265600000 1025000  708 >;

		qcom,speed1-pvs3-bin-v0 =
			<          0       0    0 >,
			<  300000000  750000   74 >,
			<  345600000  750000   85 >,
			<  422400000  750000  104 >,
			<  499200000  750000  124 >,
			<  576000000  750000  144 >,
			<  652800000  755000  164 >,
			<  729600000  765000  184 >,
			<  806400000  775000  206 >,
			<  883200000  785000  227 >,
			<  960000000  795000  249 >,
			< 1036800000  805000  271 >,
			< 1113600000  815000  295 >,
			< 1190400000  825000  318 >,
			< 1267200000  835000  342 >,
			< 1344000000  850000  365 >,
			< 1420800000  860000  392 >,
			< 1497600000  870000  416 >,
			< 1574400000  885000  442 >,
			< 1651200000  900000  469 >,
			< 1728000000  910000  497 >,
			< 1804800000  925000  525 >,
			< 1881600000  935000  554 >,
			< 1958400000  945000  583 >,
			< 2035200000  960000  613 >,
			< 2112000000  970000  642 >,
			< 2150400000  985000  663 >,
			< 2188800000  985000  675 >,
			< 2265600000 1000000  708 >;

		qcom,speed1-pvs4-bin-v0 =
			<          0       0    0 >,
			<  300000000  750000   74 >,
			<  345600000  750000   85 >,
			<  422400000  750000  104 >,
			<  499200000  750000  124 >,
			<  576000000  750000  144 >,
			<  652800000  750000  164 >,
			<  729600000  755000  184 >,
			<  806400000  765000  206 >,
			<  883200000  775000  227 >,
			<  960000000  785000  249 >,
			< 1036800000  795000  271 >,
			< 1113600000  805000  295 >,
			< 1190400000  815000  318 >,
			< 1267200000  825000  342 >,
			< 1344000000  835000  365 >,
			< 1420800000  845000  392 >,
			< 1497600000  855000  416 >,
			< 1574400000  870000  442 >,
			< 1651200000  885000  469 >,
			< 1728000000  895000  497 >,
			< 1804800000  905000  525 >,
			< 1881600000  915000  554 >,
			< 1958400000  925000  583 >,
			< 2035200000  935000  613 >,
			< 2112000000  950000  642 >,
			< 2150400000  960000  663 >,
			< 2188800000  960000  675 >,
			< 2265600000  975000  708 >;

		qcom,speed1-pvs5-bin-v0 =
			<          0       0    0 >,
			<  300000000  725000   74 >,
			<  345600000  725000   85 >,
			<  422400000  725000  104 >,
			<  499200000  725000  124 >,
			<  576000000  725000  144 >,
			<  652800000  735000  164 >,
			<  729600000  745000  184 >,
			<  806400000  755000  206 >,
			<  883200000  765000  227 >,
			<  960000000  775000  249 >,
			< 1036800000  785000  271 >,
			< 1113600000  795000  295 >,
			< 1190400000  805000  318 >,
			< 1267200000  815000  342 >,
			< 1344000000  825000  365 >,
			< 1420800000  835000  392 >,
			< 1497600000  845000  416 >,
			< 1574400000  855000  442 >,
			< 1651200000  865000  469 >,
			< 1728000000  875000  497 >,
			< 1804800000  885000  525 >,
			< 1881600000  895000  554 >,
			< 1958400000  905000  583 >,
			< 2035200000  915000  613 >,
			< 2112000000  930000  642 >,
			< 2150400000  940000  663 >,
			< 2188800000  940000  675 >,
			< 2265600000  950000  708 >;

		qcom,speed1-pvs6-bin-v0 =
			<          0       0    0 >,
			<  300000000  725000   74 >,
			<  345600000  725000   85 >,
			<  422400000  725000  104 >,
			<  499200000  725000  124 >,
			<  576000000  725000  144 >,
			<  652800000  725000  164 >,
			<  729600000  735000  184 >,
			<  806400000  745000  206 >,
			<  883200000  755000  227 >,
			<  960000000  765000  249 >,
			< 1036800000  775000  271 >,
			< 1113600000  785000  295 >,
			< 1190400000  795000  318 >,
			< 1267200000  805000  342 >,
			< 1344000000  815000  365 >,
			< 1420800000  825000  392 >,
			< 1497600000  835000  416 >,
			< 1574400000  845000  442 >,
			< 1651200000  850000  469 >,
			< 1728000000  860000  497 >,
			< 1804800000  870000  525 >,
			< 1881600000  880000  554 >,
			< 1958400000  890000  583 >,
			< 2035200000  895000  613 >,
			< 2112000000  905000  642 >,
			< 2150400000  915000  663 >,
			< 2188800000  915000  675 >,
			< 2265600000  925000  708 >;

		qcom,speed3-pvs0-bin-v0 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  125 >,
			<  576000000  800000  145 >,
			<  652800000  810000  165 >,
			<  729600000  820000  186 >,
			<  806400000  830000  208 >,
			<  883200000  840000  229 >,
			<  960000000  850000  251 >,
			< 1036800000  860000  273 >,
			< 1113600000  870000  296 >,
			< 1190400000  880000  319 >,
			< 1267200000  890000  342 >,
			< 1344000000  900000  365 >,
			< 1420800000  910000  390 >,
			< 1497600000  920000  415 >,
			< 1574400000  930000  439 >,
			< 1651200000  945000  465 >,
			< 1728000000  960000  493 >,
			< 1804800000  975000  521 >,
			< 1881600000  990000  549 >,
			< 1958400000 1005000  579 >,
			< 2035200000 1020000  608 >,
			< 2112000000 1035000  638 >,
			< 2150400000 1050000  667 >,
			< 2188800000 1050000  667 >,
			< 2265600000 1065000  700 >,
			< 2342400000 1080000  734 >,
			< 2419200000 1095000  769 >,
			< 2457600000 1100000  785 >;

		qcom,speed3-pvs1-bin-v0 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  125 >,
			<  576000000  800000  145 >,
			<  652800000  800000  165 >,
			<  729600000  800000  186 >,
			<  806400000  805000  208 >,
			<  883200000  815000  229 >,
			<  960000000  825000  251 >,
			< 1036800000  835000  273 >,
			< 1113600000  845000  296 >,
			< 1190400000  855000  319 >,
			< 1267200000  865000  342 >,
			< 1344000000  875000  365 >,
			< 1420800000  885000  390 >,
			< 1497600000  895000  415 >,
			< 1574400000  905000  439 >,
			< 1651200000  920000  465 >,
			< 1728000000  935000  493 >,
			< 1804800000  950000  521 >,
			< 1881600000  965000  549 >,
			< 1958400000  980000  579 >,
			< 2035200000  995000  608 >,
			< 2112000000 1010000  638 >,
			< 2150400000 1025000  667 >,
			< 2188800000 1025000  667 >,
			< 2265600000 1040000  700 >,
			< 2342400000 1055000  734 >,
			< 2419200000 1070000  769 >,
			< 2457600000 1075000  785 >;

		qcom,speed3-pvs2-bin-v0 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  125 >,
			<  576000000  775000  145 >,
			<  652800000  775000  165 >,
			<  729600000  775000  186 >,
			<  806400000  780000  208 >,
			<  883200000  790000  229 >,
			<  960000000  800000  251 >,
			< 1036800000  810000  273 >,
			< 1113600000  820000  296 >,
			< 1190400000  830000  319 >,
			< 1267200000  840000  342 >,
			< 1344000000  850000  365 >,
			< 1420800000  860000  390 >,
			< 1497600000  870000  415 >,
			< 1574400000  880000  439 >,
			< 1651200000  895000  465 >,
			< 1728000000  910000  493 >,
			< 1804800000  925000  521 >,
			< 1881600000  940000  549 >,
			< 1958400000  955000  579 >,
			< 2035200000  970000  608 >,
			< 2112000000  985000  638 >,
			< 2150400000 1000000  667 >,
			< 2188800000 1000000  667 >,
			< 2265600000 1015000  700 >,
			< 2342400000 1030000  734 >,
			< 2419200000 1045000  769 >,
			< 2457600000 1050000  785 >;

		qcom,speed3-pvs3-bin-v0 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  125 >,
			<  576000000  775000  145 >,
			<  652800000  775000  165 >,
			<  729600000  775000  186 >,
			<  806400000  775000  208 >,
			<  883200000  775000  229 >,
			<  960000000  780000  251 >,
			< 1036800000  785000  273 >,
			< 1113600000  795000  296 >,
			< 1190400000  805000  319 >,
			< 1267200000  815000  342 >,
			< 1344000000  825000  365 >,
			< 1420800000  835000  390 >,
			< 1497600000  845000  415 >,
			< 1574400000  855000  439 >,
			< 1651200000  870000  465 >,
			< 1728000000  885000  493 >,
			< 1804800000  900000  521 >,
			< 1881600000  915000  549 >,
			< 1958400000  930000  579 >,
			< 2035200000  945000  608 >,
			< 2112000000  960000  638 >,
			< 2150400000  975000  667 >,
			< 2188800000  975000  667 >,
			< 2265600000  990000  700 >,
			< 2342400000 1005000  734 >,
			< 2419200000 1020000  769 >,
			< 2457600000 1025000  785 >;

		qcom,speed3-pvs4-bin-v0 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  125 >,
			<  576000000  775000  145 >,
			<  652800000  775000  165 >,
			<  729600000  775000  186 >,
			<  806400000  775000  208 >,
			<  883200000  775000  229 >,
			<  960000000  775000  251 >,
			< 1036800000  775000  273 >,
			< 1113600000  775000  296 >,
			< 1190400000  780000  319 >,
			< 1267200000  790000  342 >,
			< 1344000000  800000  365 >,
			< 1420800000  810000  390 >,
			< 1497600000  820000  415 >,
			< 1574400000  830000  439 >,
			< 1651200000  845000  465 >,
			< 1728000000  860000  493 >,
			< 1804800000  875000  521 >,
			< 1881600000  890000  549 >,
			< 1958400000  905000  579 >,
			< 2035200000  920000  608 >,
			< 2112000000  935000  638 >,
			< 2150400000  950000  667 >,
			< 2188800000  950000  667 >,
			< 2265600000  965000  700 >,
			< 2342400000  980000  734 >,
			< 2419200000  995000  769 >,
			< 2457600000 1000000  785 >;

		qcom,speed3-pvs5-bin-v0 =
			<          0       0    0 >,
			<  300000000  750000   76 >,
			<  345600000  750000   87 >,
			<  422400000  750000  106 >,
			<  499200000  750000  125 >,
			<  576000000  750000  145 >,
			<  652800000  750000  165 >,
			<  729600000  750000  186 >,
			<  806400000  750000  208 >,
			<  883200000  750000  229 >,
			<  960000000  750000  251 >,
			< 1036800000  750000  273 >,
			< 1113600000  750000  296 >,
			< 1190400000  760000  319 >,
			< 1267200000  770000  342 >,
			< 1344000000  780000  365 >,
			< 1420800000  790000  390 >,
			< 1497600000  800000  415 >,
			< 1574400000  810000  439 >,
			< 1651200000  820000  465 >,
			< 1728000000  835000  493 >,
			< 1804800000  850000  521 >,
			< 1881600000  865000  549 >,
			< 1958400000  880000  579 >,
			< 2035200000  895000  608 >,
			< 2112000000  910000  638 >,
			< 2150400000  925000  667 >,
			< 2188800000  925000  667 >,
			< 2265600000  940000  700 >,
			< 2342400000  955000  734 >,
			< 2419200000  970000  769 >,
			< 2457600000  975000  785 >;

		qcom,speed3-pvs6-bin-v0 =
			<          0       0    0 >,
			<  300000000  750000   76 >,
			<  345600000  750000   87 >,
			<  422400000  750000  106 >,
			<  499200000  750000  125 >,
			<  576000000  750000  145 >,
			<  652800000  750000  165 >,
			<  729600000  750000  186 >,
			<  806400000  750000  208 >,
			<  883200000  750000  229 >,
			<  960000000  750000  251 >,
			< 1036800000  750000  273 >,
			< 1113600000  750000  296 >,
			< 1190400000  750000  319 >,
			< 1267200000  755000  342 >,
			< 1344000000  765000  365 >,
			< 1420800000  775000  390 >,
			< 1497600000  785000  415 >,
			< 1574400000  795000  439 >,
			< 1651200000  805000  465 >,
			< 1728000000  815000  493 >,
			< 1804800000  825000  521 >,
			< 1881600000  840000  549 >,
			< 1958400000  855000  579 >,
			< 2035200000  870000  608 >,
			< 2112000000  885000  638 >,
			< 2150400000  900000  667 >,
			< 2188800000  900000  667 >,
			< 2265600000  915000  700 >,
			< 2342400000  930000  734 >,
			< 2419200000  945000  769 >,
			< 2457600000  950000  785 >;

		qcom,speed1-pvs0-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  810000   87 >,
			<  422400000  820000  108 >,
			<  499200000  830000  129 >,
			<  576000000  840000  150 >,
			<  652800000  850000  171 >,
			<  729600000  860000  193 >,
			<  806400000  870000  215 >,
			<  883200000  880000  237 >,
			<  960000000  890000  260 >,
			< 1036800000  900000  282 >,
			< 1113600000  910000  306 >,
			< 1190400000  920000  330 >,
			< 1267200000  930000  354 >,
			< 1344000000  940000  378 >,
			< 1420800000  955000  404 >,
			< 1497600000  970000  431 >,
			< 1574400000  985000  458 >,
			< 1651200000 1000000  486 >,
			< 1728000000 1015000  515 >,
			< 1804800000 1030000  543 >,
			< 1881600000 1045000  572 >,
			< 1958400000 1060000  604 >,
			< 2035200000 1075000  636 >,
			< 2112000000 1090000  669 >,
			< 2150400000 1105000  703 >,
			< 2188800000 1105000  703 >,
			< 2265600000 1120000  738 >;

		qcom,speed1-pvs1-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  810000  108 >,
			<  499200000  820000  129 >,
			<  576000000  830000  150 >,
			<  652800000  840000  171 >,
			<  729600000  850000  193 >,
			<  806400000  860000  215 >,
			<  883200000  870000  237 >,
			<  960000000  880000  260 >,
			< 1036800000  890000  282 >,
			< 1113600000  900000  306 >,
			< 1190400000  910000  330 >,
			< 1267200000  920000  354 >,
			< 1344000000  930000  378 >,
			< 1420800000  945000  404 >,
			< 1497600000  960000  431 >,
			< 1574400000  975000  458 >,
			< 1651200000  990000  486 >,
			< 1728000000 1005000  515 >,
			< 1804800000 1020000  543 >,
			< 1881600000 1035000  572 >,
			< 1958400000 1050000  604 >,
			< 2035200000 1065000  636 >,
			< 2112000000 1080000  669 >,
			< 2150400000 1095000  703 >,
			< 2188800000 1095000  703 >,
			< 2265600000 1110000  738 >;

		qcom,speed1-pvs2-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  108 >,
			<  499200000  810000  129 >,
			<  576000000  820000  150 >,
			<  652800000  830000  171 >,
			<  729600000  840000  193 >,
			<  806400000  850000  215 >,
			<  883200000  860000  237 >,
			<  960000000  870000  260 >,
			< 1036800000  880000  282 >,
			< 1113600000  890000  306 >,
			< 1190400000  900000  330 >,
			< 1267200000  910000  354 >,
			< 1344000000  920000  378 >,
			< 1420800000  935000  404 >,
			< 1497600000  950000  431 >,
			< 1574400000  965000  458 >,
			< 1651200000  980000  486 >,
			< 1728000000  995000  515 >,
			< 1804800000 1010000  543 >,
			< 1881600000 1025000  572 >,
			< 1958400000 1040000  604 >,
			< 2035200000 1055000  636 >,
			< 2112000000 1070000  669 >,
			< 2150400000 1085000  703 >,
			< 2188800000 1085000  703 >,
			< 2265600000 1100000  738 >;

		qcom,speed1-pvs3-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  108 >,
			<  499200000  800000  129 >,
			<  576000000  810000  150 >,
			<  652800000  820000  171 >,
			<  729600000  830000  193 >,
			<  806400000  840000  215 >,
			<  883200000  850000  237 >,
			<  960000000  860000  260 >,
			< 1036800000  870000  282 >,
			< 1113600000  880000  306 >,
			< 1190400000  890000  330 >,
			< 1267200000  900000  354 >,
			< 1344000000  910000  378 >,
			< 1420800000  925000  404 >,
			< 1497600000  940000  431 >,
			< 1574400000  955000  458 >,
			< 1651200000  970000  486 >,
			< 1728000000  985000  515 >,
			< 1804800000 1000000  543 >,
			< 1881600000 1015000  572 >,
			< 1958400000 1030000  604 >,
			< 2035200000 1045000  636 >,
			< 2112000000 1060000  669 >,
			< 2150400000 1075000  703 >,
			< 2188800000 1075000  703 >,
			< 2265600000 1090000  738 >;

		qcom,speed1-pvs4-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  108 >,
			<  499200000  800000  129 >,
			<  576000000  800000  150 >,
			<  652800000  810000  171 >,
			<  729600000  820000  193 >,
			<  806400000  830000  215 >,
			<  883200000  840000  237 >,
			<  960000000  850000  260 >,
			< 1036800000  860000  282 >,
			< 1113600000  870000  306 >,
			< 1190400000  880000  330 >,
			< 1267200000  890000  354 >,
			< 1344000000  900000  378 >,
			< 1420800000  915000  404 >,
			< 1497600000  930000  431 >,
			< 1574400000  945000  458 >,
			< 1651200000  960000  486 >,
			< 1728000000  975000  515 >,
			< 1804800000  990000  543 >,
			< 1881600000 1005000  572 >,
			< 1958400000 1020000  604 >,
			< 2035200000 1035000  636 >,
			< 2112000000 1050000  669 >,
			< 2150400000 1065000  703 >,
			< 2188800000 1065000  703 >,
			< 2265600000 1080000  738 >;

		qcom,speed1-pvs5-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  108 >,
			<  499200000  800000  129 >,
			<  576000000  800000  150 >,
			<  652800000  800000  171 >,
			<  729600000  810000  193 >,
			<  806400000  820000  215 >,
			<  883200000  830000  237 >,
			<  960000000  840000  260 >,
			< 1036800000  850000  282 >,
			< 1113600000  860000  306 >,
			< 1190400000  870000  330 >,
			< 1267200000  880000  354 >,
			< 1344000000  890000  378 >,
			< 1420800000  905000  404 >,
			< 1497600000  920000  431 >,
			< 1574400000  935000  458 >,
			< 1651200000  950000  486 >,
			< 1728000000  965000  515 >,
			< 1804800000  980000  543 >,
			< 1881600000  995000  572 >,
			< 1958400000 1010000  604 >,
			< 2035200000 1025000  636 >,
			< 2112000000 1040000  669 >,
			< 2150400000 1055000  703 >,
			< 2188800000 1055000  703 >,
			< 2265600000 1070000  738 >;

		qcom,speed1-pvs6-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  785000  150 >,
			<  652800000  795000  171 >,
			<  729600000  805000  193 >,
			<  806400000  815000  215 >,
			<  883200000  825000  237 >,
			<  960000000  835000  260 >,
			< 1036800000  845000  282 >,
			< 1113600000  855000  306 >,
			< 1190400000  865000  330 >,
			< 1267200000  875000  354 >,
			< 1344000000  885000  378 >,
			< 1420800000  895000  404 >,
			< 1497600000  910000  431 >,
			< 1574400000  925000  458 >,
			< 1651200000  940000  486 >,
			< 1728000000  955000  515 >,
			< 1804800000  970000  543 >,
			< 1881600000  985000  572 >,
			< 1958400000 1000000  604 >,
			< 2035200000 1015000  636 >,
			< 2112000000 1030000  669 >,
			< 2150400000 1045000  703 >,
			< 2188800000 1045000  703 >,
			< 2265600000 1060000  738 >;

		qcom,speed1-pvs7-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  780000  150 >,
			<  652800000  790000  171 >,
			<  729600000  800000  193 >,
			<  806400000  810000  215 >,
			<  883200000  820000  237 >,
			<  960000000  830000  260 >,
			< 1036800000  840000  282 >,
			< 1113600000  850000  306 >,
			< 1190400000  860000  330 >,
			< 1267200000  870000  354 >,
			< 1344000000  880000  378 >,
			< 1420800000  890000  404 >,
			< 1497600000  900000  431 >,
			< 1574400000  915000  458 >,
			< 1651200000  930000  486 >,
			< 1728000000  945000  515 >,
			< 1804800000  960000  543 >,
			< 1881600000  975000  572 >,
			< 1958400000  990000  604 >,
			< 2035200000 1005000  636 >,
			< 2112000000 1020000  669 >,
			< 2150400000 1035000  703 >,
			< 2188800000 1035000  703 >,
			< 2265600000 1050000  738 >;

		qcom,speed1-pvs8-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  775000  150 >,
			<  652800000  780000  171 >,
			<  729600000  790000  193 >,
			<  806400000  800000  215 >,
			<  883200000  810000  237 >,
			<  960000000  820000  260 >,
			< 1036800000  830000  282 >,
			< 1113600000  840000  306 >,
			< 1190400000  850000  330 >,
			< 1267200000  860000  354 >,
			< 1344000000  870000  378 >,
			< 1420800000  880000  404 >,
			< 1497600000  890000  431 >,
			< 1574400000  905000  458 >,
			< 1651200000  920000  486 >,
			< 1728000000  935000  515 >,
			< 1804800000  950000  543 >,
			< 1881600000  965000  572 >,
			< 1958400000  980000  604 >,
			< 2035200000  995000  636 >,
			< 2112000000 1010000  669 >,
			< 2150400000 1025000  703 >,
			< 2188800000 1025000  703 >,
			< 2265600000 1040000  738 >;

		qcom,speed1-pvs9-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  775000  150 >,
			<  652800000  775000  171 >,
			<  729600000  785000  193 >,
			<  806400000  795000  215 >,
			<  883200000  805000  237 >,
			<  960000000  815000  260 >,
			< 1036800000  825000  282 >,
			< 1113600000  835000  306 >,
			< 1190400000  845000  330 >,
			< 1267200000  855000  354 >,
			< 1344000000  865000  378 >,
			< 1420800000  875000  404 >,
			< 1497600000  885000  431 >,
			< 1574400000  895000  458 >,
			< 1651200000  910000  486 >,
			< 1728000000  925000  515 >,
			< 1804800000  940000  543 >,
			< 1881600000  955000  572 >,
			< 1958400000  970000  604 >,
			< 2035200000  985000  636 >,
			< 2112000000 1000000  669 >,
			< 2150400000 1015000  703 >,
			< 2188800000 1015000  703 >,
			< 2265600000 1030000  738 >;

		qcom,speed1-pvs10-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  775000  150 >,
			<  652800000  775000  171 >,
			<  729600000  780000  193 >,
			<  806400000  790000  215 >,
			<  883200000  800000  237 >,
			<  960000000  810000  260 >,
			< 1036800000  820000  282 >,
			< 1113600000  830000  306 >,
			< 1190400000  840000  330 >,
			< 1267200000  850000  354 >,
			< 1344000000  860000  378 >,
			< 1420800000  870000  404 >,
			< 1497600000  880000  431 >,
			< 1574400000  890000  458 >,
			< 1651200000  900000  486 >,
			< 1728000000  915000  515 >,
			< 1804800000  930000  543 >,
			< 1881600000  945000  572 >,
			< 1958400000  960000  604 >,
			< 2035200000  975000  636 >,
			< 2112000000  990000  669 >,
			< 2150400000 1005000  703 >,
			< 2188800000 1005000  703 >,
			< 2265600000 1020000  738 >;

		qcom,speed1-pvs11-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  775000  150 >,
			<  652800000  775000  171 >,
			<  729600000  775000  193 >,
			<  806400000  785000  215 >,
			<  883200000  795000  237 >,
			<  960000000  805000  260 >,
			< 1036800000  815000  282 >,
			< 1113600000  825000  306 >,
			< 1190400000  835000  330 >,
			< 1267200000  845000  354 >,
			< 1344000000  855000  378 >,
			< 1420800000  865000  404 >,
			< 1497600000  875000  431 >,
			< 1574400000  885000  458 >,
			< 1651200000  895000  486 >,
			< 1728000000  905000  515 >,
			< 1804800000  920000  543 >,
			< 1881600000  935000  572 >,
			< 1958400000  950000  604 >,
			< 2035200000  965000  636 >,
			< 2112000000  980000  669 >,
			< 2150400000  995000  703 >,
			< 2188800000  995000  703 >,
			< 2265600000 1010000  738 >;

		qcom,speed1-pvs12-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  775000  150 >,
			<  652800000  775000  171 >,
			<  729600000  775000  193 >,
			<  806400000  780000  215 >,
			<  883200000  790000  237 >,
			<  960000000  800000  260 >,
			< 1036800000  810000  282 >,
			< 1113600000  820000  306 >,
			< 1190400000  830000  330 >,
			< 1267200000  840000  354 >,
			< 1344000000  850000  378 >,
			< 1420800000  860000  404 >,
			< 1497600000  870000  431 >,
			< 1574400000  880000  458 >,
			< 1651200000  890000  486 >,
			< 1728000000  900000  515 >,
			< 1804800000  910000  543 >,
			< 1881600000  925000  572 >,
			< 1958400000  940000  604 >,
			< 2035200000  955000  636 >,
			< 2112000000  970000  669 >,
			< 2150400000  985000  703 >,
			< 2188800000  985000  703 >,
			< 2265600000 1000000  738 >;

		qcom,speed1-pvs13-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  108 >,
			<  499200000  775000  129 >,
			<  576000000  775000  150 >,
			<  652800000  775000  171 >,
			<  729600000  775000  193 >,
			<  806400000  775000  215 >,
			<  883200000  785000  237 >,
			<  960000000  795000  260 >,
			< 1036800000  805000  282 >,
			< 1113600000  815000  306 >,
			< 1190400000  825000  330 >,
			< 1267200000  835000  354 >,
			< 1344000000  845000  378 >,
			< 1420800000  855000  404 >,
			< 1497600000  865000  431 >,
			< 1574400000  875000  458 >,
			< 1651200000  885000  486 >,
			< 1728000000  895000  515 >,
			< 1804800000  905000  543 >,
			< 1881600000  915000  572 >,
			< 1958400000  930000  604 >,
			< 2035200000  945000  636 >,
			< 2112000000  960000  669 >,
			< 2150400000  975000  703 >,
			< 2188800000  975000  703 >,
			< 2265600000  990000  738 >;

		qcom,speed1-pvs14-bin-v1 =
			<          0       0    0 >,
			<  300000000  750000   76 >,
			<  345600000  750000   87 >,
			<  422400000  750000  108 >,
			<  499200000  750000  129 >,
			<  576000000  750000  150 >,
			<  652800000  750000  171 >,
			<  729600000  760000  193 >,
			<  806400000  770000  215 >,
			<  883200000  780000  237 >,
			<  960000000  790000  260 >,
			< 1036800000  800000  282 >,
			< 1113600000  810000  306 >,
			< 1190400000  820000  330 >,
			< 1267200000  830000  354 >,
			< 1344000000  840000  378 >,
			< 1420800000  850000  404 >,
			< 1497600000  860000  431 >,
			< 1574400000  870000  458 >,
			< 1651200000  880000  486 >,
			< 1728000000  890000  515 >,
			< 1804800000  900000  543 >,
			< 1881600000  910000  572 >,
			< 1958400000  920000  604 >,
			< 2035200000  935000  636 >,
			< 2112000000  950000  669 >,
			< 2150400000  965000  703 >,
			< 2188800000  965000  703 >,
			< 2265600000  980000  738 >;

		qcom,speed1-pvs15-bin-v1 =
			<          0       0    0 >,
			<  300000000  750000   76 >,
			<  345600000  750000   87 >,
			<  422400000  750000  108 >,
			<  499200000  750000  129 >,
			<  576000000  750000  150 >,
			<  652800000  750000  171 >,
			<  729600000  755000  193 >,
			<  806400000  765000  215 >,
			<  883200000  775000  237 >,
			<  960000000  785000  260 >,
			< 1036800000  795000  282 >,
			< 1113600000  805000  306 >,
			< 1190400000  815000  330 >,
			< 1267200000  825000  354 >,
			< 1344000000  835000  378 >,
			< 1420800000  845000  404 >,
			< 1497600000  855000  431 >,
			< 1574400000  865000  458 >,
			< 1651200000  875000  486 >,
			< 1728000000  885000  515 >,
			< 1804800000  895000  543 >,
			< 1881600000  905000  572 >,
			< 1958400000  915000  604 >,
			< 2035200000  925000  636 >,
			< 2112000000  940000  669 >,
			< 2150400000  955000  703 >,
			< 2188800000  955000  703 >,
			< 2265600000  970000  738 >;

		qcom,speed3-pvs0-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  810000  126 >,
			<  576000000  820000  147 >,
			<  652800000  830000  168 >,
			<  729600000  840000  189 >,
			<  806400000  850000  211 >,
			<  883200000  860000  233 >,
			<  960000000  870000  256 >,
			< 1036800000  880000  278 >,
			< 1113600000  890000  301 >,
			< 1190400000  900000  324 >,
			< 1267200000  910000  348 >,
			< 1344000000  920000  372 >,
			< 1420800000  930000  396 >,
			< 1497600000  940000  421 >,
			< 1574400000  950000  446 >,
			< 1651200000  965000  473 >,
			< 1728000000  980000  501 >,
			< 1804800000  995000  529 >,
			< 1881600000 1010000  558 >,
			< 1958400000 1025000  588 >,
			< 2035200000 1040000  617 >,
			< 2112000000 1055000  649 >,
			< 2150400000 1070000  682 >,
			< 2188800000 1070000  682 >,
			< 2265600000 1085000  716 >,
			< 2342400000 1100000  751 >,
			< 2419200000 1115000  786 >,
			< 2457600000 1120000  802 >;

		qcom,speed3-pvs1-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  126 >,
			<  576000000  810000  147 >,
			<  652800000  820000  168 >,
			<  729600000  830000  189 >,
			<  806400000  840000  211 >,
			<  883200000  850000  233 >,
			<  960000000  860000  256 >,
			< 1036800000  870000  278 >,
			< 1113600000  880000  301 >,
			< 1190400000  890000  324 >,
			< 1267200000  900000  348 >,
			< 1344000000  910000  372 >,
			< 1420800000  920000  396 >,
			< 1497600000  930000  421 >,
			< 1574400000  940000  446 >,
			< 1651200000  955000  473 >,
			< 1728000000  970000  501 >,
			< 1804800000  985000  529 >,
			< 1881600000 1000000  558 >,
			< 1958400000 1015000  588 >,
			< 2035200000 1030000  617 >,
			< 2112000000 1045000  649 >,
			< 2150400000 1060000  682 >,
			< 2188800000 1060000  682 >,
			< 2265600000 1075000  716 >,
			< 2342400000 1090000  751 >,
			< 2419200000 1105000  786 >,
			< 2457600000 1110000  802 >;

		qcom,speed3-pvs2-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  126 >,
			<  576000000  800000  147 >,
			<  652800000  810000  168 >,
			<  729600000  820000  189 >,
			<  806400000  830000  211 >,
			<  883200000  840000  233 >,
			<  960000000  850000  256 >,
			< 1036800000  860000  278 >,
			< 1113600000  870000  301 >,
			< 1190400000  880000  324 >,
			< 1267200000  890000  348 >,
			< 1344000000  900000  372 >,
			< 1420800000  910000  396 >,
			< 1497600000  920000  421 >,
			< 1574400000  930000  446 >,
			< 1651200000  945000  473 >,
			< 1728000000  960000  501 >,
			< 1804800000  975000  529 >,
			< 1881600000  990000  558 >,
			< 1958400000 1005000  588 >,
			< 2035200000 1020000  617 >,
			< 2112000000 1035000  649 >,
			< 2150400000 1050000  682 >,
			< 2188800000 1050000  682 >,
			< 2265600000 1065000  716 >,
			< 2342400000 1080000  751 >,
			< 2419200000 1095000  786 >,
			< 2457600000 1100000  802 >;

		qcom,speed3-pvs3-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  126 >,
			<  576000000  800000  147 >,
			<  652800000  800000  168 >,
			<  729600000  810000  189 >,
			<  806400000  820000  211 >,
			<  883200000  830000  233 >,
			<  960000000  840000  256 >,
			< 1036800000  850000  278 >,
			< 1113600000  860000  301 >,
			< 1190400000  870000  324 >,
			< 1267200000  880000  348 >,
			< 1344000000  890000  372 >,
			< 1420800000  900000  396 >,
			< 1497600000  910000  421 >,
			< 1574400000  920000  446 >,
			< 1651200000  935000  473 >,
			< 1728000000  950000  501 >,
			< 1804800000  965000  529 >,
			< 1881600000  980000  558 >,
			< 1958400000  995000  588 >,
			< 2035200000 1010000  617 >,
			< 2112000000 1025000  649 >,
			< 2150400000 1040000  682 >,
			< 2188800000 1040000  682 >,
			< 2265600000 1055000  716 >,
			< 2342400000 1070000  751 >,
			< 2419200000 1085000  786 >,
			< 2457600000 1090000  802 >;

		qcom,speed3-pvs4-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  126 >,
			<  576000000  800000  147 >,
			<  652800000  800000  168 >,
			<  729600000  800000  189 >,
			<  806400000  810000  211 >,
			<  883200000  820000  233 >,
			<  960000000  830000  256 >,
			< 1036800000  840000  278 >,
			< 1113600000  850000  301 >,
			< 1190400000  860000  324 >,
			< 1267200000  870000  348 >,
			< 1344000000  880000  372 >,
			< 1420800000  890000  396 >,
			< 1497600000  900000  421 >,
			< 1574400000  910000  446 >,
			< 1651200000  925000  473 >,
			< 1728000000  940000  501 >,
			< 1804800000  955000  529 >,
			< 1881600000  970000  558 >,
			< 1958400000  985000  588 >,
			< 2035200000 1000000  617 >,
			< 2112000000 1015000  649 >,
			< 2150400000 1030000  682 >,
			< 2188800000 1030000  682 >,
			< 2265600000 1045000  716 >,
			< 2342400000 1060000  751 >,
			< 2419200000 1075000  786 >,
			< 2457600000 1080000  802 >;

		qcom,speed3-pvs5-bin-v1 =
			<          0       0    0 >,
			<  300000000  800000   76 >,
			<  345600000  800000   87 >,
			<  422400000  800000  106 >,
			<  499200000  800000  126 >,
			<  576000000  800000  147 >,
			<  652800000  800000  168 >,
			<  729600000  800000  189 >,
			<  806400000  800000  211 >,
			<  883200000  810000  233 >,
			<  960000000  820000  256 >,
			< 1036800000  830000  278 >,
			< 1113600000  840000  301 >,
			< 1190400000  850000  324 >,
			< 1267200000  860000  348 >,
			< 1344000000  870000  372 >,
			< 1420800000  880000  396 >,
			< 1497600000  890000  421 >,
			< 1574400000  900000  446 >,
			< 1651200000  915000  473 >,
			< 1728000000  930000  501 >,
			< 1804800000  945000  529 >,
			< 1881600000  960000  558 >,
			< 1958400000  975000  588 >,
			< 2035200000  990000  617 >,
			< 2112000000 1005000  649 >,
			< 2150400000 1020000  682 >,
			< 2188800000 1020000  682 >,
			< 2265600000 1035000  716 >,
			< 2342400000 1050000  751 >,
			< 2419200000 1065000  786 >,
			< 2457600000 1070000  802 >;

		qcom,speed3-pvs6-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  780000  189 >,
			<  806400000  790000  211 >,
			<  883200000  800000  233 >,
			<  960000000  810000  256 >,
			< 1036800000  820000  278 >,
			< 1113600000  830000  301 >,
			< 1190400000  840000  324 >,
			< 1267200000  850000  348 >,
			< 1344000000  860000  372 >,
			< 1420800000  870000  396 >,
			< 1497600000  880000  421 >,
			< 1574400000  890000  446 >,
			< 1651200000  905000  473 >,
			< 1728000000  920000  501 >,
			< 1804800000  935000  529 >,
			< 1881600000  950000  558 >,
			< 1958400000  965000  588 >,
			< 2035200000  980000  617 >,
			< 2112000000  995000  649 >,
			< 2150400000 1010000  682 >,
			< 2188800000 1010000  682 >,
			< 2265600000 1025000  716 >,
			< 2342400000 1040000  751 >,
			< 2419200000 1055000  786 >,
			< 2457600000 1060000  802 >;

		qcom,speed3-pvs7-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  780000  189 >,
			<  806400000  785000  211 >,
			<  883200000  795000  233 >,
			<  960000000  805000  256 >,
			< 1036800000  815000  278 >,
			< 1113600000  825000  301 >,
			< 1190400000  835000  324 >,
			< 1267200000  845000  348 >,
			< 1344000000  855000  372 >,
			< 1420800000  865000  396 >,
			< 1497600000  875000  421 >,
			< 1574400000  885000  446 >,
			< 1651200000  895000  473 >,
			< 1728000000  910000  501 >,
			< 1804800000  925000  529 >,
			< 1881600000  940000  558 >,
			< 1958400000  955000  588 >,
			< 2035200000  970000  617 >,
			< 2112000000  985000  649 >,
			< 2150400000 1000000  682 >,
			< 2188800000 1000000  682 >,
			< 2265600000 1015000  716 >,
			< 2342400000 1030000  751 >,
			< 2419200000 1045000  786 >,
			< 2457600000 1050000  802 >;

		qcom,speed3-pvs8-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  775000  189 >,
			<  806400000  780000  211 >,
			<  883200000  785000  233 >,
			<  960000000  795000  256 >,
			< 1036800000  805000  278 >,
			< 1113600000  815000  301 >,
			< 1190400000  825000  324 >,
			< 1267200000  835000  348 >,
			< 1344000000  845000  372 >,
			< 1420800000  855000  396 >,
			< 1497600000  865000  421 >,
			< 1574400000  875000  446 >,
			< 1651200000  885000  473 >,
			< 1728000000  900000  501 >,
			< 1804800000  915000  529 >,
			< 1881600000  930000  558 >,
			< 1958400000  945000  588 >,
			< 2035200000  960000  617 >,
			< 2112000000  975000  649 >,
			< 2150400000  990000  682 >,
			< 2188800000  990000  682 >,
			< 2265600000 1005000  716 >,
			< 2342400000 1020000  751 >,
			< 2419200000 1035000  786 >,
			< 2457600000 1040000  802 >;

		qcom,speed3-pvs9-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  775000  189 >,
			<  806400000  775000  211 >,
			<  883200000  780000  233 >,
			<  960000000  790000  256 >,
			< 1036800000  800000  278 >,
			< 1113600000  810000  301 >,
			< 1190400000  820000  324 >,
			< 1267200000  830000  348 >,
			< 1344000000  840000  372 >,
			< 1420800000  850000  396 >,
			< 1497600000  860000  421 >,
			< 1574400000  870000  446 >,
			< 1651200000  880000  473 >,
			< 1728000000  890000  501 >,
			< 1804800000  905000  529 >,
			< 1881600000  920000  558 >,
			< 1958400000  935000  588 >,
			< 2035200000  950000  617 >,
			< 2112000000  965000  649 >,
			< 2150400000  980000  682 >,
			< 2188800000  980000  682 >,
			< 2265600000  995000  716 >,
			< 2342400000 1010000  751 >,
			< 2419200000 1025000  786 >,
			< 2457600000 1030000  802 >;

		qcom,speed3-pvs10-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  775000  189 >,
			<  806400000  775000  211 >,
			<  883200000  780000  233 >,
			<  960000000  785000  256 >,
			< 1036800000  795000  278 >,
			< 1113600000  805000  301 >,
			< 1190400000  815000  324 >,
			< 1267200000  825000  348 >,
			< 1344000000  835000  372 >,
			< 1420800000  845000  396 >,
			< 1497600000  855000  421 >,
			< 1574400000  865000  446 >,
			< 1651200000  875000  473 >,
			< 1728000000  885000  501 >,
			< 1804800000  895000  529 >,
			< 1881600000  910000  558 >,
			< 1958400000  925000  588 >,
			< 2035200000  940000  617 >,
			< 2112000000  955000  649 >,
			< 2150400000  970000  682 >,
			< 2188800000  970000  682 >,
			< 2265600000  985000  716 >,
			< 2342400000 1000000  751 >,
			< 2419200000 1015000  786 >,
			< 2457600000 1020000  802 >;

		qcom,speed3-pvs11-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  775000  189 >,
			<  806400000  775000  211 >,
			<  883200000  775000  233 >,
			<  960000000  780000  256 >,
			< 1036800000  790000  278 >,
			< 1113600000  800000  301 >,
			< 1190400000  810000  324 >,
			< 1267200000  820000  348 >,
			< 1344000000  830000  372 >,
			< 1420800000  840000  396 >,
			< 1497600000  850000  421 >,
			< 1574400000  860000  446 >,
			< 1651200000  870000  473 >,
			< 1728000000  880000  501 >,
			< 1804800000  890000  529 >,
			< 1881600000  900000  558 >,
			< 1958400000  915000  588 >,
			< 2035200000  930000  617 >,
			< 2112000000  945000  649 >,
			< 2150400000  960000  682 >,
			< 2188800000  960000  682 >,
			< 2265600000  975000  716 >,
			< 2342400000  990000  751 >,
			< 2419200000 1005000  786 >,
			< 2457600000 1010000  802 >;

		qcom,speed3-pvs12-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  775000  189 >,
			<  806400000  775000  211 >,
			<  883200000  775000  233 >,
			<  960000000  780000  256 >,
			< 1036800000  785000  278 >,
			< 1113600000  795000  301 >,
			< 1190400000  805000  324 >,
			< 1267200000  815000  348 >,
			< 1344000000  825000  372 >,
			< 1420800000  835000  396 >,
			< 1497600000  845000  421 >,
			< 1574400000  855000  446 >,
			< 1651200000  865000  473 >,
			< 1728000000  875000  501 >,
			< 1804800000  885000  529 >,
			< 1881600000  895000  558 >,
			< 1958400000  905000  588 >,
			< 2035200000  920000  617 >,
			< 2112000000  935000  649 >,
			< 2150400000  950000  682 >,
			< 2188800000  950000  682 >,
			< 2265600000  965000  716 >,
			< 2342400000  980000  751 >,
			< 2419200000  995000  786 >,
			< 2457600000 1000000  802 >;

		qcom,speed3-pvs13-bin-v1 =
			<          0       0    0 >,
			<  300000000  775000   76 >,
			<  345600000  775000   87 >,
			<  422400000  775000  106 >,
			<  499200000  775000  126 >,
			<  576000000  775000  147 >,
			<  652800000  775000  168 >,
			<  729600000  775000  189 >,
			<  806400000  775000  211 >,
			<  883200000  775000  233 >,
			<  960000000  775000  256 >,
			< 1036800000  780000  278 >,
			< 1113600000  790000  301 >,
			< 1190400000  800000  324 >,
			< 1267200000  810000  348 >,
			< 1344000000  820000  372 >,
			< 1420800000  830000  396 >,
			< 1497600000  840000  421 >,
			< 1574400000  850000  446 >,
			< 1651200000  860000  473 >,
			< 1728000000  870000  501 >,
			< 1804800000  880000  529 >,
			< 1881600000  890000  558 >,
			< 1958400000  900000  588 >,
			< 2035200000  910000  617 >,
			< 2112000000  925000  649 >,
			< 2150400000  940000  682 >,
			< 2188800000  940000  682 >,
			< 2265600000  955000  716 >,
			< 2342400000  970000  751 >,
			< 2419200000  985000  786 >,
			< 2457600000  990000  802 >;

		qcom,speed3-pvs14-bin-v1 =
			<          0       0    0 >,
			<  300000000  750000   76 >,
			<  345600000  750000   87 >,
			<  422400000  750000  106 >,
			<  499200000  750000  126 >,
			<  576000000  750000  147 >,
			<  652800000  750000  168 >,
			<  729600000  750000  189 >,
			<  806400000  750000  211 >,
			<  883200000  755000  233 >,
			<  960000000  765000  256 >,
			< 1036800000  775000  278 >,
			< 1113600000  785000  301 >,
			< 1190400000  795000  324 >,
			< 1267200000  805000  348 >,
			< 1344000000  815000  372 >,
			< 1420800000  825000  396 >,
			< 1497600000  835000  421 >,
			< 1574400000  845000  446 >,
			< 1651200000  855000  473 >,
			< 1728000000  865000  501 >,
			< 1804800000  875000  529 >,
			< 1881600000  885000  558 >,
			< 1958400000  895000  588 >,
			< 2035200000  905000  617 >,
			< 2112000000  915000  649 >,
			< 2150400000  930000  682 >,
			< 2188800000  930000  682 >,
			< 2265600000  945000  716 >,
			< 2342400000  960000  751 >,
			< 2419200000  975000  786 >,
			< 2457600000  980000  802 >;

		qcom,speed3-pvs15-bin-v1 =
			<          0       0    0 >,
			<  300000000  750000   76 >,
			<  345600000  750000   87 >,
			<  422400000  750000  106 >,
			<  499200000  750000  126 >,
			<  576000000  750000  147 >,
			<  652800000  750000  168 >,
			<  729600000  750000  189 >,
			<  806400000  750000  211 >,
			<  883200000  755000  233 >,
			<  960000000  760000  256 >,
			< 1036800000  770000  278 >,
			< 1113600000  780000  301 >,
			< 1190400000  790000  324 >,
			< 1267200000  800000  348 >,
			< 1344000000  810000  372 >,
			< 1420800000  820000  396 >,
			< 1497600000  830000  421 >,
			< 1574400000  840000  446 >,
			< 1651200000  850000  473 >,
			< 1728000000  860000  501 >,
			< 1804800000  870000  529 >,
			< 1881600000  880000  558 >,
			< 1958400000  890000  588 >,
			< 2035200000  900000  617 >,
			< 2112000000  910000  649 >,
			< 2150400000  920000  682 >,
			< 2188800000  920000  682 >,
			< 2265600000  935000  716 >,
			< 2342400000  950000  751 >,
			< 2419200000  965000  786 >,
			< 2457600000  970000  802 >;
	};

	i2c@f9928000 { /* BLSP-1 QUP-6 */
		cell-index = <3>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9928000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 100 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <400000>;
		qcom,i2c-src-freq = <19200000>;
		qcom,sda-gpio = <&msmgpio 29 0>;
		qcom,scl-gpio = <&msmgpio 30 0>;
		qcom,master-id = <86>;
	};
};

/* GPU overrides */
&msm_gpu {
	/* Updated chip ID */
	qcom,chipid = <0x03030002>;
	qcom,msm-bus,num-cases = <15>;
	qcom,initial-pwrlevel = <3>;

	/* Updated bus bandwidth requirements */
	qcom,msm-bus,vectors-KBps =
		/* Off */
		<26 512 0 0>, <89 604 0 0>,
		/* Sub-SVS / SVS */
		<26 512 1200000 2456000>, <89 604 0 3200000>,
		/* SVS */
		<26 512 1200000 2456000>, <89 604 0 3200000>,
		/* low Nominal / SVS */
		<26 512 0 3680000>, <89 604 0 3200000>,
		/* SVS / low Nominal */
		<26 512 1200000 2456000>, <89 604 0 5280000>,
		/* low Nominal / low Nominal */
		<26 512 0 3680000>, <89 604 0 5280000>,
		/* Nominal / low Nominal */
		<26 512 0 4912000>, <89 604 0 5280000>,
		/* low Nominal / Nominal */
		<26 512 0 3680000>, <89 604 0 6224000>,
		/* Nominal / Nominal */
		<26 512 0 4912000>, <89 604 0 6224000>,
		/* Turbo / Nominal */
		<26 512 0 7464000>, <89 604 0 6224000>,
		/* low Nominal / low Turbo */
		<26 512 0 3680000>, <89 604 0 7398000>,
		/* Nominal / low Turbo */
		<26 512 0 4912000>, <89 604 0 7398000>,
		/* Turbo / low Turbo */
		<26 512 0 7464000>, <89 604 0 7398000>,
		/* Nominal / Turbo */
		<26 512 0 4912000>, <89 604 0 9248000>,
		/* Turbo / Turbo */
		<26 512 0 7464000>, <89 604 0 9248000>;

       qcom,gpu-pwrlevels {
               #address-cells = <1>;
               #size-cells = <0>;

               compatible = "qcom,gpu-pwrlevels";

               qcom,gpu-pwrlevel@0 {
                       reg = <0>;
                       qcom,gpu-freq = <578000000>;
                       qcom,bus-freq = <14>;
                       qcom,io-fraction = <101>;
               };

               qcom,gpu-pwrlevel@1 {
                       reg = <1>;
                       qcom,gpu-freq = <462400000>;
                       qcom,bus-freq = <11>;
                       qcom,io-fraction = <101>;
               };

               qcom,gpu-pwrlevel@2 {
                       reg = <2>;
                       qcom,gpu-freq = <389000000>;
                       qcom,bus-freq = <8>;
                       qcom,io-fraction = <101>;
               };

               qcom,gpu-pwrlevel@3 {
                       reg = <3>;
                       qcom,gpu-freq = <330000000>;
                       qcom,bus-freq = <5>;
                       qcom,io-fraction = <101>;
               };

               qcom,gpu-pwrlevel@4 {
                       reg = <4>;
                       qcom,gpu-freq = <200000000>;
                       qcom,bus-freq = <2>;
                       qcom,io-fraction = <101>;
               };

               qcom,gpu-pwrlevel@5 {
                       reg = <5>;
                       qcom,gpu-freq = <27000000>;
                       qcom,bus-freq = <0>;
                       qcom,io-fraction = <101>;
               };
       };
};

&mdss_mdp {
	qcom,max-bandwidth-low-kbps = <2750000>;
	qcom,vbif-settings = <0x0004 0x00000001>;

	qcom,mdss-wb-off = <0x00011100 0x00011500
			    0x00011900 0x00011D00 0x00012100>;
	qcom,mdss-intf-off = <0x00012500 0x00012700
			      0x00012900 0x00012b00>;
	qcom,mdss-pingpong-off = <0x00012D00 0x00012E00 0x00012F00>;
	qcom,mdss-has-bwc;
	qcom,mdss-has-decimation;
	qcom,mdss-ad-off = <0x0013100 0x00013300>;
	vdd-cx-supply = <&pm8841_s2_corner>;
};

&mdss_hdmi_tx {
	reg =	<0xfd922100 0x370>,
		<0xfd922500 0x7C>,
		<0xfc4b8000 0x60F0>;
	reg-names = "core_physical", "phy_physical", "qfprom_physical";
};

&msm_vidc {
	qcom,vidc-ns-map = <0x40000000 0x40000000>;
	qcom,load-freq-tbl = <1036800 465000000>,
		<783360 465000000>,
		<489600 266670000>,
		<244800 133330000>;
	qcom,reg-presets = <0x80004 0x1>,
		<0x80070 0x11FFF>,
		<0x80074 0xA4>,
		<0x800A8 0x1FFF>,
		<0x80124 0x3>,
		<0xE0020 0x5555556>,
		<0xE0024 0x0>;
	qcom,bus-ports = <1>;
	qcom,enc-ocmem-ab-ib = <0 0>,
		<138000 1034000>,
		<414000 1034000>,
		<940000 1034000>,
		<1880000 2068000>,
		<3008000 3309000>,
		<3760000 4136000>,
		<4468000 2457000>;
	qcom,dec-ocmem-ab-ib = <0 0>,
		<176000 519000>,
		<456000 519000>,
		<864000 629000>,
		<1728000 1038000>,
		<2766000 1661000>,
		<3456000 2076000>,
		<3662000 2198000>;
	qcom,enc-ddr-ab-ib = <0 0>,
		<120000 302000>,
		<364000 302000>,
		<804000 302000>,
		<1608000 604000>,
		<2576000 967000>,
		<4680000 1404000>,
		<4988000 1496000>;
	qcom,dec-ddr-ab-ib = <0 0>,
		<208000 303000>,
		<536000 1600000>,
		<1012000 1600000>,
		<2024000 1600000>,
		<3240000 1600000>,
		<4048000 1600000>,
		<4264000 1600000>;
    /*
     * Performance is guaranteed only upto POR specification. Anything
     * above that specification is best effort and might even be rejected.
     */
	qcom,max-hw-load = <1281600>; /* max(4k X 2304 @ 24, 4k X 2160 @ 30) + 1080p @ 30 */
	qcom,buffer-type-tz-usage-table = <0x241 0x1>,
					<0x106 0x2>,
					<0x480 0x3>;
	qcom,vidc-iommu-domains {
		qcom,domain-ns {
			qcom,vidc-domain-phandle = <&venus_domain_ns>;
			qcom,vidc-partition-buffer-types = <0x7ff>,
							<0x800>;
		};
		qcom,domain-sec-bs {
			qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
			qcom,vidc-partition-buffer-types = <0x241>;
		};
		qcom,domain-sec-px {
			qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
			qcom,vidc-partition-buffer-types = <0x106>;
		};
		qcom,domain-sec-np {
			qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
			qcom,vidc-partition-buffer-types = <0x480>;
		};
	};
};

&memory_hole {
	qcom,memblock-remove = <0x05a00000 0x7800000
				0x0fa00000 0x500000>; /* Address and size of the hole */
};

&gdsc_venus {
	qcom,skip-logic-collapse;
	qcom,retain-periph;
	qcom,retain-mem;
};

&sdhc_1 {
	reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;

	qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000 384000000>;
	qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
};

/* end of msm8974pro.dtsi */
/* start of msm-pm8x41-rpm-regulator.dtsi */
/* Copyright (c) 2012, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&rpm_bus {
	rpm-regulator-smpb1 {
		qcom,resource-name = "smpb";
		qcom,resource-id = <1>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s1 {
			regulator-name = "8841_s1";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpb2 {
		qcom,resource-name = "smpb";
		qcom,resource-id = <2>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s2 {
			regulator-name = "8841_s2";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpb3 {
		qcom,resource-name = "smpb";
		qcom,resource-id = <3>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s3 {
			regulator-name = "8841_s3";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpb4 {
		qcom,resource-name = "smpb";
		qcom,resource-id = <4>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s4 {
			regulator-name = "8841_s4";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpa1 {
		qcom,resource-name = "smpa";
		qcom,resource-id = <1>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s1 {
			regulator-name = "8941_s1";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpa2 {
		qcom,resource-name = "smpa";
		qcom,resource-id = <2>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s2 {
			regulator-name = "8941_s2";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpa3 {
		qcom,resource-name = "smpa";
		qcom,resource-id = <3>;
		qcom,regulator-type = <1>;
		qcom,hpm-min-load = <100000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-s3 {
			regulator-name = "8941_s3";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa1 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <1>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l1 {
			regulator-name = "8941_l1";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa2 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <2>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l2 {
			regulator-name = "8941_l2";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa3 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <3>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l3 {
			regulator-name = "8941_l3";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa4 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <4>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l4 {
			regulator-name = "8941_l4";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa5 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <5>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l5 {
			regulator-name = "8941_l5";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa6 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <6>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l6 {
			regulator-name = "8941_l6";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa7 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <7>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l7 {
			regulator-name = "8941_l7";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa8 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <8>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l8 {
			regulator-name = "8941_l8";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa9 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <9>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l9 {
			regulator-name = "8941_l9";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa10 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <10>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l10 {
			regulator-name = "8941_l10";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa11 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <11>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l11 {
			regulator-name = "8941_l11";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa12 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <12>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l12 {
			regulator-name = "8941_l12";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa13 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <13>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l13 {
			regulator-name = "8941_l13";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa14 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <14>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l14 {
			regulator-name = "8941_l14";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa15 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <15>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l15 {
			regulator-name = "8941_l15";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa16 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <16>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l16 {
			regulator-name = "8941_l16";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa17 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <17>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l17 {
			regulator-name = "8941_l17";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa18 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <18>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l18 {
			regulator-name = "8941_l18";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa19 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <19>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l19 {
			regulator-name = "8941_l19";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa20 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <20>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l20 {
			regulator-name = "8941_l20";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa21 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <21>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l21 {
			regulator-name = "8941_l21";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa22 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <22>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l22 {
			regulator-name = "8941_l22";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa23 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <23>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l23 {
			regulator-name = "8941_l23";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa24 {
		qcom,resource-name = "ldoa";
		qcom,resource-id = <24>;
		qcom,regulator-type = <0>;
		qcom,hpm-min-load = <10000>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-l24 {
			regulator-name = "8941_l24";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	/* TODO: find out correct resource names for LVS vs MVS */
	rpm-regulator-vsa1 {
		qcom,resource-name = "vsa";
		qcom,resource-id = <1>;
		qcom,regulator-type = <2>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-lvs1 {
			regulator-name = "8941_lvs1";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-vsa2 {
		qcom,resource-name = "vsa";
		qcom,resource-id = <2>;
		qcom,regulator-type = <2>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-lvs2 {
			regulator-name = "8941_lvs2";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-vsa3 {
		qcom,resource-name = "vsa";
		qcom,resource-id = <3>;
		qcom,regulator-type = <2>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-lvs3 {
			regulator-name = "8941_lvs3";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-vsa4 {
		qcom,resource-name = "vsa";
		qcom,resource-id = <4>;
		qcom,regulator-type = <2>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-mvs1 {
			regulator-name = "8941_mvs1";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-vsa5 {
		qcom,resource-name = "vsa";
		qcom,resource-id = <5>;
		qcom,regulator-type = <2>;
		compatible = "qcom,rpm-regulator-smd-resource";
		status = "disabled";

		regulator-mvs2 {
			regulator-name = "8941_mvs2";
			qcom,set = <3>;
			status = "disabled";
			compatible = "qcom,rpm-regulator-smd";
		};
	};
};

/* end of msm-pm8x41-rpm-regulator.dtsi */
/* start of msm-pm8841.dtsi */
/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&spmi_bus {
	#address-cells = <1>;
	#size-cells = <0>;
	interrupt-controller;
	#interrupt-cells = <3>;

	qcom,pm8841@4 {
		spmi-slave-container;
		reg = <0x4>;
		#address-cells = <1>;
		#size-cells = <1>;

		qcom,qpnp-revid@100 {
			compatible = "qcom,qpnp-revid";
			reg = <0x100 0x100>;
		};

		qcom,temp-alarm@2400 {
			compatible = "qcom,qpnp-temp-alarm";
			reg = <0x2400 0x100>;
			interrupts = <0x4 0x24 0x0>;
			label = "pm8841_tz";
			qcom,threshold-set = <0>;
			qcom,default-temp = <37000>;
		};

		pm8841_mpps: mpps {
			spmi-dev-container;
			compatible = "qcom,qpnp-pin";
			gpio-controller;
			#gpio-cells = <2>;
			#address-cells = <1>;
			#size-cells = <1>;
			label = "pm8841-mpp";

			mpp@a000 {
				reg = <0xa000 0x100>;
				qcom,pin-num = <1>;
			};

			mpp@a100 {
				reg = <0xa100 0x100>;
				qcom,pin-num = <2>;
			};

			mpp@a200 {
				reg = <0xa200 0x100>;
				qcom,pin-num = <3>;
			};

			mpp@a300 {
				reg = <0xa300 0x100>;
				qcom,pin-num = <4>;
			};
		};
	};

	qcom,pm8841@5 {
		spmi-slave-container;
		reg = <0x5>;
		#address-cells = <1>;
		#size-cells = <1>;

		regulator@1400 {
			regulator-name = "8841_s1";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x1400 0x300>;
			status = "disabled";

			qcom,ctl@1400 {
				reg = <0x1400 0x100>;
			};
			qcom,ps@1500 {
				reg = <0x1500 0x100>;
			};
			qcom,freq@1600 {
				reg = <0x1600 0x100>;
			};
		};

		regulator@1700 {
			regulator-name = "8841_s2";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x1700 0x300>;
			status = "disabled";
			qcom,force-type = <0x1c 0x08>;

			qcom,ctl@1700 {
				reg = <0x1700 0x100>;
			};
			qcom,ps@1800 {
				reg = <0x1800 0x100>;
			};
			qcom,freq@1900 {
				reg = <0x1900 0x100>;
			};
		};

		regulator@1a00 {
			regulator-name = "8841_s3";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x1a00 0x300>;
			status = "disabled";

			qcom,ctl@1a00 {
				reg = <0x1a00 0x100>;
			};
			qcom,ps@1b00 {
				reg = <0x1b00 0x100>;
			};
			qcom,freq@1c00 {
				reg = <0x1c00 0x100>;
			};
		};

		regulator@1d00 {
			regulator-name = "8841_s4";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x1d00 0x300>;
			status = "disabled";
			qcom,force-type = <0x1c 0x08>;

			qcom,ctl@1d00 {
				reg = <0x1d00 0x100>;
			};
			qcom,ps@1e00 {
				reg = <0x1e00 0x100>;
			};
			qcom,freq@1f00 {
				reg = <0x1f00 0x100>;
			};
		};

		regulator@2000 {
			regulator-name = "8841_s5";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x2000 0x300>;
			status = "disabled";
			qcom,force-type = <0x1c 0x08>;

			qcom,ctl@0 {
				reg = <0x2000 0x100>;
			};
			qcom,ps@100 {
				reg = <0x2100 0x100>;
			};
			qcom,freq@200 {
				reg = <0x2200 0x100>;
			};
		};

		regulator@2300 {
			regulator-name = "8841_s6";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x2300 0x300>;
			status = "disabled";
			qcom,force-type = <0x1c 0x08>;

			qcom,ctl@2300 {
				reg = <0x2300 0x100>;
			};
			qcom,ps@2400 {
				reg = <0x2400 0x100>;
			};
			qcom,freq@2500 {
				reg = <0x2500 0x100>;
			};
		};

		regulator@2600 {
			regulator-name = "8841_s7";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x2600 0x300>;
			status = "disabled";
			qcom,force-type = <0x1c 0x08>;

			qcom,ctl@2600 {
				reg = <0x2600 0x100>;
			};
			qcom,ps@2700 {
				reg = <0x2700 0x100>;
			};
			qcom,freq@2800 {
				reg = <0x2800 0x100>;
			};
		};

		regulator@2900 {
			regulator-name = "8841_s8";
			spmi-dev-container;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "qcom,qpnp-regulator";
			reg = <0x2900 0x300>;
			status = "disabled";
			qcom,force-type = <0x1c 0x08>;

			qcom,ctl@2900 {
				reg = <0x2900 0x100>;
			};
			qcom,ps@2a000 {
				reg = <0x2a00 0x100>;
			};
			qcom,freq@2b00 {
				reg = <0x2b00 0x100>;
			};
		};

		krait_regulator_pmic: qcom,krait-regulator-pmic@2000 {
			spmi-dev-container;
			compatible = "qcom,krait-regulator-pmic";
			#address-cells = <1>;
			#size-cells = <1>;
			status = "disabled";

			qcom,ctl@2000 {
				status = "disabled";
				reg = <0x2000 0x100>;
			};

			qcom,ps@2100 {
				status = "disabled";
				reg = <0x2100 0x100>;
			};

			qcom,freq@2200 {
				status = "disabled";
				reg = <0x2200 0x100>;
			};
		};
	};
};

/* end of msm-pm8841.dtsi */
/* start of msm-pm8941.dtsi */
/* Copyright (c) 2012-2014, The Linux Foundation. All rights reserved.
 * Copyright (C) 2013 Sony Mobile Communications AB.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&spmi_bus {
	#address-cells = <1>;
	#size-cells = <0>;
	interrupt-controller;
	#interrupt-cells = <3>;
};

&pm8941_lsid0 {
	spmi-slave-container;
	#address-cells = <1>;
	#size-cells = <1>;

	pm8941_misc: qcom,misc@900 {
		compatible = "qcom,qpnp-misc";
		reg = <0x900 0x100>;
	};

	pm8941_revid: qcom,revid@100 {
		compatible = "qcom,qpnp-revid";
		reg = <0x100 0x100>;
	};

	qcom,temp-alarm@2400 {
		compatible = "qcom,qpnp-temp-alarm";
		reg = <0x2400 0x100>;
		interrupts = <0x0 0x24 0x0>;
		label = "pm8941_tz";
		qcom,channel-num = <8>;
		qcom,threshold-set = <0>;
		qcom,temp_alarm-vadc = <&pm8941_vadc>;
	};

	qcom,power-on@800 {
		compatible = "qcom,qpnp-power-on";
		reg = <0x800 0x100>;
		interrupts = <0x0 0x8 0x0>,
			     <0x0 0x8 0x1>,
			     <0x0 0x8 0x4>,
			     <0x0 0x8 0x5>;
		interrupt-names = "kpdpwr", "resin",
				"resin-bark", "kpdpwr-resin-bark";
		qcom,pon-dbc-delay = <15625>;
		qcom,system-reset;
		qcom,s3-debounce = <32>;

		qcom,pon_1 {
			qcom,pon-type = <0>;
			qcom,pull-up = <1>;
			linux,code = <116>;
		};
		/* Disable RESIN shutdown here, we set it in boot code */
/*
		qcom,pon_2 {
			qcom,pon-type = <1>;
			qcom,support-reset = <1>;
			qcom,pull-up = <1>;
			qcom,s1-timer = <0>;
			qcom,s2-timer = <2000>;
			qcom,s2-type = <1>;
			linux,code = <114>;
			qcom,use-bark;
		};
*/
		qcom,pon_3 {
			qcom,pon-type = <3>;
			qcom,support-reset = <1>;
			qcom,s1-timer = <6720>;
			qcom,s2-timer = <2000>;
			qcom,s2-type = <7>;
			qcom,pull-up = <1>;
			qcom,use-bark;
		};
	};

	bif_ctrl: qcom,bsi@1b00 {
		compatible = "qcom,qpnp-bsi";
		reg = <0x1b00 0x100>,
		      <0x1208 0x1>;
		reg-names = "bsi-base", "batt-id-status";
		label = "pm8941-bsi";
		interrupts = <0x0 0x1b 0x0>,
			     <0x0 0x1b 0x1>,
			     <0x0 0x1b 0x2>,
			     <0x0 0x12 0x0>;
		interrupt-names = "err",
				  "rx",
				  "tx",
				  "batt-present";
		qcom,channel-num = <0x31>;
		qcom,pullup-ohms = <100000>;
		qcom,vref-microvolts = <1800000>;
		qcom,min-clock-period = <1000>;
		qcom,max-clock-period = <160000>;
		qcom,sample-rate = <4>;
		qcom,bsi-vadc = <&pm8941_vadc>;
	};

	pm8941_coincell: qcom,coincell@2800 {
		compatible = "qcom,qpnp-coincell";
		reg = <0x2800 0x100>;
	};

	pm8941_bms: qcom,bms {
		spmi-dev-container;
		compatible = "qcom,qpnp-bms";
		#address-cells = <1>;
		#size-cells = <1>;
		status = "disabled";

		qcom,r-sense-uohm = <10000>;
		qcom,v-cutoff-uv = <3400000>;
		qcom,max-voltage-uv = <4200000>;
		qcom,r-conn-mohm = <0>;
		qcom,shutdown-soc-valid-limit = <100>;
		qcom,adjust-soc-low-threshold = <15>;
		qcom,ocv-voltage-high-threshold-uv = <3750000>;
		qcom,ocv-voltage-low-threshold-uv = <3650000>;
		qcom,low-soc-calculate-soc-threshold = <15>;
		qcom,low-voltage-calculate-soc-ms = <1000>;
		qcom,low-soc-calculate-soc-ms = <5000>;
		qcom,calculate-soc-ms = <20000>;
		qcom,chg-term-ua = <100000>;
		qcom,batt-type = <0>;
		qcom,low-voltage-threshold = <3420000>;
		qcom,tm-temp-margin = <5000>;
		qcom,low-ocv-correction-limit-uv = <100>;
		qcom,high-ocv-correction-limit-uv = <250>;
		qcom,hold-soc-est = <3>;
		qcom,bms-vadc = <&pm8941_vadc>;
		qcom,bms-iadc = <&pm8941_iadc>;
		qcom,bms-adc_tm = <&pm8941_adc_tm>;

		qcom,batt-pres-status@1208 {
			reg = <0x1208 0x1>;
		};

		qcom,bms-iadc@3800 {
			reg = <0x3800 0x100>;
		};

		qcom,bms-bms@4000 {
			reg = <0x4000 0x100>;
			interrupts =	<0x0 0x40 0x0>,
					<0x0 0x40 0x1>,
					<0x0 0x40 0x2>,
					<0x0 0x40 0x3>,
					<0x0 0x40 0x4>,
					<0x0 0x40 0x5>,
					<0x0 0x40 0x6>,
					<0x0 0x40 0x7>;

			interrupt-names = "cc_thr",
					  "ocv_for_r",
					  "good_ocv",
					  "charge_begin",
					  "ocv_thr",
					  "sw_cc_thr",
					  "vsense_avg",
					  "vsense_for_r";
		};
	};

	clkdiv@5b00 {
		reg = <0x5b00 0x100>;
		compatible = "qcom,qpnp-clkdiv";
		qcom,cxo-freq = <19200000>;
	};

	clkdiv@5c00 {
		reg = <0x5c00 0x100>;
		compatible = "qcom,qpnp-clkdiv";
		qcom,cxo-freq = <19200000>;
	};

	clkdiv@5d00 {
		reg = <0x5d00 0x1000>;
		compatible = "qcom,qpnp-clkdiv";
		qcom,cxo-freq = <19200000>;
	};

	pm8941_chg: qcom,charger {
		spmi-dev-container;
		compatible = "qcom,qpnp-charger";
		#address-cells = <1>;
		#size-cells = <1>;
		status = "disabled";

		qcom,vddmax-mv = <4200>;
		qcom,vddsafe-mv = <4230>;
		qcom,vinmin-mv = <4300>;
		qcom,ibatmax-ma = <1500>;
		qcom,ibatterm-ma = <100>;
		qcom,ibatsafe-ma = <1500>;
		qcom,thermal-mitigation = <1500 700 600 325>;
		qcom,cool-bat-decidegc = <100>;
		qcom,cool-bat-mv = <4100>;
		qcom,ibatmax-warm-ma = <350>;
		qcom,warm-bat-decidegc = <450>;
		qcom,warm-bat-mv = <4100>;
		qcom,ibatmax-cool-ma = <350>;
		qcom,vbatdet-delta-mv = <100>;
		qcom,resume-soc = <99>;
		qcom,tchg-mins = <150>;
		qcom,chg-vadc = <&pm8941_vadc>;
		qcom,chg-iadc = <&pm8941_iadc>;
		qcom,chg-adc_tm = <&pm8941_adc_tm>;

		pm8941_chg_chgr: qcom,chgr@1000 {
			status = "disabled";
			reg = <0x1000 0x100>;
			interrupts =	<0x0 0x10 0x0>,
					<0x0 0x10 0x1>,
					<0x0 0x10 0x2>,
					<0x0 0x10 0x3>,
					<0x0 0x10 0x4>,
					<0x0 0x10 0x5>,
					<0x0 0x10 0x6>,
					<0x0 0x10 0x7>;

			interrupt-names =	"vbat-det-lo",
						"vbat-det-hi",
						"chgwdog",
						"state-change",
						"trkl-chg-on",
						"fast-chg-on",
						"chg-failed",
						"chg-done";
		};

		qcom,buck@1100 {
			status = "disabled";
			reg = <0x1100 0x100>;
			interrupts =	<0x0 0x11 0x0>,
					<0x0 0x11 0x1>,
					<0x0 0x11 0x2>,
					<0x0 0x11 0x3>,
					<0x0 0x11 0x4>,
					<0x0 0x11 0x5>,
					<0x0 0x11 0x6>;

			interrupt-names =	"vbat-ov",
						"vreg-ov",
						"overtemp",
						"vchg-loop",
						"ichg-loop",
						"ibat-loop",
						"vdd-loop";
		};

		pm8941_chg_batif: qcom,bat-if@1200 {
			status = "disabled";
			reg = <0x1200 0x100>;
			interrupts =	<0x0 0x12 0x0>,
					<0x0 0x12 0x1>,
					<0x0 0x12 0x2>,
					<0x0 0x12 0x3>,
					<0x0 0x12 0x4>;

			interrupt-names =	"batt-pres",
						"bat-temp-ok",
						"bat-fet-on",
						"vcp-on",
						"psi";

		};

		pm8941_chg_otg: qcom,usb-chgpth@1300 {
			status = "disabled";
			reg = <0x1300 0x100>;
			interrupts =	<0 0x13 0x0>,
					<0 0x13 0x1>,
					<0x0 0x13 0x2>;

			interrupt-names =	"coarse-det-usb",
						"usbin-valid",
						"chg-gone";
		};

		qcom,dc-chgpth@1400 {
			status = "disabled";
			reg = <0x1400 0x100>;
			interrupts =	<0x0 0x14 0x0>,
					<0x0 0x14 0x1>;

			interrupt-names =	"coarse-det-dc",
						"dcin-valid";
		};

		pm8941_chg_boost: qcom,boost@1500 {
			status = "disabled";
			reg = <0x1500 0x100>;
			interrupts =	<0x0 0x15 0x0>,
					<0x0 0x15 0x1>;

			interrupt-names =	"boost-pwr-ok",
						"limit-error";
		};

		qcom,chg-misc@1600 {
			status = "disabled";
			reg = <0x1600 0x100>;
		};
	};

	pm8941_gpios: gpios {
		spmi-dev-container;
		compatible = "qcom,qpnp-pin";
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <1>;
		label = "pm8941-gpio";

		gpio@c000 {
			reg = <0xc000 0x100>;
			qcom,pin-num = <1>;
		};

		gpio@c100 {
			reg = <0xc100 0x100>;
			qcom,pin-num = <2>;
		};

		gpio@c200 {
			reg = <0xc200 0x100>;
			qcom,pin-num = <3>;
		};

		gpio@c300 {
			reg = <0xc300 0x100>;
			qcom,pin-num = <4>;
		};

		gpio@c400 {
			reg = <0xc400 0x100>;
			qcom,pin-num = <5>;
		};

		gpio@c500 {
			reg = <0xc500 0x100>;
			qcom,pin-num = <6>;
		};

		gpio@c600 {
			reg = <0xc600 0x100>;
			qcom,pin-num = <7>;
		};

		gpio@c700 {
			reg = <0xc700 0x100>;
			qcom,pin-num = <8>;
		};

		gpio@c800 {
			reg = <0xc800 0x100>;
			qcom,pin-num = <9>;
		};

		gpio@c900 {
			reg = <0xc900 0x100>;
			qcom,pin-num = <10>;
		};

		gpio@ca00 {
			reg = <0xca00 0x100>;
			qcom,pin-num = <11>;
		};

		gpio@cb00 {
			reg = <0xcb00 0x100>;
			qcom,pin-num = <12>;
		};

		gpio@cc00 {
			reg = <0xcc00 0x100>;
			qcom,pin-num = <13>;
		};

		gpio@cd00 {
			reg = <0xcd00 0x100>;
			qcom,pin-num = <14>;
		};

		gpio@ce00 {
			reg = <0xce00 0x100>;
			qcom,pin-num = <15>;
		};

		gpio@cf00 {
			reg = <0xcf00 0x100>;
			qcom,pin-num = <16>;
		};

		gpio@d000 {
			reg = <0xd000 0x100>;
			qcom,pin-num = <17>;
		};

		gpio@d100 {
			reg = <0xd100 0x100>;
			qcom,pin-num = <18>;
		};

		gpio@d200 {
			reg = <0xd200 0x100>;
			qcom,pin-num = <19>;
		};

		gpio@d300 {
			reg = <0xd300 0x100>;
			qcom,pin-num = <20>;
		};

		gpio@d400 {
			reg = <0xd400 0x100>;
			qcom,pin-num = <21>;
		};

		gpio@d500 {
			reg = <0xd500 0x100>;
			qcom,pin-num = <22>;
		};

		gpio@d600 {
			reg = <0xd600 0x100>;
			qcom,pin-num = <23>;
		};

		gpio@d700 {
			reg = <0xd700 0x100>;
			qcom,pin-num = <24>;
		};

		gpio@d800 {
			reg = <0xd800 0x100>;
			qcom,pin-num = <25>;
		};

		gpio@d900 {
			reg = <0xd900 0x100>;
			qcom,pin-num = <26>;
		};

		gpio@da00 {
			reg = <0xda00 0x100>;
			qcom,pin-num = <27>;
		};

		gpio@db00 {
			reg = <0xdb00 0x100>;
			qcom,pin-num = <28>;
		};

		gpio@dc00 {
			reg = <0xdc00 0x100>;
			qcom,pin-num = <29>;
		};

		gpio@dd00 {
			reg = <0xdd00 0x100>;
			qcom,pin-num = <30>;
		};

		gpio@de00 {
			reg = <0xde00 0x100>;
			qcom,pin-num = <31>;
		};

		gpio@df00 {
			reg = <0xdf00 0x100>;
			qcom,pin-num = <32>;
		};

		gpio@e000 {
			reg = <0xe000 0x100>;
			qcom,pin-num = <33>;
		};

		gpio@e100 {
			reg = <0xe100 0x100>;
			qcom,pin-num = <34>;
		};

		gpio@e200 {
			reg = <0xe200 0x100>;
			qcom,pin-num = <35>;
		};

		gpio@e300 {
			reg = <0xe300 0x100>;
			qcom,pin-num = <36>;
		};
	};

	pm8941_mpps: mpps {
		spmi-dev-container;
		compatible = "qcom,qpnp-pin";
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <1>;
		label = "pm8941-mpp";

		mpp@a000 {
			reg = <0xa000 0x100>;
			qcom,pin-num = <1>;
		};

		mpp@a100 {
			reg = <0xa100 0x100>;
			qcom,pin-num = <2>;
		};

		mpp@a200 {
			reg = <0xa200 0x100>;
			qcom,pin-num = <3>;
		};

		mpp@a300 {
			reg = <0xa300 0x100>;
			qcom,pin-num = <4>;
		};

		mpp@a400 {
			reg = <0xa400 0x100>;
			qcom,pin-num = <5>;
		};

		mpp@a500 {
			reg = <0xa500 0x100>;
			qcom,pin-num = <6>;
		};

		mpp@a600 {
			reg = <0xa600 0x100>;
			qcom,pin-num = <7>;
		};

		mpp@a700 {
			reg = <0xa700 0x100>;
			qcom,pin-num = <8>;
		};
	};

	qcom,pm8941_rtc {
		spmi-dev-container;
		compatible = "qcom,qpnp-rtc";
		#address-cells = <1>;
		#size-cells = <1>;
		qcom,qpnp-rtc-write = <0>;
		qcom,qpnp-rtc-alarm-pwrup = <0>;

		qcom,pm8941_rtc_rw@6000 {
			reg = <0x6000 0x100>;
		};
		qcom,pm8941_rtc_alarm@6100 {
			reg = <0x6100 0x100>;
			interrupts = <0x0 0x61 0x1>;
		};
	};

	pm8941_vadc: vadc@3100 {
		compatible = "qcom,qpnp-vadc";
		reg = <0x3100 0x100>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupts = <0x0 0x31 0x0>;
		interrupt-names = "eoc-int-en-set";
		qcom,adc-bit-resolution = <15>;
		qcom,adc-vdd-reference = <1800>;
		qcom,vadc-poll-eoc;
		qcom,pmic-revid = <&pm8941_revid>;

		chan@0 {
			label = "usb_in";
			reg = <0>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <4>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@1 {
			label = "dc_in";
			reg = <1>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <4>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@2 {
			label = "vchg_sns";
			reg = <2>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <3>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@3 {
			label = "spare1_div3";
			reg = <3>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <1>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@4 {
			label = "usb_id_mv";
			reg = <4>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <1>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@5 {
			label = "vcoin";
			reg = <5>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <1>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@6 {
			label = "vbat_sns";
			reg = <6>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <1>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@7 {
			label = "vph_pwr";
			reg = <7>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <1>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@8 {
			label = "die_temp";
			reg = <8>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <3>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@9 {
			label = "ref_625mv";
			reg = <9>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@a {
			label = "ref_1250v";
			reg = <0xa>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@30 {
			label = "batt_therm";
			reg = <0x30>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <1>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@31 {
			label = "batt_id";
			reg = <0x31>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b2 {
			label = "xo_therm_pu2";
			reg = <0xb2>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <4>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b3 {
			label = "msm_therm";
			reg = <0xb3>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b4 {
			label = "emmc_therm";
			reg = <0xb4>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b5 {
			label = "pa_therm0";
			reg = <0xb5>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b7 {
			label = "pa_therm1";
			reg = <0xb7>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b8 {
			label = "quiet_therm";
			reg = <0xb8>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@b9 {
			label = "usb_id";
			reg = <0xb9>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};

		chan@39 {
			label = "usb_id_nopull";
			reg = <0x39>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <0>;
		};
	};

	pm8941_iadc: iadc@3600 {
		compatible = "qcom,qpnp-iadc";
		reg = <0x3600 0x100>,
		      <0x12f1 0x1>;
		reg-names = "iadc-base", "batt-id-trim-cnst-rds";
		#address-cells = <1>;
		#size-cells = <0>;
		interrupts = <0x0 0x36 0x0>;
		interrupt-names = "eoc-int-en-set";
		qcom,adc-bit-resolution = <16>;
		qcom,adc-vdd-reference = <1800>;
		qcom,iadc-vadc = <&pm8941_vadc>;
		qcom,iadc-poll-eoc;
		qcom,use-default-rds-trim = <0>;
		qcom,pmic-revid = <&pm8941_revid>;

		chan@0 {
			label = "internal_rsense";
			reg = <0>;
			qcom,decimation = <0>;
			qcom,fast-avg-setup = <0>;
		};

		chan@1 {
			label = "external_rsense";
			reg = <1>;
			qcom,decimation = <0>;
			qcom,fast-avg-setup = <0>;
		};
	};

	pm8941_adc_tm: qcom,vadc@3400 {
		compatible = "qcom,qpnp-adc-tm";
		reg = <0x3400 0x100>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupts =	<0x0 0x34 0x0>,
				<0x0 0x34 0x3>,
			     <0x0 0x34 0x4>;
		interrupt-names =	"eoc-int-en-set",
					"high-thr-en-set",
					"low-thr-en-set";
		qcom,adc-bit-resolution = <15>;
		qcom,adc-vdd-reference = <1800>;
		qcom,adc_tm-vadc = <&pm8941_vadc>;

		/* Channel Node */
		chan@b9 {
			label = "usb_id";
			reg = <0xb9>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x48>;
		};

		chan@30 {
			label = "batt_therm";
			reg = <0x30>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <1>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x68>;
			qcom,meas-interval-timer-idx = <2>;
		};

		chan@8 {
			label = "die_temp";
			reg = <8>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <3>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x70>;
		};

		chan@6 {
			label = "vbat_sns";
			reg = <6>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <1>;
			qcom,calibration-type = "absolute";
			qcom,scale-function = <0>;
			qcom,hw-settle-time = <0>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x78>;
		};

		chan@b5 {
			label = "pa_therm0";
			reg = <0xb5>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x80>;
			qcom,thermal-node;
		};

		chan@b7 {
			label = "pa_therm1";
			reg = <0xb7>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x88>;
			qcom,thermal-node;
		};

		chan@b4 {
			label = "emmc_therm";
			reg = <0xb4>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x90>;
			qcom,thermal-node;
		};

		chan@b3 {
			label = "msm_therm";
			reg = <0xb3>;
			qcom,decimation = <0>;
			qcom,pre-div-channel-scaling = <0>;
			qcom,calibration-type = "ratiometric";
			qcom,scale-function = <2>;
			qcom,hw-settle-time = <2>;
			qcom,fast-avg-setup = <3>;
			qcom,btm-channel-number = <0x98>;
			qcom,thermal-node;
		};
	};
};

&pm8941_lsid1 {
	spmi-slave-container;
	#address-cells = <1>;
	#size-cells = <1>;

	regulator@1400 {
		regulator-name = "8941_s1";
		spmi-dev-container;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "qcom,qpnp-regulator";
		reg = <0x1400 0x300>;
		status = "disabled";

		qcom,ctl@1400 {
			reg = <0x1400 0x100>;
		};
		qcom,ps@1500 {
			reg = <0x1500 0x100>;
		};
		qcom,freq@1600 {
			reg = <0x1600 0x100>;
		};
	};

	regulator@1700 {
		regulator-name = "8941_s2";
		spmi-dev-container;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "qcom,qpnp-regulator";
		reg = <0x1700 0x300>;
		status = "disabled";

		qcom,ctl@1700 {
			reg = <0x1700 0x100>;
		};
		qcom,ps@1800 {
			reg = <0x1800 0x100>;
		};
		qcom,freq@1900 {
			reg = <0x1900 0x100>;
		};
	};

	regulator@1a00 {
		regulator-name = "8941_s3";
		spmi-dev-container;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "qcom,qpnp-regulator";
		reg = <0x1a00 0x300>;
		status = "disabled";

		qcom,ctl@1a00 {
			reg = <0x1a00 0x100>;
		};
		qcom,ps@1b00 {
			reg = <0x1b00 0x100>;
		};
		qcom,freq@1c00 {
			reg = <0x1c00 0x100>;
		};
	};

	regulator@a000 {
		regulator-name = "8941_boost";
		reg = <0xa000 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4000 {
		regulator-name = "8941_l1";
		reg = <0x4000 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4100 {
		regulator-name = "8941_l2";
		reg = <0x4100 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4200 {
		regulator-name = "8941_l3";
		reg = <0x4200 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4300 {
		regulator-name = "8941_l4";
		reg = <0x4300 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4400 {
		regulator-name = "8941_l5";
		reg = <0x4400 0x100>;
		compatible = "qcom,qpnp-regulator";
		qcom,force-type = <0x04 0x10>;
		status = "disabled";
	};

	regulator@4500 {
		regulator-name = "8941_l6";
		reg = <0x4500 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4600 {
		regulator-name = "8941_l7";
		reg = <0x4600 0x100>;
		compatible = "qcom,qpnp-regulator";
		qcom,force-type = <0x04 0x10>;
		status = "disabled";
	};

	regulator@4700 {
		regulator-name = "8941_l8";
		reg = <0x4700 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4800 {
		regulator-name = "8941_l9";
		reg = <0x4800 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4900 {
		regulator-name = "8941_l10";
		reg = <0x4900 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4a00 {
		regulator-name = "8941_l11";
		reg = <0x4a00 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4b00 {
		regulator-name = "8941_l12";
		reg = <0x4b00 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4c00 {
		regulator-name = "8941_l13";
		reg = <0x4c00 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4d00 {
		regulator-name = "8941_l14";
		reg = <0x4d00 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4e00 {
		regulator-name = "8941_l15";
		reg = <0x4e00 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@4f00 {
		regulator-name = "8941_l16";
		reg = <0x4f00 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5000 {
		regulator-name = "8941_l17";
		reg = <0x5000 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5100 {
		regulator-name = "8941_l18";
		reg = <0x5100 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5200 {
		regulator-name = "8941_l19";
		reg = <0x5200 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5300 {
		regulator-name = "8941_l20";
		reg = <0x5300 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5400 {
		regulator-name = "8941_l21";
		reg = <0x5400 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5500 {
		regulator-name = "8941_l22";
		reg = <0x5500 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5600 {
		regulator-name = "8941_l23";
		reg = <0x5600 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@5700 {
		regulator-name = "8941_l24";
		reg = <0x5700 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@8000 {
		regulator-name = "8941_lvs1";
		reg = <0x8000 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@8100 {
		regulator-name = "8941_lvs2";
		reg = <0x8100 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@8200 {
		regulator-name = "8941_lvs3";
		reg = <0x8200 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@8300 {
		regulator-name = "8941_mvs1";
		reg = <0x8300 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	regulator@8400 {
		regulator-name = "8941_mvs2";
		reg = <0x8400 0x100>;
		compatible = "qcom,qpnp-regulator";
		status = "disabled";
	};

	qcom,vibrator@c000 {
		compatible = "qcom,qpnp-vibrator";
		reg = <0xc000 0x100>;
		label = "vibrator";
		status = "disabled";
	};

	qcom,leds@d000 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd000 0x100>;
		label = "rgb";
	};

	qcom,leds@d100 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd100 0x100>;
		label = "rgb";
	};

	qcom,leds@d200 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd200 0x100>;
		label = "rgb";
	};

	qcom,leds@d300 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd300 0x100>;
		label = "flash";
		flash-boost-supply = <&pm8941_chg_boost>;
		torch-boost-supply = <&pm8941_boost>;
		flash-wa-supply = <&pm8941_chg_chgr>;
	};

	qcom,leds@d400 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd400 0x100>;
		label = "flash";
	};

	qcom,leds@d500 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd500 0x100>;
		label = "flash";
	};

	qcom,leds@d600 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd600 0x100>;
		label = "flash";
	};

	qcom,leds@d700 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd700 0x100>;
		label = "flash";
	};

	qcom,leds@d800 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd800 0x100>;
		label = "wled";
	};

	qcom,leds@d900 {
		compatible = "qcom,leds-qpnp";
		reg = <0xd900 0x100>;
		label = "wled";
	};

	qcom,leds@da00 {
		compatible = "qcom,leds-qpnp";
		reg = <0xda00 0x100>;
		label = "wled";
	};

	qcom,leds@db00 {
		compatible = "qcom,leds-qpnp";
		reg = <0xdb00 0x100>;
		label = "wled";
	};

	qcom,leds@dc00 {
		compatible = "qcom,leds-qpnp";
		reg = <0xdc00 0x100>;
		label = "wled";
	};

	qcom,leds@dd00 {
		compatible = "qcom,leds-qpnp";
		reg = <0xdd00 0x100>;
		label = "wled";
	};

	qcom,leds@de00 {
		compatible = "qcom,leds-qpnp";
		reg = <0xde00 0x100>;
		label = "wled";
	};

	qcom,leds@df00 {
		compatible = "qcom,leds-qpnp";
		reg = <0xdf00 0x100>;
		label = "wled";
	};

	qcom,leds@e000 {
		compatible = "qcom,leds-qpnp";
		reg = <0xe000 0x100>;
		label = "wled";
	};

	qcom,leds@e100 {
		compatible = "qcom,leds-qpnp";
		reg = <0xe100 0x100>;
		label = "wled";
	};

	qcom,leds@e200 {
		compatible = "qcom,leds-qpnp";
		reg = <0xe200 0x100>;
		label = "kpdbl";
	};

	pwm@b100 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb100 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <0>;
	};

	pwm@b200 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb200 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <1>;
	};

	pwm@b300 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb300 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <2>;
	};

	pwm@b400 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb400 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <3>;
	};

	pwm@b500 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb500 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <4>;
	};

	pwm@b600 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb600 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <5>;
	};

	pwm@b700 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb700 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <6>;
	};

	pwm@b800 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xb800 0x100>,
		      <0xb042 0x7e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <7>;
	};

	pwm@e400 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xe400 0x100>,
		      <0xe342 0x1e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <8>;
	};

	pwm@e500 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xe500 0x100>,
		      <0xe342 0x1e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <9>;
	};

	pwm@e600 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xe600 0x100>,
		      <0xe342 0x1e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <10>;
	};

	pwm@e700 {
		compatible = "qcom,qpnp-pwm";
		reg = <0xe700 0x100>,
		      <0xe342 0x1e>;
		reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
		qcom,channel-id = <11>;
	};
};

/* end of msm-pm8941.dtsi */
/* start of msm8974-regulator.dtsi */
/* Copyright (c) 2012-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */


/* QPNP controlled regulators: */

&pm8941_lsid1 {
	pm8941_boost: regulator@a000 {
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		qcom,enable-time = <500>;
		status = "okay";
	};

	pm8941_mvs1: regulator@8300 {
		parent-supply = <&pm8941_chg_otg>;
		qcom,enable-time = <1000>;
		qcom,pull-down-enable = <1>;
		interrupts = <0x1 0x83 0x2>;
		interrupt-names = "ocp";
		qcom,ocp-enable = <1>;
		qcom,ocp-max-retries = <10>;
		qcom,ocp-retry-delay = <30>;
		qcom,soft-start-enable = <1>;
		qcom,vs-soft-start-strength = <0>;
		qcom,hpm-enable = <1>;
		qcom,auto-mode-enable = <0>;
		status = "okay";
	};

	pm8941_mvs2: regulator@8400 {
		parent-supply = <&pm8941_boost>;
		qcom,enable-time = <1000>;
		qcom,pull-down-enable = <1>;
		interrupts = <0x1 0x84 0x2>;
		interrupt-names = "ocp";
		qcom,ocp-enable = <1>;
		qcom,ocp-max-retries = <10>;
		qcom,ocp-retry-delay = <30>;
		qcom,soft-start-enable = <1>;
		qcom,vs-soft-start-strength = <0>;
		qcom,hpm-enable = <1>;
		qcom,auto-mode-enable = <0>;
		status = "okay";
	};
};

/* RPM controlled regulators: */

&rpm_bus {
	rpm-regulator-smpb1 {
		status = "okay";
		pm8841_s1: regulator-s1 {
			regulator-min-microvolt = <675000>;
			regulator-max-microvolt = <1050000>;
			status = "okay";
		};
		pm8841_s1_ao: regulator-s1-ao {
			regulator-name = "8841_s1_ao";
			qcom,set = <1>;
			regulator-min-microvolt = <675000>;
			regulator-max-microvolt = <1050000>;
			status = "okay";
			compatible = "qcom,rpm-regulator-smd";
		};
		pm8841_s1_so: regulator-s1-so {
			regulator-name = "8841_s1_so";
			qcom,set = <2>;
			regulator-min-microvolt = <675000>;
			regulator-max-microvolt = <1050000>;
			qcom,init-voltage = <675000>;
			status = "okay";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-smpb2 {
		status = "okay";
		pm8841_s2: regulator-s2 {
			regulator-min-microvolt = <500000>;
			regulator-max-microvolt = <1050000>;
			status = "okay";
		};
		pm8841_s2_corner: regulator-s2-corner {
			regulator-name = "8841_s2_corner";
			qcom,set = <3>;
			regulator-min-microvolt = <1>;
			regulator-max-microvolt = <7>;
			qcom,use-voltage-corner;
			compatible = "qcom,rpm-regulator-smd";
			qcom,consumer-supplies = "vdd_dig", "";
		};
		pm8841_s2_corner_ao: regulator-s2-corner-ao {
			regulator-name = "8841_s2_corner_ao";
			qcom,set = <1>;
			regulator-min-microvolt = <1>;
			regulator-max-microvolt = <7>;
			qcom,use-voltage-corner;
			compatible = "qcom,rpm-regulator-smd";
		};
		pm8841_s2_floor_corner: regulator-s2-floor-corner {
			compatible = "qcom,rpm-regulator-smd";
			regulator-name = "8841_s2_floor_corner";
			qcom,set = <3>;
			regulator-min-microvolt = <1>;
			regulator-max-microvolt = <7>;
			qcom,use-voltage-floor-corner;
			qcom,always-send-voltage;
		};
	};

	rpm-regulator-smpb3 {
		status = "okay";
		pm8841_s3: regulator-s3 {
			regulator-min-microvolt = <1050000>;
			regulator-max-microvolt = <1050000>;
			qcom,init-voltage = <1050000>;
			status = "okay";
		};
	};

	rpm-regulator-smpb4 {
		status = "okay";
		pm8841_s4: regulator-s4 {
			regulator-min-microvolt = <815000>;
			regulator-max-microvolt = <900000>;
			status = "okay";
		};
		pm8841_s4_corner: regulator-s4-corner {
			compatible = "qcom,rpm-regulator-smd";
			regulator-name = "8841_s4_corner";
			qcom,set = <3>;
			qcom,use-voltage-corner;
			regulator-min-microvolt = <1>;
			regulator-max-microvolt = <7>;
			qcom,init-voltage-corner = <3>; /* SVS SOC */
		};
		pm8841_s4_floor_corner: regulator-s4-floor-corner {
			compatible = "qcom,rpm-regulator-smd";
			regulator-name = "8841_s4_floor_corner";
			qcom,set = <3>;
			regulator-min-microvolt = <1>;
			regulator-max-microvolt = <7>;
			qcom,use-voltage-floor-corner;
			qcom,always-send-voltage;
		};
	};

	rpm-regulator-smpa1 {
		status = "okay";
		pm8941_s1: regulator-s1 {
			regulator-min-microvolt = <1300000>;
			regulator-max-microvolt = <1300000>;
			qcom,init-voltage = <1300000>;
			status = "okay";
		};
	};

	rpm-regulator-smpa2 {
		status = "okay";
		pm8941_s2: regulator-s2 {
			regulator-min-microvolt = <2150000>;
			regulator-max-microvolt = <2150000>;
			qcom,init-voltage = <2150000>;
			status = "okay";
		};
	};

	rpm-regulator-smpa3 {
		status = "okay";
		pm8941_s3: regulator-s3 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			qcom,init-voltage = <1800000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa1 {
		status = "okay";
		pm8941_l1: regulator-l1 {
			regulator-min-microvolt = <1225000>;
			regulator-max-microvolt = <1225000>;
			qcom,init-voltage = <1225000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa2 {
		status = "okay";
		pm8941_l2: regulator-l2 {
			regulator-min-microvolt = <1200000>;
			regulator-max-microvolt = <1200000>;
			qcom,init-voltage = <1200000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa3 {
		status = "okay";
		pm8941_l3: regulator-l3 {
			regulator-min-microvolt = <1225000>;
			regulator-max-microvolt = <1225000>;
			qcom,init-voltage = <1225000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa4 {
		status = "okay";
		pm8941_l4: regulator-l4 {
			regulator-min-microvolt = <1225000>;
			regulator-max-microvolt = <1225000>;
			qcom,init-voltage = <1225000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa5 {
		status = "okay";
		pm8941_l5: regulator-l5 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			qcom,init-voltage = <1800000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa6 {
		status = "okay";
		pm8941_l6: regulator-l6 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			qcom,init-voltage = <1800000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa7 {
		status = "okay";
		pm8941_l7: regulator-l7 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			qcom,init-voltage = <1800000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa8 {
		status = "okay";
		pm8941_l8: regulator-l8 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			qcom,init-voltage = <1800000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa9 {
		status = "okay";
		pm8941_l9: regulator-l9 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <2950000>;
			qcom,init-voltage = <2950000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa10 {
		status = "okay";
		pm8941_l10: regulator-l10 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <2950000>;
			qcom,init-voltage = <2950000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa11 {
		status = "okay";
		pm8941_l11: regulator-l11 {
			regulator-min-microvolt = <1225000>;
			regulator-max-microvolt = <1350000>;
			qcom,init-voltage = <1300000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa12 {
		status = "okay";
		pm8941_l12: regulator-l12 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			status = "okay";
		};
		pm8941_l12_ao: regulator-l12-ao {
			regulator-name = "8941_l12_ao";
			qcom,set = <1>;
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			status = "okay";
			compatible = "qcom,rpm-regulator-smd";
		};
	};

	rpm-regulator-ldoa13 {
		status = "okay";
		pm8941_l13: regulator-l13 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <2950000>;
			qcom,init-voltage = <2950000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa14 {
		status = "okay";
		pm8941_l14: regulator-l14 {
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			qcom,init-voltage = <1800000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa15 {
		status = "okay";
		pm8941_l15: regulator-l15 {
			regulator-min-microvolt = <2050000>;
			regulator-max-microvolt = <2050000>;
			qcom,init-voltage = <2050000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa16 {
		status = "okay";
		pm8941_l16: regulator-l16 {
			regulator-min-microvolt = <2700000>;
			regulator-max-microvolt = <2700000>;
			qcom,init-voltage = <2700000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa17 {
		status = "okay";
		pm8941_l17: regulator-l17 {
			regulator-min-microvolt = <2850000>;
			regulator-max-microvolt = <2850000>;
			qcom,init-voltage = <2850000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa18 {
		status = "okay";
		pm8941_l18: regulator-l18 {
			regulator-min-microvolt = <2850000>;
			regulator-max-microvolt = <2850000>;
			qcom,init-voltage = <2850000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa19 {
		status = "okay";
		pm8941_l19: regulator-l19 {
			regulator-min-microvolt = <2900000>;
			regulator-max-microvolt = <3350000>;
			qcom,init-voltage = <2900000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa20 {
		status = "okay";
		pm8941_l20: regulator-l20 {
			regulator-min-microvolt = <2950000>;
			regulator-max-microvolt = <2950000>;
			qcom,init-voltage = <2950000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa21 {
		status = "okay";
		pm8941_l21: regulator-l21 {
			regulator-min-microvolt = <2950000>;
			regulator-max-microvolt = <2950000>;
			qcom,init-voltage = <2950000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa22 {
		status = "okay";
		pm8941_l22: regulator-l22 {
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			qcom,init-voltage = <3000000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa23 {
		status = "okay";
		pm8941_l23: regulator-l23 {
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			qcom,init-voltage = <3000000>;
			status = "okay";
		};
	};

	rpm-regulator-ldoa24 {
		status = "okay";
		pm8941_l24: regulator-l24 {
			regulator-min-microvolt = <3075000>;
			regulator-max-microvolt = <3075000>;
			qcom,init-voltage = <3075000>;
			status = "okay";
		};
	};

	rpm-regulator-vsa1 {
		status = "okay";
		pm8941_lvs1: regulator-lvs1 {
			status = "okay";
		};
	};

	rpm-regulator-vsa2 {
		status = "okay";
		pm8941_lvs2: regulator-lvs2 {
			status = "okay";
		};
	};

	rpm-regulator-vsa3 {
		status = "okay";
		pm8941_lvs3: regulator-lvs3 {
			status = "okay";
		};
	};
};

&soc {
	krait_pdn: krait-pdn@f9011000 {
		reg = <0xf9011000 0x1000>,
		      <0xfc4b80b0 8>;
		reg-names = "apcs_gcc", "phase-scaling-efuse";
		compatible = "qcom,krait-pdn";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		qcom,pfm-threshold = <76>;
		qcom,use-phase-scaling-factor;
		qcom,phase-scaling-factor-bits-pos = <16>;
		qcom,valid-scaling-factor-versions = <0 1 0 0>;

		krait0_vreg: regulator@f9088000 {
			compatible = "qcom,krait-regulator";
			regulator-name = "krait0";
			reg = <0xf9088000 0x1000>, /* APCS_ALIAS0_KPSS_ACS */
				<0xf908a800 0x1000>; /* APCS_ALIAS0_KPSS_MDD */
			reg-names = "acs", "mdd";
			regulator-min-microvolt = <500000>;
			regulator-max-microvolt = <1100000>;
			qcom,headroom-voltage = <150000>;
			qcom,retention-voltage = <675000>;
			qcom,ldo-default-voltage = <750000>;
			qcom,ldo-threshold-voltage = <850000>;
			qcom,ldo-delta-voltage = <50000>;
			qcom,cpu-num = <0>;
		};

		krait1_vreg: regulator@f9098000 {
			compatible = "qcom,krait-regulator";
			regulator-name = "krait1";
			reg = <0xf9098000 0x1000>, /* APCS_ALIAS1_KPSS_ACS */
				<0xf909a800 0x1000>; /* APCS_ALIAS1_KPSS_MDD */
			reg-names = "acs", "mdd";
			regulator-min-microvolt = <500000>;
			regulator-max-microvolt = <1100000>;
			qcom,headroom-voltage = <150000>;
			qcom,retention-voltage = <675000>;
			qcom,ldo-default-voltage = <750000>;
			qcom,ldo-threshold-voltage = <850000>;
			qcom,ldo-delta-voltage = <50000>;
			qcom,cpu-num = <1>;
		};

		krait2_vreg: regulator@f90a8000 {
			compatible = "qcom,krait-regulator";
			regulator-name = "krait2";
			reg = <0xf90a8000 0x1000>, /* APCS_ALIAS2_KPSS_ACS */
				<0xf90aa800 0x1000>; /* APCS_ALIAS2_KPSS_MDD */
			reg-names = "acs", "mdd";
			regulator-min-microvolt = <500000>;
			regulator-max-microvolt = <1100000>;
			qcom,headroom-voltage = <150000>;
			qcom,retention-voltage = <675000>;
			qcom,ldo-default-voltage = <750000>;
			qcom,ldo-threshold-voltage = <850000>;
			qcom,ldo-delta-voltage = <50000>;
			qcom,cpu-num = <2>;
		};

		krait3_vreg: regulator@f90b8000 {
			compatible = "qcom,krait-regulator";
			regulator-name = "krait3";
			reg = <0xf90b8000 0x1000>, /* APCS_ALIAS3_KPSS_ACS */
				<0xf90ba800 0x1000>; /* APCS_ALIAS3_KPSS_MDD */
			reg-names = "acs", "mdd";
			regulator-min-microvolt = <500000>;
			regulator-max-microvolt = <1100000>;
			qcom,headroom-voltage = <150000>;
			qcom,retention-voltage = <675000>;
			qcom,ldo-default-voltage = <750000>;
			qcom,ldo-threshold-voltage = <850000>;
			qcom,ldo-delta-voltage = <50000>;
			qcom,cpu-num = <3>;
		};
	};

	spi_eth_vreg: spi_eth_phy_vreg {
		compatible = "regulator-fixed";
		regulator-name = "ethernet_phy";
		gpio = <&pm8941_mpps 5 0>;
		enable-active-high;
	};

	/*
	 * vph_pwr_vreg represents the unregulated battery voltage supply
	 * VPH_PWR that is present whenever the device is powered on.
	 */
	vph_pwr_vreg: vph_pwr_vreg {
		compatible = "regulator-fixed";
		status = "disabled";
		regulator-name = "vph_pwr";
		regulator-always-on;
	};
};

&pm8941_chg {
	otg-parent-supply = <&pm8941_boost>;
};

&pm8941_chg_boost {
	regulator-min-microvolt = <5000000>;
	regulator-max-microvolt = <5000000>;
	regulator-name = "8941_smbb_boost";
};

&pm8941_chg_batif  {
	regulator-name = "batfet";
};

&pm8941_chg_otg {
	regulator-name = "8941_smbb_otg";
};

&pm8941_chg_chgr {
	regulator-name = "flash_wa";
};

/* end of msm8974-regulator.dtsi */
/* start of msm8974-clock.dtsi */
/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&pm8941_lsid0 {
	pm8941_clkdiv1: clkdiv@5b00 {
		qcom,cxo-div = <2>;
	};

	pm8941_clkdiv2: clkdiv@5c00 {
	};

	pm8941_clkdiv3: clkdiv@5d00 {
	};
};

/* end of msm8974-clock.dtsi */
/* start of msm8974pro-pm8941.dtsi */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*
 * As a general rule, only chipset-specific property overrides should be placed
 * inside this file. However, device definitions should be placed inside the
 * msm8974.dtsi / msm8974pro.dtsi file(s).
 */

/include/ "msm8974pro.dtsi"

/include/ "msm-pm8x41-rpm-regulator.dtsi"
/include/ "msm-pm8841.dtsi"
&spmi_bus {
	pm8941_lsid0: qcom,pm8941@0 {
		reg = <0x0>;
	};
	pm8941_lsid1: qcom,pm8941@1 {
		reg = <0x1>;
	};
};
/include/ "msm-pm8941.dtsi"
/include/ "msm8974-regulator.dtsi"
/include/ "msm8974-clock.dtsi"

&krait_pdn {
	qcom,use-phase-switching;
        qcom,valid-scaling-factor-versions = <0 1 1 0>;

};

&krait0_vreg {
		regulator-max-microvolt = <1120000>;
		qcom,ldo-delta-voltage = <12500>;
};

&krait1_vreg {
		regulator-max-microvolt = <1120000>;
		qcom,ldo-delta-voltage = <12500>;
};

&krait2_vreg {
		regulator-max-microvolt = <1120000>;
		qcom,ldo-delta-voltage = <12500>;
};

&krait3_vreg {
		regulator-max-microvolt = <1120000>;
		qcom,ldo-delta-voltage = <12500>;
};

&tspp {
	vdd_cx-supply = <&pm8841_s2_corner>;
};

&pm8841_s2_corner {
	qcom,init-smps-mode = <0>;	/* Allow AUTO mode for VDD_CX. */
};

&usb3 {
	qcom,usbin-vadc = <&pm8941_vadc>;
	qcom,utmi-clk-rate = <24000000>;
};

&ehci {
	hsusb_vdd_dig-supply = <&pm8841_s2_corner>;
	qcom,vdd-voltage-level = <1 2 3 5 7>;
};

&krait_regulator_pmic {
	status = "ok";

	qcom,ctl@2000 {
		status = "ok";
	};

	qcom,ps@2100 {
		status = "ok";
	};

	qcom,freq@2200 {
		status = "ok";
	};
};

/* end of msm8974pro-pm8941.dtsi */
/* start of msm8974pro-ac-pm8941.dtsi */
/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/include/ "msm8974pro-pm8941.dtsi"

/ {
	qcom,msm-id = <194 0x10000>,
		      <210 0x10000>,
		      <213 0x10000>,
		      <216 0x10000>;
};

/* end of msm8974pro-ac-pm8941.dtsi */
/* start of msm8974-leds.dtsi */
/*
 * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&pm8941_lsid1 {
	qcom,leds@d000 {
		status = "okay";
		qcom,rgb_0 {
			label = "rgb";
			linux,name = "led:rgb_red";
			qcom,mode = "pwm";
			qcom,pwm-channel = <6>;
			qcom,pwm-us = <1000>;
			qcom,max-current = <12>;
			qcom,default-state = "off";
			qcom,id = <3>;
			linux,default-trigger =
				"battery-charging";
		};

		qcom,rgb_1 {
			label = "rgb";
			linux,name = "led:rgb_green";
			qcom,mode = "pwm";
			qcom,pwm-channel = <5>;
			qcom,pwm-us = <1000>;
			qcom,max-current = <12>;
			qcom,default-state = "off";
			qcom,id = <4>;
			linux,default-trigger = "battery-full";
		};

		qcom,rgb_2 {
			label = "rgb";
			linux,name = "led:rgb_blue";
			qcom,mode = "pwm";
			qcom,pwm-channel = <4>;
			qcom,pwm-us = <1000>;
			qcom,max-current = <12>;
			qcom,id = <5>;
			status = "disabled";
		};
	};

	qcom,leds@d100 {
		status = "disabled";
	};

	qcom,leds@d200 {
		status = "disabled";
	};

	qcom,leds@d300 {
		status = "okay";
		pm8941_flash0: qcom,flash_0 {
			qcom,max-current = <1000>;
			qcom,default-state = "off";
			qcom,headroom = <3>;
			qcom,duration = <1280>;
			qcom,clamp-curr = <200>;
			qcom,startup-dly = <3>;
			qcom,safety-timer;
			label = "flash";
			linux,default-trigger =
				"flash0_trigger";
			qcom,id = <1>;
			linux,name = "led:flash_0";
			qcom,current = <625>;
		};

		pm8941_flash1: qcom,flash_1 {
			qcom,max-current = <1000>;
			qcom,default-state = "off";
			qcom,headroom = <3>;
			qcom,duration = <1280>;
			qcom,clamp-curr = <200>;
			qcom,startup-dly = <3>;
			qcom,safety-timer;
			linux,default-trigger =
				"flash1_trigger";
			label = "flash";
			qcom,id = <2>;
			linux,name = "led:flash_1";
			qcom,current = <625>;
		};

		pm8941_torch: qcom,flash_torch {
			qcom,max-current = <200>;
			qcom,default-state = "off";
			qcom,headroom = <0>;
			qcom,startup-dly = <1>;
			linux,default-trigger =
				"torch_trigger";
			label = "flash";
			qcom,id = <2>;
			linux,name = "led:flash_torch";
			qcom,current = <200>;
			qcom,torch-enable;
		};
	};

	qcom,leds@d400 {
		status = "disabled";
	};

	qcom,leds@d500 {
		status = "disabled";
	};

	qcom,leds@d600 {
		status = "disabled";
	};

	qcom,leds@d700 {
		status = "disabled";
	};

	qcom,leds@e200 {
		status = "okay";

		qcom,kpdbl1 {
			label = "kpdbl";
			linux,name = "kpdbl-pwm-1";
			qcom,mode = "pwm";
			qcom,pwm-channel = <8>;
			qcom,pwm-us = <1000>;
			qcom,id = <7>;
			qcom,max-current = <20>;
			qcom,row-id = <0>;
			qcom,row-src-en;
			qcom,always-on;
			qcom,start-idx = <1>;
			qcom,ramp-step-ms = <120>;
			qcom,duty-pcts = [00 00 00 00 64
					64 00 00 00 00];
			qcom,use-blink;
			qcom,in-order-command-processing;
		};

		qcom,kpdbl2 {
			label = "kpdbl";
			linux,name = "kpdbl-pwm-2";
			qcom,mode = "pwm";
			qcom,pwm-channel = <9>;
			qcom,pwm-us = <1000>;
			qcom,id = <7>;
			qcom,max-current = <20>;
			qcom,row-id = <1>;
			qcom,row-src-en;
                        qcom,start-idx = <1>;
                        qcom,ramp-step-ms = <120>;
                        qcom,duty-pcts = [00 00 00 00 64
                                        64 00 00 00 00];
                        qcom,use-blink;
                        qcom,in-order-command-processing;

		};

		qcom,kpdbl3 {
			label = "kpdbl";
			linux,name = "kpdbl-pwm-3";
			qcom,mode = "pwm";
			qcom,pwm-channel = <10>;
			qcom,pwm-us = <1000>;
			qcom,id = <7>;
			qcom,max-current = <20>;
			qcom,row-id = <2>;
			qcom,row-src-en;
                        qcom,start-idx = <1>;
                        qcom,ramp-step-ms = <120>;
                        qcom,duty-pcts = [00 00 00 00 64
                                        64 00 00 00 00];
                        qcom,use-blink;
                        qcom,in-order-command-processing;

		};

		qcom,kpdbl4 {
			label = "kpdbl";
			linux,name = "kpdbl-pwm-4";
			qcom,mode = "pwm";
			qcom,pwm-channel = <11>;
			qcom,pwm-us = <1000>;
			qcom,id = <7>;
			qcom,max-current = <20>;
			qcom,row-id = <3>;
			qcom,row-src-en;
                        qcom,start-idx = <1>;
                        qcom,ramp-step-ms = <120>;
                        qcom,duty-pcts = [00 00 00 00 64
                                        64 00 00 00 00];
                        qcom,use-blink;
                        qcom,in-order-command-processing;

		};
	};
};

/* end of msm8974-leds.dtsi */
/* start of msm8974-mtp.dtsi */
/* Copyright (c) 2012-2014, The Linux Foundation. All rights reserved.
 * Copyright (C) 2015 Sony Mobile Communications AB.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/* /include/ "msm8974-camera-sensor-mtp.dtsi" */
/include/ "msm8974-leds.dtsi"

/ {
	aliases {
		serial0 = &blsp1_uart1;
	};
};

&soc {
	serial@f991e000 {
		status = "ok";
	};

	qcom,mdss_dsi@fd922800 {
		qcom,dsi-pref-prim-pan = <&dsi_tosh_720_vid>;
	};

	qcom,mdss_mdp@fd900000 {
		qcom,mdss-pref-prim-intf = "dsi";
		batfet-supply = <&pm8941_chg_batif>;
	};

	qcom,hdmi_tx@fd922100 {
		status = "disabled";
	};

	i2c@f9924000 {
		synaptics@20 {
			compatible = "synaptics,rmi4";
			reg = <0x20>;
			interrupt-parent = <&msmgpio>;
			interrupts = <61 0x2008>;
			vdd-supply = <&pm8941_l18>;
			vcc_i2c-supply = <&pm8941_lvs1>;
			synaptics,reset-gpio = <&msmgpio 60 0x00>;
			synaptics,irq-gpio = <&msmgpio 61 0x2008>;
			synaptics,display-coords = <0 0 1079 1919>;
			synaptics,i2c-pull-up;
			synaptics,power-down;
			synaptics,disable-gpios;
			synaptics,do-lockdown;
		};

		atmel_mxt_ts@4a {
			compatible = "atmel,mxt-ts";
			reg = <0x4a>;
			interrupt-parent = <&msmgpio>;
			interrupts = <61 0x2>;
			vdd_ana-supply = <&pm8941_l18>;
			vcc_i2c-supply = <&pm8941_lvs1>;
			atmel,reset-gpio = <&msmgpio 60 0x00>;
			atmel,irq-gpio = <&msmgpio 61 0x00>;
			atmel,panel-coords = <0  0 760 1424>;
			atmel,display-coords = <0 0 720 1280>;
			atmel,i2c-pull-up;
			atmel,no-force-update;
			atmel,cfg_1 {
				atmel,fw-name = "atmel_8974_fluid_v1_0_AA.hex";
				atmel,family-id = <0x82>;
				atmel,variant-id = <0x19>;
				atmel,version = <0x10>;
				atmel,build = <0xaa>;
				atmel,config = [
					/* Object 6, Instance = 0 */
					00 00 00 00 00 00
					/* Object 38, Instance = 0 */
					15 01 00 03 0A 0C 00 00
					/* Object 7, Instance = 0 */
					20 08 32 03
					/* Object 8, Instance = 0 */
					0F 00 0A 0A 00 00 0A 0A 00 00
					/* Object 9, Instance = 0 */
					83 00 00 18 0E 00 70 46 02 01
					00 0A 03 31 04 05 0A 0A 90 05
					F8 02 05 F1 F1 0F 00 00 08 2D
					12 06 00 00 00 01
					/* Object 15, Instance = 0 */
					00 00 00 00 00 00 00 00 00 00
					00
					/* Object 18, Instance = 0 */
					00 00
					/* Object 19, Instance = 0 */
					00 00 00 00 00 00
					/* Object 23, Instance = 0 */
					00 00 00 00 00 00 00 00 00 00
					00 00 00 00 00
					/* Object 25, Instance = 0 */
					00 00 00 00 00 00 00 00 00 00
					00 00 00 00 00
					/* Object 40, Instance = 0 */
					00 00 00 00 00
					/* Object 42, Instance = 0 */
					33 1E 19 10 80 00 00 00 FF 00
					/* Object 46, Instance = 0 */
					00 00 10 10 00 00 03 00 00 01
					/* Object 47, Instance = 0 */
					08 0A 28 0A 02 0A 00 8C 00 20
					00 00 00
					/* Object 55, Instance = 0 */
					00 00 00 00 00 00
					/* Object 56, Instance = 0 */
					00 00 00 18 05 05 05 05 05 05
					05 05 05 05 05 05 05 05 05 05
					05 05 05 05 05 05 05 05 00 00
					00 00 00 00 00 00 00 00 00 00
					00 00
					/* Object 57, Instance = 0 */
					00 00 00
					/* Object 61, Instance = 0 */
					00 00 00 00 00
					/* Object 62, Instance = 0 */
					01 2A 00 16 00 00 00 00 0B 01
					02 03 04 08 00 00 08 10 18 05
					00 0A 05 05 50 14 19 34 1A 7F
					00 00 00 00 00 00 00 00 00 30
					05 02 00 01 00 05 00 00 00 00
					00 00 00 00
					];
			};
		};
	};

	gen-vkeys {
		compatible = "qcom,gen-vkeys";
		label = "atmel_mxt_ts";
		qcom,disp-maxx = <720>;
		qcom,disp-maxy = <1280>;
		qcom,panel-maxx = <760>;
		qcom,panel-maxy = <1424>;
		qcom,key-codes = <158 139 102 217>;
	};

	i2c@f9967000 {
		isa1200@48 {
			status = "okay";
			reg = <0x48>;
			vcc_i2c-supply = <&pm8941_s3>;
			compatible = "imagis,isa1200";
			label = "vibrator";
			imagis,chip-en;
			imagis,need-pwm-clk;
			imagis,ext-clk-en;
			imagis,hap-en-gpio = <&msmgpio 86 0x00>;
			imagis,max-timeout = <15000>;
			imagis,pwm-div = <256>;
			imagis,mode-ctrl = <2>;
			imagis,regulator {
				regulator-name = "vcc_i2c";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-max-microamp = <9360>;
			};
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		input-name = "gpio-keys";

		camera_snapshot {
			label = "camera_snapshot";
			gpios = <&pm8941_gpios 3 0x1>;
			linux,input-type = <1>;
			linux,code = <0x2fe>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};

		camera_focus {
			label = "camera_focus";
			gpios = <&pm8941_gpios 4 0x1>;
			linux,input-type = <1>;
			linux,code = <0x210>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};

		vol_up {
			label = "volume_up";
			gpios = <&pm8941_gpios 5 0x1>;
			linux,input-type = <1>;
			linux,code = <115>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};
	};

	spi@f9923000 {
		ethernet-switch@2 {
			compatible = "micrel,ks8851";
			reg = <2>;
			interrupt-parent = <&msmgpio>;
			interrupts = <94 0>;
			spi-max-frequency = <4800000>;
			rst-gpio = <&pm8941_mpps 6 0>;
			vdd-io-supply = <&spi_eth_vreg>;
			vdd-phy-supply = <&spi_eth_vreg>;
		};
	};

	sound {
		qcom,model = "msm8974-taiko-mtp-snd-card";
		qcom,cdc-micbias2-headset-only;
		qcom,mbhc-audio-jack-type = "6-pole-jack";
	};
};

&pm8941_lsid1 {
	qcom,leds@d800 {
		status = "okay";
		qcom,wled_0 {
			label = "wled";
			linux,name = "wled:backlight";
			linux,default-trigger = "bkl-trigger";
			qcom,cs-out-en;
			qcom,op-fdbck = <1>;
			qcom,default-state = "on";
			qcom,max-current = <25>;
			qcom,ctrl-delay-us = <0>;
			qcom,boost-curr-lim = <5>;
			qcom,cp-sel = <0>;
			qcom,switch-freq = <11>;
			qcom,ovp-val = <2>;
			qcom,num-strings = <3>;
			qcom,id = <0>;
		};
	};

	qcom,leds@d900 {
		status = "disabled";
	};

	qcom,leds@da00 {
		status = "disabled";
	};

	qcom,leds@db00 {
		status = "disabled";
	};

	qcom,leds@dc00 {
		status = "disabled";
	};

	qcom,leds@dd00 {
		status = "disabled";
	};

	qcom,leds@de00 {
		status = "disabled";
	};

	qcom,leds@df00 {
		status = "disabled";
	};

	qcom,leds@e000 {
		status = "disabled";
	};

	qcom,leds@e100 {
		status = "disabled";
	};
};

&sdcc1 {
       status = "disabled";
};

&sdcc2 {
	#address-cells = <0>;
	interrupt-parent = <&sdcc2>;
	interrupts = <0 1 2>;
	#interrupt-cells = <1>;
	interrupt-map-mask = <0xffffffff>;
	interrupt-map = <0 &intc 0 125 0
			1 &intc 0 220 0
			2 &msmgpio 62 0x3>;
	interrupt-names = "core_irq", "bam_irq", "status_irq";
	cd-gpios = <&msmgpio 62 0x1>;
	status = "disabled";
};

&sdhc_1 {
	vdd-supply = <&pm8941_l20>;
	vdd-io-supply = <&pm8941_s3>;

	qcom,vdd-always-on;
	qcom,vdd-lpm-sup;
	qcom,vdd-voltage-level = <2950000 2950000>;
	qcom,vdd-current-level = <800 500000>;

	qcom,vdd-io-always-on;
	qcom,vdd-io-voltage-level = <1800000 1800000>;
	qcom,vdd-io-current-level = <250 154000>;

	qcom,pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
	qcom,pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
	qcom,pad-drv-on = <0x4 0x4 0x4>; /* 10mA, 10mA, 10mA */
	qcom,pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */

	qcom,nonremovable;
	status = "ok";
};

&sdhc_2 {
	#address-cells = <0>;
	interrupt-parent = <&sdhc_2>;
	interrupts = <0 1 2>;
	#interrupt-cells = <1>;
	interrupt-map-mask = <0xffffffff>;
	interrupt-map = <0 &intc 0 125 0
			1 &intc 0 221 0
			2 &msmgpio 62 0x3>;
	interrupt-names = "hc_irq", "pwr_irq", "status_irq";
	cd-gpios = <&msmgpio 62 0x1>;

	vdd-supply = <&pm8941_l21>;
	vdd-io-supply = <&pm8941_l13>;

	qcom,vdd-voltage-level = <2950000 2950000>;
	qcom,vdd-current-level = <9000 800000>;

	qcom,vdd-io-voltage-level = <1800000 2950000>;
	qcom,vdd-io-current-level = <6 22000>;

	qcom,pad-pull-on = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
	qcom,pad-pull-off = <0x0 0x3 0x3>; /* no-pull, pull-up, pull-up */
	qcom,pad-drv-on = <0x4 0x4 0x4>; /* 10mA, 10mA, 10mA */
	qcom,pad-drv-off = <0x0 0x0 0x0>; /* 2mA, 2mA, 2mA */
	status = "ok";
};

/* Drive strength recommendations for clock line from hardware team is 10 mA.
 * But since the driver has been been using the below values from the start
 * without any problems, continue to use those.
 */
&sdcc1 {
	qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
};

&sdcc2 {
	qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
};

&sdhc_1 {
	qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
};

&sdhc_2 {
	qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
};

&usb_otg {
	qcom,hsusb-otg-otg-control = <2>;
};

&uart7 {
	status = "ok";
};

&usb3 {
	qcom,otg-capability;
};

/* / {
 *	mtp_batterydata: qcom,battery-data {
 *		qcom,rpull-up-kohm = <100>;
 *		qcom,vref-batt-therm = <1800000>;
 *
 *		/include/ "batterydata-palladium.dtsi"
 *		/include/ "batterydata-mtp-3000mah.dtsi"
 *	};
 *};
 */

&pm8941_bms {
	qcom,enable-fcc-learning;
	qcom,min-fcc-learning-soc = <20>;
	qcom,min-fcc-ocv-pc = <30>;
	qcom,min-fcc-learning-samples = <5>;
	qcom,fcc-resolution = <10>;
	status = "ok";
	/* qcom,battery-data = <&mtp_batterydata>; */
};

&pm8941_chg {
	status = "ok";
	/* qcom,charging-disabled; */
	/* qcom,battery-data = <&mtp_batterydata>; */

	qcom,chgr@1000 {
		status = "ok";
	};

	qcom,buck@1100 {
		status = "ok";
	};

	qcom,bat-if@1200 {
		status = "ok";
	};

	qcom,usb-chgpth@1300 {
		status = "ok";
	};

	qcom,dc-chgpth@1400 {
		status = "ok";
	};

	qcom,boost@1500 {
		status = "ok";
	};

	qcom,chg-misc@1600 {
		status = "ok";
	};
};

&pm8941_gpios {
	gpio@c000 { /* GPIO 1 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,master-en = <1>;
	};

	gpio@c100 { /* GPIO 2 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,master-en = <1>;
	};

	gpio@c200 { /* GPIO 3 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,vin-sel = <2>;
		qcom,src-sel = <0>;	/* QPNP_PIN_SEL_FUNC_CONSTANT */
		qcom,master-en = <1>;
	};

	gpio@c300 { /* GPIO 4 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,vin-sel = <2>;     /* QPNP_PIN_VIN2  */
		qcom,src-sel = <0>;	/* QPNP_PIN_SEL_FUNC_CONSTANT */
		qcom,master-en = <1>;
	};

	gpio@c400 { /* GPIO 5 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,vin-sel = <2>;     /* QPNP_PIN_VIN2  */
		qcom,src-sel = <0>;	/* QPNP_PIN_SEL_FUNC_CONSTANT */
		qcom,master-en = <1>;
	};

	gpio@c500 { /* GPIO 6 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,master-en = <1>;
	};

	gpio@c600 { /* GPIO 7 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,master-en = <1>;
	};

	gpio@c700 { /* GPIO 8 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <0>;        /* QPNP_PIN_PULL_UP_30  */
		qcom,master-en = <1>;
	};

	gpio@c800 { /* GPIO 9 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@c900 { /* GPIO 10 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@ca00 { /* GPIO 11 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@cb00 { /* GPIO 12 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@cc00 { /* GPIO 13 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@cd00 { /* GPIO 14 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@ce00 { /* GPIO 15 */
		qcom,mode = <1>;
		qcom,output-type = <0>;
		qcom,pull = <5>;
		qcom,vin-sel = <2>;
		qcom,out-strength = <1>;
		qcom,src-sel = <2>;
		qcom,master-en = <1>;
	};

	gpio@cf00 { /* GPIO 16 */
		qcom,mode = <1>;
		qcom,output-type = <0>;
		qcom,pull = <5>;
		qcom,vin-sel = <2>;
		qcom,out-strength = <3>;
		qcom,src-sel = <3>;       /* QPNP_PIN_SEL_FUNC_2  */
		qcom,master-en = <1>;
	};

	gpio@d000 { /* GPIO 17 */
	};

	gpio@d100 { /* GPIO 18 */
	};

	gpio@d200 { /* GPIO 19 */
		qcom,mode = <1>;		/* QPNP_PIN_MODE_DIG_OUT */
		qcom,output-type = <0>;		/* QPNP_PIN_OUT_BUF_CMOS */
		qcom,pull = <5>;		/* QPNP_PIN_PULL_NO */
		qcom,vin-sel = <2>;		/* QPNP_PIN_VIN2 */
		qcom,out-strength = <1>;	/* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <0>;		/* QPNP_PIN_SEL_FUNC_CONSTANT */
		qcom,master-en = <1>;
	};

	gpio@d300 { /* GPIO 20 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@d400 { /* GPIO 21 */
	};

	gpio@d500 { /* GPIO 22 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@d600 { /* GPIO 23 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@d700 { /* GPIO 24 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@d800 { /* GPIO 25 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@d900 { /* GPIO 26 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@da00 { /* GPIO 27 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@db00 { /* GPIO 28 */
	};

	gpio@dc00 { /* GPIO 29 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,src-sel = <2>;       /* QPNP_PIN_SEL_FUNC_1  */
		qcom,master-en = <1>;
	};

	gpio@dd00 { /* GPIO 30 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@de00 { /* GPIO 31 */
	};

	gpio@df00 { /* GPIO 32 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@e000 { /* GPIO 33 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@e100 { /* GPIO 34 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@e200 { /* GPIO 35 */
		qcom,mode = <0>;        /* QPNP_PIN_MODE_DIG_IN */
		qcom,pull = <4>;	/* QPNP_PIN_PULL_DN */
		qcom,master-en = <1>;
	};

	gpio@e300 { /* GPIO 36 */
	};
};

&pm8941_mpps {

	mpp@a000 { /* MPP 1 */
		status = "disabled";
	};

	mpp@a100 { /* MPP 2 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,master-en = <1>;
	};

	mpp@a200 { /* MPP 3 */
	};

	mpp@a300 { /* MPP 4 */
	};

	mpp@a400 { /* MPP 5 */
	};

	mpp@a500 { /* MPP 6 */
		/* SPI_ETH_RST config */
		qcom,mode = <1>; /* DIG_OUT */
		qcom,output-type = <0>; /* CMOS */
		qcom,vin-sel = <2>; /* PM8941_S3 1.8V > 1.6V */
		qcom,src-sel = <0>; /* CONSTANT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,master-en = <1>; /* ENABLE MPP */
	};

	mpp@a600 { /* MPP 7 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,master-en = <1>;
	};

	mpp@a700 { /* MPP 8 */
		qcom,mode = <1>;          /* QPNP_PIN_MODE_DIG_OUT */
		qcom,out-strength = <1>;  /* QPNP_PIN_OUT_STRENGTH_LOW */
		qcom,master-en = <1>;
	};
};

/*
&slim_msm {
	taiko_codec {
		qcom,cdc-micbias1-ext-cap;
		qcom,cdc-micbias2-ext-cap;
		qcom,cdc-micbias3-ext-cap;
		qcom,cdc-micbias4-ext-cap;
	};
};
*/

&spi_epm {
	epm-adc@0 {
		compatible = "cy,epm-adc-cy8c5568lti-114";
		reg = <0>;
		interrupt-parent = <&msmgpio>;
		spi-max-frequency = <960000>;
		qcom,channels = <31>;
		qcom,gain = <100 100 100 50 100 100 1 100 1 50
				1 100 1 100 50 50 50 50 50 50
				100 50 100 50 50 50 50 50 50 50
				50>;
		qcom,rsense = <2 2 2 200 20 2 1 2 1 30
				1 10 1 30 50 30 500 30 100 30
				100 500 20 200 1000 20 1000 1000 70 200
				50>;
		qcom,channel-type = <0x1540>;
	};
};

&dsi_tosh_720_vid {
       qcom,cont-splash-enabled;
};

&dsi_generic_720p_cmd {
       qcom,cont-splash-enabled;
};

&dsi_jdi_1080_vid {
       qcom,cont-splash-enabled;
};

/* end of msm8974-mtp.dtsi */
/* start of msm8974pro-ab-shinano_common.dtsi */
/* arch/arm/boot/dts/msm8974pro-ab-shinano_common.dtsi
 *
 * Copyright (C) 2014 Sony Mobile Communications Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	qcom,hdmi_tx@fd922100 {
		status = "ok";
	};

	/* UART : BLSP2 */
	serial@f991e000 {
		status = "ok";
	};

	/* UART : BLSP7 */
	uart@f995d000 {
		compatible = "qcom,msm-hsuart-v14";
		reg = <0xf995d000 0x1000>,
		<0xf9944000 0x19000>;
		reg-names = "core_mem", "bam_mem";
		interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
		#address-cells = <0>;
		interrupt-parent = <&uart7>;
		interrupts = <0 1 2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0xffffffff>;
		interrupt-map = <0 &intc 0 113 0
				 1 &intc 0 239 0
				 2 &msmgpio 42 0>;
		qcom,bam-tx-ep-pipe-index = <0>;
		qcom,bam-rx-ep-pipe-index = <1>;
		status = "ok";
	};

	bluetooth_bcm: bcm4339 {
		compatible = "bcm,bcm4339";
		gpios = <&pm8941_gpios 16 0>, /* BT_REG_ON */
			<&msmgpio 95 0>, /* BT_HOST_WAKE */
			<&msmgpio 96 0>; /* BT_DEV_WAKE */
	};

	/* I2C : BLSP2 */
	i2c@f9924000 {
		status = "disabled";
		synaptics@20 {
			status = "disabled";
		};
		atmel_mxt_ts@4a {
			status = "disabled";
		};
	};

	/* I2C : BLSP4 */
	i2c@f9926000 {
		cell-index = <4>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9926000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 98 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <355000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <86>;
		status = "ok";
	};

	/* I2C : BLSP6 */
	i2c@f9928000 {
		cell-index = <6>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9928000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 100 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <355000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <86>;
		status = "ok";
	};

	/* I2C : BLSP11 */
	i2c@f9967000 {
		cell-index = <11>;
		qcom,i2c-bus-freq = <355000>;
		qcom,scl-gpio = <&msmgpio 84 0x00>;
		qcom,sda-gpio = <&msmgpio 83 0x00>;
		status = "ok";
		tfa98xx_top@68 {
			compatible = "nxp,tfa98xx_top";
			reg = <0x68>;
		};
		tfa98xx_bottom@6A {
			compatible = "nxp,tfa98xx_bottom";
			reg = <0x6A>;
		};
		sii8620@72 {
			compatible = "qcom,mhl-sii8620";
			reg = <0x72>;
			interrupt-parent = <&msmgpio>;
			mhl-intr-gpio = <&msmgpio 64 0>;
			mhl-pwr-gpio = <&msmgpio 23 0>;
			mhl-rst-gpio = <&msmgpio 16 0>;
			qcom,hdmi-tx-map = <&mdss_hdmi_tx>;
			mhl-switch-sel-1-gpio = <&msmgpio 10 0>;
			mhl-switch-sel-2-gpio = <&msmgpio 11 0>;
			mhl-fw-wake-gpio =  <&msmgpio 31 0>;
		};
		isa1200@48 {
			status = "disabled";
		};
	};

	/* SPI : BLSP1 */
	spi@f9923000 {
		cs-gpios = <&msmgpio 2 0>;
		spi-max-frequency = <38400000>;
		status = "ok";
		ethernet-switch@2 {
			status = "disabled";
		};
	};

	/* SPI : BLSP10 */
	spi@f9966000 {
		status = "disabled";
		epm-adc@0 {
			status = "disabled";
		};
	};

	nxp,tfa98xx-codec {
		compatible = "nxp,tfa98xx-codec";
	};

	qcom,wdt@f9017000 {
		qcom,bark-time = <12000>;
	};

	qcom,msm-thermal {
		qcom,core-control-mask = <0x6>;
		qcom,freq-mitigation-value = <422400>;
		qcom,freq-mitigation-control-mask = <0x09>;
		qcom,limit-temp = <80>;
		qcom,core-limit-temp = <85>;
	};

	qcom,smem@fa00000 {
		/delete-node/ qcom,smd-wcnss;
		/delete-node/ qcom,smsm-wcnss;
	};

	/delete-node/ qcom,iris-fm;
	/delete-node/ qcom,pronto@fb21b000;
	/delete-node/ qcom,smp2p-wcnss;
	/delete-node/ qcom,wcnss-wlan@fb000000;
};

&mdss_hdmi_tx {
	/* rhine doesn't use hpd-5v */
	qcom,hdmi-tx-supply-names = "hpd-gdsc", "core-vdda", "core-vcc";
	qcom,hdmi-tx-min-voltage-level = <0 1800000 1800000>;
	qcom,hdmi-tx-max-voltage-level = <0 1800000 1800000>;
	qcom,hdmi-tx-peak-current = <0 300000 0>;
};

&pm8941_gpios {
	/* GPIO_1: CHG_PATH_PRI */
	gpio@c000 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <5>;		/* NP */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_2: VOL_DN */
	gpio@c100 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <0>;		/* PU */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_3: SNAPSHOT */
	gpio@c200 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <0>;		/* PU */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_4: FOCUS */
	gpio@c300 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <0>;		/* PU */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_5: VOL_UP */
	gpio@c400 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <0>;		/* PU */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_6: HW_ID_1 */
	gpio@c500 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <5>;		/* NP */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_7: HW_ID_2 */
	gpio@c600 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <5>;		/* NP */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_8: RF_LCD_ID_EN */
	gpio@c700 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <3>;	/* High */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_9: NC */
	gpio@c800 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_10: NC */
	gpio@c900 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_11: NC */
	gpio@ca00 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_12: RF_ID_EXTENTION */
	gpio@cb00 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <4>;		/* PD */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_13: DAMP_RESET */
	gpio@cc00 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <1>;	/* Low */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_14: HW_ID_3 */
	gpio@cd00 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <5>;		/* NP */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_15: DIVCLK1_CODEC */
	/* Follow QCT */

	/* GPIO_16: BT_REG_ON */
	gpio@cf00 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <1>;	/* Low */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_17: WL_SLEEP_CLK */
	gpio@d000 {
		qcom,src-sel = <3>;		/* Alternate function 2 */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <1>;	/* Low */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_18: WL_REG_ON */
	gpio@d100 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <1>;	/* Low */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_19: DISP_RESET_N */
	gpio@d200 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <1>;	/* Low */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		somc,keep_high_at_init;
		status = "ok";
	};

	/* GPIO_20: NC */
	gpio@d300 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_21: BOOST_BYP_EN */
	/* Follow QCT */

	/* GPIO_22: DAMP_INT */
	gpio@d500 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <5>;		/* NP */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_23: NC */
	gpio@d600 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_24: NC */
	gpio@d700 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_25: NC */
	gpio@d800 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_26: NC */
	gpio@d900 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_27: NC */
	gpio@da00 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_28: TX_GTR_THRES */
	/* Follow QCT */

	/* GPIO_29: DAMP2_RESET */
	gpio@dc00 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <1>;		/* Out */
		qcom,output-type = <0>;		/* CMOS */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,out-strength = <1>;	/* Low */
		qcom,invert = <0>;		/* Low */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_30: DAMP2_INT */
	gpio@dd00 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <5>;		/* NP */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_31: BATT_REM_ALERM */
	/* Follow QCT */

	/* GPIO_32: NC */
	gpio@df00 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_33: NC */
	gpio@e000 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_34: NC */
	gpio@e100 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* GPIO_35: NFC_CLK_REQ */
	gpio@e200 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <4>;		/* PD */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_36: NC */
	gpio@e300 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};
};

&pm8941_mpps {
	/* MPP_1: SDC_UIM_VBIAS */
	/* Follow QCT */

	/* MPP_2: NC */
	mpp@a100 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_3: TXDAC0_VREF */
	/* Follow QCT */

	/* MPP_4: NC */
	mpp@a300 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_5: NC */
	mpp@a400 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_6: LCD_ID_ADC */
	mpp@a500 {
		qcom,mode = <4>;		/* AIN */
		qcom,ain-route = <1>;		/* AMUX 6 */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* MPP_7: RF_ID */
	mpp@a600 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_8: NC (VBAT_M) */
	mpp@a700 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};
};

&pm8841_mpps {
	/* MPP_1: NC (DNC_LDO_EN) */
	mpp@a000 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_2: NC (FLASH_DR_RST_N) */
	mpp@a100 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_3: NC */
	mpp@a200 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};

	/* MPP_4: NC */
	mpp@a300 {
		qcom,master-en = <0>;		/* Disable */
		status = "ok";
	};
};

/* Regulator config */
&pm8941_s1 {
	status = "ok";
};

&pm8941_s2 {
	status = "ok";
};

&pm8941_s3 {
	status = "ok";
};

&pm8941_boost { /* VREG_5V */
	regulator-min-microvolt = <5100000>;
	regulator-max-microvolt = <5100000>;
	status = "ok";
};

&pm8941_l1 {
	status = "ok";
};

&pm8941_l2 {
	status = "ok";
};

&pm8941_l3 {
	regulator-min-microvolt = <1200000>;
	regulator-max-microvolt = <1200000>;
	qcom,init-enable = <0>;
	qcom,init-voltage = <1200000>;
	status = "ok";
};

&pm8941_l4 {
	status = "ok";
};

&pm8941_l5 {
	status = "ok";
};

&pm8941_l6 {
	status = "ok";
};

&pm8941_l7 {
	status = "ok";
};

&pm8941_l8 {
	status = "ok";
};

&pm8941_l9 {
	status = "ok";
};

&pm8941_l10 {
	status = "disabled";
};

&pm8941_l11 {
	status = "disabled";
};

&pm8941_l12 {
	status = "ok";
};

&pm8941_l13 {
	status = "ok";
};

&pm8941_l14 {
	status = "ok";
};

&pm8941_l15 {
	status = "ok";
};

&pm8941_l16 {
	status = "ok";
};

&pm8941_l17 {
	regulator-min-microvolt = <2700000>;
	regulator-max-microvolt = <2700000>;
	qcom,init-enable = <0>;
	qcom,init-voltage = <2700000>;
	status = "ok";
};

&pm8941_l18 {
	regulator-min-microvolt = <2850000>;
	regulator-max-microvolt = <2850000>;
	qcom,init-enable = <0>;
	qcom,init-voltage = <2850000>;
	status = "ok";
};

&pm8941_l19 {
	status = "disabled";
};

&pm8941_l20 {
	regulator-min-microvolt = <2950000>;
	regulator-max-microvolt = <2950000>;
	qcom,init-voltage = <2950000>;
	status = "ok";
};

&pm8941_l21 {
	regulator-min-microvolt = <2950000>;
	regulator-max-microvolt = <2950000>;
	qcom,init-voltage = <2950000>;
	status = "ok";
};

&pm8941_l22 {
	regulator-min-microvolt = <3000000>;
	regulator-max-microvolt = <3000000>;
	qcom,init-enable = <0>;
	qcom,init-voltage = <3000000>;
	status = "ok";
};

&pm8941_l23 {
	regulator-min-microvolt = <2800000>;
	regulator-max-microvolt = <2800000>;
	qcom,init-enable = <0>;
	qcom,init-voltage = <2800000>;
	status = "ok";
};

&pm8941_l24 {
	status = "ok";
};

&pm8941_lvs1 {
	qcom,init-enable = <0>;
	status = "ok";
};

&pm8941_lvs2 {
	qcom,init-enable = <0>;
	status = "ok";
};

&pm8941_lvs3 {
	qcom,init-enable = <0>;
	status = "ok";
};

&pm8941_mvs1 { /* VREG_OTG */
	qcom,pull-down-enable = <1>;
	status = "ok";
};

&pm8941_mvs2 { /* VREG_HDMI */
	status = "disabled";
};

&pm8841_s1 {
	status = "ok";
};

&pm8841_s2 {
	status = "ok";
};

&pm8841_s3 {
	status = "ok";
};

&pm8841_s4 {
	status = "ok";
};

&krait0_vreg { /* PM8821 VREG_S5 */
	status = "ok";
};

&krait1_vreg { /* PM8821 VREG_S6 */
	status = "ok";
};

&krait2_vreg { /* PM8821 VREG_S7 */
	status = "ok";
};

&krait3_vreg { /* PM8821 VREG_S8 */
	status = "ok";
};

&spi_eth_vreg {
	status = "disabled";
};

&slim_msm {
	taiko_codec {
		qcom,cdc-micbias-ldoh-v = <0x3>;
		qcom,cdc-micbias-cfilt1-mv = <2700>;
		qcom,cdc-micbias-cfilt2-mv = <2700>;
		qcom,cdc-micbias-cfilt3-mv = <2700>;
		qcom,cdc-micbias1-cfilt-sel = <0x0>;
		qcom,cdc-micbias2-cfilt-sel = <0x1>;
		qcom,cdc-micbias3-cfilt-sel = <0x2>;
		qcom,cdc-micbias4-cfilt-sel = <0x0>;
	};
};

&usb3 {
	qcom,dwc-hsphy-init = <0x00D0CC27>;
};

&mdss_mdp {
	qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_fb0 {
	linux,contiguous-region = <&fb_mem>;
};

&pm8941_vadc {
	chan@b4 {
		qcom,scale-function = <8>;
	};
};

&pm8941_adc_tm {
	chan@b4 {
		qcom,scale-function = <4>;
	};
};

&pm8941_lsid0 {
	qcom,power-on@800 {
		qcom,s3-debounce = <8>;
	};
};

/ {
	aliases {
		/delete-property/ smd1;
		/delete-property/ smd2;
		/delete-property/ smd3;
		/delete-property/ smd5;
		/delete-property/ smd6;
	};

	memory {
		fb_mem: fb_region@0 {
			linux,contiguous-region;
			reg = <0 0x1000000>;
			label = "fb_mem";
		};
	};
};

/delete-node/ &smdtty_apps_fm;
/delete-node/ &smdtty_apps_riva_bt_cmd;
/delete-node/ &smdtty_apps_riva_ant_cmd;
/delete-node/ &smdtty_apps_riva_ant_data;
/delete-node/ &smdtty_apps_riva_bt_acl;

/* end of msm8974pro-ab-shinano_common.dtsi */
/* start of msm8974pro-ac-shinano_common.dtsi */
/* arch/arm/boot/dts/msm8974pro-ac-shinano_common.dtsi
 *
 * Copyright (C) 2014 Sony Mobile Communications Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/include/ "msm8974pro-ab-shinano_common.dtsi"

&soc {
};

/* end of msm8974pro-ac-shinano_common.dtsi */
/* start of msm8974pro-ac-shinano_aries_common.dtsi */
/* arch/arm/boot/dts/msm8974pro-ac-shinano_aries_common.dtsi
 *
 * Copyright (C) 2015 Sony Mobile Communications Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	/* I2C : BLSP8 */
	i2c@f9964000 {
		cell-index = <8>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9964000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 102 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <355000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,scl-gpio = <&msmgpio 48 0x00>;
		qcom,sda-gpio = <&msmgpio 47 0x00>;
		qcom,master-id = <84>;
		status = "ok";
		synaptics_clearpad@2c {
			compatible = "synaptics,clearpad";
			reg = <0x2c>;
			interrupt-parent = <&msmgpio>;
			interrupts = <86 0x2>;
			touch_vdd-supply = <&pm8941_l22>;
			touch_vio-supply = <&pm8941_s3>;
			synaptics,irq_gpio = <&msmgpio 86 0x00>;
			gpio_reset = <85>;
			reset_l2h = <0>;
			chip_id = <0x38>;
			num_sensor_rx = <26>;
			num_sensor_tx = <16>;
			charger_supported = <0>;
			pen_supported = <0>;
			glove_supported = <1>;
			cover_supported = <1>;
			touch_pressure_enabled = <1>;
			touch_size_enabled = <0>;
			touch_orientation_enabled = <0>;
			preset_x_max = <719>;
			preset_y_max = <1279>;
			preset_n_fingers = <10>;
			por_delay_after = <200>;
			wakeup_gesture_supported = <1>;
			wakeup_gesture_lpm_disabled = <1>;
			wakeup_gesture_timeout = <2000>;
			wakeup_gesture {
				double_tap {
					gesture_code = <0x0003>;
					event_00 {
						type = <2>; /* LOG */
						message = "=== DOUBLE TAP ===";
					};
					event_01 {
						type = <1>; /* KEY */
						code = <116>; /* KEY_POWER */
						down = <1>;
					};
					event_02 {
						type = <1>; /* KEY */
						code = <116>; /* KEY_POWER */
						down = <0>;
					};
					event_03 {
						type = <99>; /* END */
					};
				};
			};
		};
	};

	qcom,cci@fda0C000 {
		qcom,cci-master0 {
			qcom,hw-thigh = <22>;
			qcom,hw-tlow = <33>;
		};

		qcom,cci-master1 {
			qcom,hw-thigh = <22>;
			qcom,hw-tlow = <33>;
		};

		qcom,camera@20 {
			compatible = "qcom,sony_camera_0";
			reg = <0x20 0x0>;
			status = "ok";
			qcom,slave-id = <0x20 0x0 0x0000>;
			qcom,csiphy-sd-index = <0>;
			qcom,csid-sd-index = <0>;
			qcom,mount-angle = <270>;
			qcom,sensor-name = "sony_camera_0";
			cam_vdig-supply = <&pm8941_l3>;
			cam_vana-supply = <&pm8941_l17>;
			cam_vio-supply = <&pm8941_lvs2>;
			cam_vaf-supply = <&pm8941_l23>;
			qcom,cam-vreg-name = "cam_vdig", "cam_vana", "cam_vio",
					     "cam_vaf";
			qcom,cam-vreg-type = <0 0 1 0>;
			qcom,cam-vreg-min-voltage = <1200000 2700000 0 2800000>;
			qcom,cam-vreg-max-voltage = <1200000 2700000 0 2800000>;
			qcom,cam-vreg-op-mode = <105000 85600 0 300000>;
			qcom,gpio-no-mux = <0>;
			gpios = <&msmgpio 15 0>,
				<&msmgpio 94 0>;
			qcom,gpio-reset = <1>;
			qcom,gpio-req-tbl-num = <0 1>;
			qcom,gpio-req-tbl-flags = <1 0>;
			qcom,gpio-req-tbl-label = "CAMIF_MCLK",
						  "CAM_RESET1";
			qcom,gpio-set-tbl-num = <1 1>;
			qcom,gpio-set-tbl-flags = <0 2>;
			qcom,gpio-set-tbl-delay = <1 1000>;
			qcom,csi-lane-assign = <0x4320>;
			qcom,csi-lane-mask = <0x1F>;
			qcom,sensor-position = <0>;
			qcom,sensor-mode = <1>;
			qcom,cci-master = <0>;
			sony,i2c_addr = <0x20>;
			sony,eeprom_addr = <0xA0>;
			sony,eeprom_type = <0>;
			sony,eeprom_max_len = <2048>;
			sony,gpio_af = <0>;
			sony,subdev_code = <0x3007>;

			sony,camera_modules {
				module_names = "GENERIC", "SOI20BS1";
				default_module_name = "SOI20BS1";

				GENERIC {
					mount_angle = <90>;
					sensor_rotation = <0>;
					sensor_facing = <0>;
					pixel_number_w = <5248>;
					pixel_number_h = <3936>;
					diagonal_len = "7.87";
					unit_cell_size = "1.20";
					min_f_number = "2.00";
					max_f_number = "2.00";
					has_focus_actuator = <1>;
					has_3a = <0>;
					pll_num = <18>;
					pll = <600 318 386 684 318 578 293 600 597 599 318 596 599 474 599 825 578 578>;
					power_off {
						commands =
								"I2C_WRITE",
								"GPIO_RESET",
								"CAM_CLK",
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"CAM_VAF",
								"EXIT";
						CAM_VDIG =
							<0 0xFFFFFFFF 0 1>;
						CAM_VIO = <1 0xFFFFFFFF 0 1>;
						CAM_VANA =
							<2 0xFFFFFFFF 0 1>;
						CAM_VAF = <3 0xFFFFFFFF 0 99>;
						GPIO_RESET = <5 0x0 0 1>;
						CAM_CLK = <6 0xFFFFFFFF 0 1>;
						I2C_WRITE = <7 0x0100 0 100>;
						EXIT = <8 0x0 0 0>;
					};
					power_on {
						commands =
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"CAM_VAF",
								"GPIO_RESET",
								"CAM_CLK",
								"EXIT";
						CAM_VDIG = <0 1200 85000 1>;
						CAM_VIO = <1 0 0 1>;
						CAM_VANA = <2 2700 103000 1>;
						CAM_VAF = <3 2800 106500 1>;
						GPIO_RESET = <5 1 0 1>;
						CAM_CLK = <6 0 0 10>;
						EXIT = <8 0x0 0 0>;
					};
				};
				SOI20BS1 {
					mount_angle = <90>;
					sensor_rotation = <0>;
					sensor_facing = <0>;
					pixel_number_w = <5248>;
					pixel_number_h = <3936>;
					diagonal_len = "7.87";
					unit_cell_size = "1.20";
					min_f_number = "2.00";
					max_f_number = "2.00";
					has_focus_actuator = <1>;
					has_3a = <0>;
					pll_num = <18>;
					pll = <600 318 386 684 318 578 293 600 597 599 318 596 599 474 599 825 578 578>;
					power_off {
						commands =
								"I2C_WRITE",
								"GPIO_RESET",
								"CAM_CLK",
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"CAM_VAF",
								"EXIT";
						CAM_VDIG =
							<0 0xFFFFFFFF 0 1>;
						CAM_VIO = <1 0xFFFFFFFF 0 1>;
						CAM_VANA =
							<2 0xFFFFFFFF 0 1>;
						CAM_VAF = <3 0xFFFFFFFF 0 99>;
						GPIO_RESET = <5 0x0 0 1>;
						CAM_CLK = <6 0xFFFFFFFF 0 1>;
						I2C_WRITE = <7 0x0100 0 100>;
						EXIT = <8 0x0 0 0>;
					};
					power_on {
						commands =
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"CAM_VAF",
								"GPIO_RESET",
								"CAM_CLK",
								"EXIT";
						CAM_VDIG = <0 1200 85000 1>;
						CAM_VIO = <1 0 0 1>;
						CAM_VANA = <2 2700 103000 1>;
						CAM_VAF = <3 2800 106500 1>;
						GPIO_RESET = <5 1 0 1>;
						CAM_CLK = <6 0 0 10>;
						EXIT = <8 0x0 0 0>;
					};
				};
			};
		};

		qcom,camera@6c {
			compatible = "qcom,sony_camera_1";
			reg = <0x6c 0x0>;
			status = "ok";
			qcom,slave-id = <0x6c 0x0000 0x0000>;
			qcom,csiphy-sd-index = <2>;
			qcom,csid-sd-index = <2>;
			qcom,mount-angle = <270>;
			qcom,sensor-name = "sony_camera_1";
			cam_vdig-supply = <&pm8941_l3>;
			cam_vana-supply = <&pm8941_l17>;
			cam_vio-supply = <&pm8941_lvs2>;
			qcom,cam-vreg-name = "cam_vdig", "cam_vana", "cam_vio";
			qcom,cam-vreg-type = <0 0 1>;
			qcom,cam-vreg-min-voltage = <1200000 2700000 0>;
			qcom,cam-vreg-max-voltage = <1200000 2700000 0>;
			qcom,cam-vreg-op-mode = <105000 85600 0>;
			qcom,gpio-no-mux = <0>;
			gpios = <&msmgpio 17 0>,
				<&msmgpio 18 0>;
			qcom,gpio-reset = <1>;
			qcom,gpio-req-tbl-num = <0 1>;
			qcom,gpio-req-tbl-flags = <1 0>;
			qcom,gpio-req-tbl-label = "CAMIF_MCLK",
						  "CAM_RESET1";
			qcom,gpio-set-tbl-num = <1 1>;
			qcom,gpio-set-tbl-flags = <0 2>;
			qcom,gpio-set-tbl-delay = <1 1000>;
			qcom,csi-lane-assign = <0x4320>;
			qcom,csi-lane-mask = <0x7>;
			qcom,sensor-position = <1>;
			qcom,sensor-mode = <1>;
			qcom,cci-master = <1>;
			sony,i2c_addr = <0x6c>;
			sony,eeprom_addr = <0xA0>;
			sony,eeprom_type = <0>;
			sony,eeprom_max_len = <1024>;
			sony,gpio_af = <0>;
			sony,subdev_code = <0x3007>;

			sony,camera_modules {
				module_names = "GENERIC", "LGI02BN1",
						"SEM02BN1";
				default_module_name = "SEM02BN1";

				GENERIC {
					mount_angle = <270>;
					sensor_rotation = <180>;
					sensor_facing = <1>;
					pixel_number_w = <1976>;
					pixel_number_h = <1200>;
					diagonal_len = "2.59";
					unit_cell_size = "1.12";
					min_f_number = "2.80";
					max_f_number = "2.80";
					has_focus_actuator = <0>;
					has_3a = <0>;
					pll_num = <18>;
					pll = <104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104>;
					power_off {
						commands =
								"I2C_WRITE",
								"GPIO_RESET",
								"CAM_CLK",
								"CAM_VANA",
								"CAM_VIO",
								"CAM_VDIG",
								"EXIT";
						CAM_VDIG =
							<0 0xFFFFFFFF 0 98>;
						CAM_VIO = <1 0xFFFFFFFF 0 1>;
						CAM_VANA =
							<2 0xFFFFFFFF 0 1>;
						GPIO_RESET = <5 0x0 0 1>;
						CAM_CLK = <6 0xFFFFFFFF 0 1>;
						I2C_WRITE = <7 0x0100 0 100>;
						EXIT = <8 0x0 0 0>;
					};
					power_on {
						commands =
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"GPIO_RESET",
								"CAM_CLK",
								"EXIT";
						CAM_VDIG = <0 1200 85000 1>;
						CAM_VIO = <1 0 0 1>;
						CAM_VANA = <2 2700 103000 1>;
						GPIO_RESET = <5 1 0 1>;
						CAM_CLK = <6 0 0 1>;
						EXIT = <8 0x0 0 0>;
					};
				};
				LGI02BN1 {
					mount_angle = <270>;
					sensor_rotation = <180>;
					sensor_facing = <1>;
					pixel_number_w = <1976>;
					pixel_number_h = <1200>;
					diagonal_len = "2.59";
					unit_cell_size = "1.12";
					min_f_number = "2.80";
					max_f_number = "2.80";
					has_focus_actuator = <0>;
					has_3a = <0>;
					pll_num = <18>;
					pll = <104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104>;
					power_off {
						commands =
								"I2C_WRITE",
								"GPIO_RESET",
								"CAM_CLK",
								"CAM_VANA",
								"CAM_VIO",
								"CAM_VDIG",
								"EXIT";
						CAM_VDIG =
							<0 0xFFFFFFFF 0 98>;
						CAM_VIO = <1 0xFFFFFFFF 0 1>;
						CAM_VANA =
							<2 0xFFFFFFFF 0 1>;
						GPIO_RESET = <5 0x0 0 1>;
						CAM_CLK = <6 0xFFFFFFFF 0 1>;
						I2C_WRITE = <7 0x0100 0 100>;
						EXIT = <8 0x0 0 0>;
					};
					power_on {
						commands =
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"GPIO_RESET",
								"CAM_CLK",
								"EXIT";
						CAM_VDIG = <0 1200 85000 1>;
						CAM_VIO = <1 0 0 1>;
						CAM_VANA = <2 2700 103000 1>;
						GPIO_RESET = <5 1 0 1>;
						CAM_CLK = <6 0 0 1>;
						EXIT = <8 0x0 0 0>;
					};
				};
				SEM02BN1 {
					mount_angle = <270>;
					sensor_rotation = <180>;
					sensor_facing = <1>;
					pixel_number_w = <1976>;
					pixel_number_h = <1200>;
					diagonal_len = "2.59";
					unit_cell_size = "1.12";
					min_f_number = "2.80";
					max_f_number = "2.80";
					has_focus_actuator = <0>;
					has_3a = <0>;
					pll_num = <18>;
					pll = <104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104 104>;
					power_off {
						commands =
								"I2C_WRITE",
								"GPIO_RESET",
								"CAM_CLK",
								"CAM_VANA",
								"CAM_VIO",
								"CAM_VDIG",
								"EXIT";
						CAM_VDIG =
							<0 0xFFFFFFFF 0 98>;
						CAM_VIO = <1 0xFFFFFFFF 0 1>;
						CAM_VANA =
							<2 0xFFFFFFFF 0 1>;
						GPIO_RESET = <5 0x0 0 1>;
						CAM_CLK = <6 0xFFFFFFFF 0 1>;
						I2C_WRITE = <7 0x0100 0 100>;
						EXIT = <8 0x0 0 0>;
					};
					power_on {
						commands =
								"CAM_VDIG",
								"CAM_VIO",
								"CAM_VANA",
								"GPIO_RESET",
								"CAM_CLK",
								"EXIT";
						CAM_VDIG = <0 1200 85000 1>;
						CAM_VIO = <1 0 0 1>;
						CAM_VANA = <2 2700 103000 1>;
						GPIO_RESET = <5 1 0 1>;
						CAM_CLK = <6 0 0 1>;
						EXIT = <8 0x0 0 0>;
					};
				};
			};
		};

		/* disable Qualcomm camera sensors */
		qcom,camera@6e {
			status = "disabled";
		};

		qcom,camera@90 {
			status = "disabled";
		};
	};

	qcom,ion {
		compatible = "qcom,msm-ion";

		qcom,ion-heap@20 { /* CAMERA HEAP */
			compatible = "qcom,msm-ion-reserve";
			reg = <20>;
			qcom,heap-align = <0x1000>;
			qcom,memory-reservation-type = "EBI1"; /* reserve EBI memory */
			qcom,memory-reservation-size = <0x6400000>;
			qcom,ion-heap-type = "CARVEOUT";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		input-name = "gpio-keys";

		vol_dn {
			label = "volume_down";
			gpios = <&pm8941_gpios 2 0x1>;
			linux,input-type = <1>;
			linux,code = <114>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};

		camera_snapshot {
			label = "camera_snapshot";
			gpios = <&pm8941_gpios 3 0x1>;
			linux,input-type = <1>;
			linux,code = <0x2fe>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};

		camera_focus {
			label = "camera_focus";
			gpios = <&pm8941_gpios 4 0x1>;
			linux,input-type = <1>;
			linux,code = <0x210>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};

		vol_up {
			label = "volume_up";
			gpios = <&pm8941_gpios 5 0x1>;
			linux,input-type = <1>;
			linux,code = <115>;
			gpio-key,wakeup;
			debounce-interval = <15>;
		};
	};

	sim_detect {
		compatible = "sim-detect";
		interrupt-parent = <&msmgpio>;
		interrupts = <9 0>;

		sim1_det {
			label = "sim-detection";
			gpios = <&msmgpio 9 0x0>;
			debounce-interval = <10>;
		};
	};

	sound {
		qcom,audio-routing =
			"RX_BIAS", "MCLK",
			"LDO_H", "MCLK",
			"AMIC5", "MCLK",
			"AMIC6", "MCLK",
			"Ext Spk Bottom Pos", "LINEOUT1",
			"Ext Spk Bottom Neg", "LINEOUT3",
			"Ext Spk Top Pos", "LINEOUT2",
			"Ext Spk Top Neg", "LINEOUT4",
			"AMIC1", "MIC BIAS1 External",
			"MIC BIAS1 External", "Secondary Mic",
			"AMIC2", "MIC BIAS2 External",
			"MIC BIAS2 External", "Headset Mic",
			"MIC BIAS2 External", "ANCRight Headset Mic",
			"AMIC3", "MIC BIAS3 External",
			"MIC BIAS3 External", "ANCLeft Headset Mic",
			"AMIC4", "MIC BIAS1 External",
			"MIC BIAS1 External", "Handset Mic";
		qcom,mbhc-audio-jack-type = "5-pole-jack";
	};

	qti,msm-pcm-bit {
		compatible = "qti,msm-pcm-dsp";
		qti,msm-pcm-dsp-id = <2>;
		qti,msm-pcm-bit;
	};

	qti,msm-pcm-dsee {
		compatible = "qti,msm-pcm-dsp";
		qti,msm-pcm-dsp-id = <3>;
		qti,msm-pcm-dsee;
	};

	bu520x1nvx {
		compatible = "rohm,bu520x1nvx";
		gpios = <&pm8941_gpios 36 0x1>;
	};
};

&pm8941_chg {
	qcom,vddmax-mv = <4350>;
	qcom,vddsafe-mv = <4400>;
	qcom,vinmin-mv = <4200>;
	qcom,ibatmax-ma = <1800>;
	qcom,ibatterm-ma = <130>;
	qcom,ibatsafe-ma = <2100>;
	qcom,maxinput-dc-ma = <1800>;
	qcom,maxinput-dc-mv = <10000>;
	qcom,maxinput-usb-ma = <1500>;
	qcom,maxinput-usb-mv = <13000>;
	qcom,thermal-mitigation = <1800 1600 1100 900 700 500 300 200 100 0>;
	qcom,cool-bat-mv = <4350>;
	qcom,ibatmax-warm-ma = <750>;
	qcom,warm-bat-mv = <4200>;
	qcom,ibatmax-cool-ma = <750>;
	qcom,vbatdet-delta-mv = <70>;
	qcom,tchg-mins = <512>;
	qcom,vbatweak-mv = <3200>;
	qcom,step-thresh-soc = <60>;
	qcom,ibatmax-ma-over-step = <1300>;
	qcom,ibatmax-ma-under-step = <1800>;
};

&pm8941_bms {
	qcom,v-cutoff-uv = <3200000>;
	qcom,max-voltage-uv = <4350000>;
	qcom,r-conn-mohm = <0>;
	qcom,low-soc-calculate-soc-threshold = <15>;
	qcom,low-soc-calculate-soc-ms = <1000>;
	qcom,calculate-soc-ms = <30000>;
	qcom,chg-term-ua = <130000>;
	qcom,use-external-rsense;
	qcom,batt-type = <3>;
	qcom,use-ocv-thresholds;
	qcom,ocv-voltage-high-threshold-uv = <3830000>;
	qcom,ocv-voltage-low-threshold-uv = <3750000>;
	qcom,shutdown-soc-valid-limit = <40>;
	qcom,enable-fcc-learning;
	qcom,min-fcc-learning-soc = <20>;
	qcom,min-fcc-ocv-pc = <30>;
	qcom,min-fcc-learning-samples = <5>;
	qcom,fcc-resolution = <14>;
	qcom,clamp-soc-max-count = <2>;
};

&pm8941_lsid0 {
	pm8941_iadc: iadc@3600 {
		qcom,rsense = <10000000>;
	};
};

&pm8941_gpios {
	/* GPIO_27: FLASH_LED_NOW */
	gpio@da00 {
		qcom,src-sel = <2>;		/* Alternate function 1 */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <4>;		/* PD */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};

	/* GPIO_36: ACC_COVER_OPEN */
	gpio@e300 {
		qcom,src-sel = <0>;		/* GPIO */
		qcom,mode = <0>;		/* In */
		qcom,vin-sel = <2>;		/* S3 */
		qcom,pull = <0>;		/* PU */
		qcom,master-en = <1>;		/* Enable */
		status = "ok";
	};
};

&sdcc3 {
	interrupts = <0 1>;
	interrupt-map = <0 &intc 0 127 0
			1 &intc 0 223 0>;
	interrupt-names = "core_irq", "bam_irq";
	qcom,sup-voltages = <1800 2950>;
	qcom,wifi-control-func;
 	qcom,nonremovable;
	status = "ok";
};

&sdhc_1 {
	qcom,pad-drv-on = <0x7 0x4 0x4>; /* 16mA, 10mA, 10mA */
	/delete-property/ qcom,vdd-always-on;
};

&sdhc_2 {
	qcom,vdd-current-level = <400000 400000>;
	qcom,pad-drv-on = <0x4 0x2 0x2>; /* 10mA, 6mA, 6mA */
};

&spmi_bus {
	qcom,pm8941@1 {
		qcom,vib@c000 {
			status = "okay";
			compatible = "qcom,qpnp-vibrator";
			reg = <0xc000 0x100>;
			label = "vibrator";
			qcom,qpnp-vib-vtg-level-mV = <3100>;
		};

		qcom,vibrator@c100 {
			status = "disabled";
		};

		qcom,vibrator@c200 {
			status = "disabled";
		};

		qcom,vibrator@c300 {
			status = "disabled";
		};

		qcom,vibrator@c400 {
			status = "disabled";
		};

		qcom,vibrator@c500 {
			status = "disabled";
		};

		qcom,vibrator@c600 {
			status = "disabled";
		};

		qcom,vibrator@c700 {
			status = "disabled";
		};

		qcom,leds@d000 {
			status = "okay";
			qcom,rgb_sync = <1>;

			qcom,rgb_0 {
				label = "rgb";
				linux,name = "led:rgb_red";
				qcom,mode = "pwm";
				qcom,pwm-channel = <6>;
				qcom,pwm-us = <1000>;
				qcom,pwm-max-value = <255>;
				qcom,max-current = <12>;
				qcom,default-state = "off";
				qcom,id = <3>;
				linux,default-trigger = "none";
			};

			qcom,rgb_1 {
				label = "rgb";
				linux,name = "led:rgb_green";
				qcom,mode = "pwm";
				qcom,pwm-channel = <5>;
				qcom,pwm-us = <1000>;
				qcom,pwm-max-value = <511>;
				qcom,max-current = <12>;
				qcom,default-state = "off";
				qcom,id = <4>;
				linux,default-trigger = "none";
			};

			qcom,rgb_2 {
				label = "rgb";
				linux,name = "led:rgb_blue";
				qcom,mode = "pwm";
				qcom,pwm-channel = <4>;
				qcom,pwm-us = <1000>;
				qcom,pwm-max-value = <511>;
				qcom,max-current = <12>;
				qcom,default-state = "off";
				qcom,id = <5>;
				linux,default-trigger = "none";
			};
		};

		qcom,leds@d300 {
			status = "disabled";
		};

		qcom,leds@e200 {
			status = "disabled";
		};

		somc,leds@d300 {
			status = "okay";
			compatible = "somc,pm8941-flash";
			reg = <0xd300 0x100>;
			label = "flash";
			torch-supply = <&pm8941_boost>;
			flash-supply = <&pm8941_chg_boost>;
			somc,headroom = <2>;
			somc,clamp-curr-mA = <13>;
			somc,startup-dly = <3>;
			somc,hw-strobe-config = <3>;
			somc,mask-enable = <1>;
			somc,vph-pwr-droop {
				somc,enable = <0>;
				somc,threshold = <0>;
				somc,debounce-time = <2>;
			};
		};

		qcom,leds@d800 {
			status = "okay";
			qcom,wled_0 {
				label = "wled";
				linux,name = "wled:backlight";
				linux,default-trigger = "bkl-trigger";
				qcom,cs-out-en = <1>;
				qcom,cabc-en = <0>;
				qcom,op-fdbck = <0>;
				qcom,default-state = "on";
				qcom,max-current = <20>;
				qcom,init-br = <1023>;
				somc-s1,br-power-save = <163>;
				qcom,ctrl-delay-us = <0>;
				qcom,boost-curr-lim = <3>;
				qcom,cp-sel = <0>;
				qcom,switch-freq = <11>;
				qcom,ovp-val = <2>;
				qcom,num-strings = <2>;
				qcom,id = <0>;
			};
		};
	};
};

&mdss_dsi0 {
	qcom,dsi-pref-prim-pan = <&dsi_default_gpio_0>;
	vdd-supply = <&pm8941_lvs3>;
	qcom,platform-enable-gpio = <&msmgpio 78 0>;
	qcom,platform-lane-config = [];
	qcom,platform-supply-entry1 {
			qcom,supply-name = "vdd";
			qcom,supply-min-voltage = <0>;
			qcom,supply-max-voltage = <0>;
			qcom,supply-enable-load = <100000>;
			qcom,supply-disable-load = <100>;
			qcom,supply-pre-on-sleep = <0>;
			qcom,supply-post-on-sleep = <0>;
			qcom,supply-pre-off-sleep = <0>;
			qcom,supply-post-off-sleep = <0>;
	};
	qcom,platform-supply-entry2 {
			qcom,supply-name = "vddio";
			qcom,supply-min-voltage = <1800000>;
			qcom,supply-max-voltage = <1800000>;
			qcom,supply-enable-load = <100000>;
			qcom,supply-disable-load = <100>;
			qcom,supply-pre-on-sleep = <0>;
			qcom,supply-post-on-sleep = <0>;
			qcom,supply-pre-off-sleep = <0>;
			qcom,supply-post-off-sleep = <0>;
	};
	qcom,platform-supply-entry3 {
			qcom,supply-name = "vdda";
			qcom,supply-min-voltage = <1200000>;
			qcom,supply-max-voltage = <1200000>;
			qcom,supply-enable-load = <100000>;
			qcom,supply-disable-load = <100>;
			qcom,supply-pre-on-sleep = <0>;
			qcom,supply-post-on-sleep = <0>;
			qcom,supply-pre-off-sleep = <0>;
			qcom,supply-post-off-sleep = <0>;
	};
};

/* end of msm8974pro-ac-shinano_aries_common.dtsi */
/* start of msm8974pro-ac-shinano_aries.dtsi */
/* arch/arm/boot/dts/msm8974pro-ac-shinano_aries.dtsi
 *
 * Copyright (C) 2014 Sony Mobile Communications AB.
 *
 * Author: Kouhei Fujiya <Kouhei.X.Fujiya@sonymobile.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&soc {
	/* I2C : BLSP6 */
	i2c@f9928000 {
		nfc@28 {
			compatible = "nxp,pn547";
			reg = <0x28>;
			interrupt-parent = <&msmgpio>;
			interrupts = <24 0x1>;
			nxp,pvdd_en = <&pm8941_gpios 34 0x01>;
			nxp,irq_gpio = <&msmgpio 24 0x00>;
			nxp,dwld_en = <&msmgpio 57 0x00>;
			nxp,ven = <&pm8941_mpps 2 0x01>;
			dynamic_config;
			configure_gpio = <&pm8941_gpios 33 0x00>;
			configure_mpp = <&pm8941_mpps 2 0x00>;
		};
	};
};

&pm8941_bms {
	qcom,battery-vendor-name = "TDK", "SEND", "SANYO-PANASONIC", "LG", "5TH";
	qcom,battery-vendor-adc-min = <1450 1330 1230 1110 960>;
	qcom,battery-vendor-adc-max = <1550 1430 1330 1210 1060>;
	qcom,battery-vendor-select = <0 1 0 0 0>;
};

/* end of msm8974pro-ac-shinano_aries.dtsi */


/* start of dsi-panel-aries.dtsi */
/* Copyright (c) 2012, Code Aurora Forum. All rights reserved.
 * Copyright (c) 2014 Sony Mobile Communications Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&mdss_mdp {
	dsi_novatek_jdi_720_cmd: somc,novatek_jdi_720p_cmd_panel {
		qcom,mdss-dsi-panel-name = "jdi novatek 720p cmd";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <720>;
		qcom,mdss-dsi-panel-height = <1280>;
		qcom,mdss-dsi-h-front-porch = <36>;
		qcom,mdss-dsi-h-back-porch = <8>;
		qcom,mdss-dsi-h-pulse-width = <8>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <251>;
		qcom,mdss-dsi-v-pulse-width = <5>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0x0>;
		qcom,mdss-dsi-border-color = <0>;
		somc,mdss-dsi-early-init-command = [15 01 00 00 00 00 02 FF EE
				15 01 00 00 01 00 02 26 08
				15 01 00 00 00 00 02 26 00
				15 01 00 00 0A 00 02 FF 00];
		somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 BA 03
				15 01 00 00 00 00 02 C2 08
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 A2 00
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF EE
				15 01 00 00 00 00 02 12 50
				15 01 00 00 00 00 02 13 02
				15 01 00 00 00 00 02 6A 60
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF 00
				05 01 00 00 64 00 01 11
				15 01 00 00 00 00 02 35 00];
		qcom,mdss-dsi-on-command = [05 01 00 00 00 00 01 29];
		qcom,mdss-dsi-off-command = [05 01 00 00 00 00 01 28
				05 01 00 00 64 00 01 10];
		qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

		qcom,mdss-dsi-h-sync-pulse = <1>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-wr-mem-start = <0x2c>;
		qcom,mdss-dsi-wr-mem-continue = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 20 14 03 04 00];
		qcom,mdss-dsi-lp11-init;
		qcom,mdss-dsi-t-clk-post = <0x11>;
		qcom,mdss-dsi-t-clk-pre = <0x1A>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <255>;
		qcom,mdss-brightness-max-level = <255>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-pan-enable-dynamic-fps;
		qcom,mdss-dsi-pan-fps-update = "dfps_suspend_resume_mode";
		qcom,cont-splash-enabled;
		qcom,mdss-dsi-tx-eot-append;

		somc,driver-ic = <1>;
		somc,dric-gpio = <&msmgpio 26 0>;
		somc,touch-reset-gpio = <&msmgpio 85 0>;
		somc,mul-channel-scaling = <3>;
		somc,mdss-phy-size-mm = <56 100>;
		somc,mdss-dsi-lane-config = [00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 02 00 00 00 00 00 01 97];
		somc,mdss-dsi-disp-on-in-hs = <1>;
		somc,lcd-id = <1>;
		somc,lcd-id-adc = <1087000 1231000>;
		somc,disp-en-on-post = <20>;
		somc,pw-on-rst-seq = <0 1>, <1 20>;
		somc,disp-en-off-post = <0>;
		somc,pw-off-rst-b-seq = <0 10>;
		somc,pw-down-period = <200>;

		somc,mdss-dsi-pre-uv-command = [23 01 00 00 00 00 02 B0 04];
		somc,mdss-dsi-uv-command = [06 01 00 00 00 00 01 DA
			06 01 00 00 00 00 01 DB];
		somc,mdss-dsi-uv-param-type = <4>;
		somc,mdss-dsi-pcc-table-size = <225>;
		somc,mdss-dsi-pcc-table = <
			0x00 0x01 0x38 0x3B 0x38 0x3B 0x5700 0x7000 0x8000
			0x00 0x02 0x34 0x37 0x38 0x3B 0x5900 0x6f00 0x8000
			0x00 0x03 0x30 0x33 0x38 0x3B 0x5c00 0x6e00 0x8000
			0x00 0x04 0x2C 0x2F 0x38 0x3B 0x5d80 0x6c80 0x8000
			0x00 0x05 0x28 0x2B 0x38 0x3B 0x6080 0x6c80 0x8000
			0x00 0x06 0x24 0x27 0x38 0x3B 0x6380 0x6c80 0x8000
			0x00 0x07 0x20 0x23 0x38 0x3B 0x6700 0x6c00 0x8000
			0x00 0x08 0x1C 0x1F 0x38 0x3B 0x6980 0x6b00 0x8000
			0x00 0x09 0x18 0x1B 0x38 0x3B 0x6d00 0x6a80 0x8000
			0x00 0x0A 0x14 0x17 0x38 0x3B 0x7180 0x6900 0x8000
			0x00 0x0B 0x10 0x13 0x38 0x3B 0x7800 0x6800 0x8000
			0x00 0x0C 0x0C 0x0F 0x38 0x3B 0x7d00 0x6700 0x8000
			0x00 0x0D 0x08 0x0B 0x38 0x3B 0x8000 0x6500 0x7d00
			0x00 0x0E 0x04 0x07 0x38 0x3B 0x8000 0x6000 0x7700
			0x00 0x0F 0x00 0x03 0x38 0x3B 0x8000 0x5900 0x7000
			0x00 0x10 0x38 0x3B 0x34 0x37 0x5900 0x7280 0x8000
			0x00 0x11 0x34 0x37 0x34 0x37 0x5b00 0x7100 0x8000
			0x00 0x12 0x30 0x33 0x34 0x37 0x5e00 0x7180 0x8000
			0x00 0x13 0x2C 0x2F 0x34 0x37 0x6080 0x7180 0x8000
			0x00 0x14 0x28 0x2B 0x34 0x37 0x6400 0x7000 0x8000
			0x00 0x15 0x24 0x27 0x34 0x37 0x6700 0x7000 0x8000
			0x00 0x16 0x20 0x23 0x34 0x37 0x6900 0x6f00 0x8000
			0x00 0x17 0x1C 0x1F 0x34 0x37 0x6c00 0x6e80 0x8000
			0x00 0x18 0x18 0x1B 0x34 0x37 0x7000 0x6d80 0x8000
			0x00 0x19 0x14 0x17 0x34 0x37 0x7580 0x6b80 0x8000
			0x00 0x1A 0x10 0x13 0x34 0x37 0x7b00 0x6a80 0x8000
			0x00 0x1B 0x0C 0x0F 0x34 0x37 0x8000 0x6a80 0x8000
			0x00 0x1C 0x08 0x0B 0x34 0x37 0x8000 0x6600 0x7c00
			0x00 0x1D 0x04 0x07 0x34 0x37 0x8000 0x6100 0x7400
			0x00 0x1E 0x00 0x03 0x34 0x37 0x8000 0x5b00 0x6e00
			0x00 0x1F 0x38 0x3B 0x30 0x33 0x5c80 0x7600 0x8000
			0x00 0x20 0x34 0x37 0x30 0x33 0x5e00 0x7500 0x8000
			0x00 0x21 0x30 0x33 0x30 0x33 0x6100 0x7480 0x8000
			0x00 0x22 0x2C 0x2F 0x30 0x33 0x6400 0x7400 0x8000
			0x00 0x23 0x28 0x2B 0x30 0x33 0x6500 0x7300 0x8000
			0x00 0x24 0x24 0x27 0x30 0x33 0x6880 0x7400 0x8000
			0x00 0x25 0x20 0x23 0x30 0x33 0x6b00 0x7200 0x8000
			0x00 0x26 0x1C 0x1F 0x30 0x33 0x6e00 0x6f00 0x8000
			0x00 0x27 0x18 0x1B 0x30 0x33 0x7300 0x7080 0x8000
			0x00 0x28 0x14 0x17 0x30 0x33 0x7700 0x6d80 0x8000
			0x00 0x29 0x10 0x13 0x30 0x33 0x7c00 0x6d80 0x8000
			0x00 0x2A 0x0C 0x0F 0x30 0x33 0x8000 0x6c00 0x7e00
			0x00 0x2B 0x08 0x0B 0x30 0x33 0x8000 0x6700 0x7a00
			0x00 0x2C 0x04 0x07 0x30 0x33 0x8000 0x6100 0x7200
			0x00 0x2D 0x00 0x03 0x30 0x33 0x8000 0x5b00 0x6c00
			0x00 0x2E 0x38 0x3B 0x2C 0x2F 0x5c00 0x7880 0x8000
			0x00 0x2F 0x34 0x37 0x2C 0x2F 0x5f00 0x7700 0x8000
			0x00 0x30 0x30 0x33 0x2C 0x2F 0x6100 0x7700 0x8000
			0x00 0x31 0x2C 0x2F 0x2C 0x2F 0x6500 0x7680 0x8000
			0x00 0x32 0x28 0x2B 0x2C 0x2F 0x6700 0x7600 0x8000
			0x00 0x33 0x24 0x27 0x2C 0x2F 0x6a00 0x7500 0x8000
			0x00 0x34 0x20 0x23 0x2C 0x2F 0x6e00 0x7500 0x8000
			0x00 0x35 0x1C 0x1F 0x2C 0x2F 0x7180 0x7400 0x8000
			0x00 0x36 0x18 0x1B 0x2C 0x2F 0x7580 0x7300 0x8000
			0x00 0x37 0x14 0x17 0x2C 0x2F 0x7b00 0x7080 0x8000
			0x00 0x38 0x10 0x13 0x2C 0x2F 0x8000 0x7080 0x7f00
			0x00 0x39 0x0C 0x0F 0x2C 0x2F 0x8000 0x6b00 0x7a00
			0x00 0x3A 0x08 0x0B 0x2C 0x2F 0x8000 0x6500 0x7400
			0x00 0x3B 0x04 0x07 0x2C 0x2F 0x8000 0x6000 0x6d00
			0x00 0x3C 0x00 0x03 0x2C 0x2F 0x8000 0x5a00 0x6800
			0x00 0x3D 0x38 0x3B 0x28 0x2B 0x6000 0x7c00 0x8000
			0x00 0x3E 0x34 0x37 0x28 0x2B 0x6200 0x7b00 0x8000
			0x00 0x3F 0x30 0x33 0x28 0x2B 0x6600 0x7b00 0x8000
			0x00 0x40 0x2C 0x2F 0x28 0x2B 0x6900 0x7c00 0x8000
			0x00 0x41 0x28 0x2B 0x28 0x2B 0x6b80 0x7900 0x8000
			0x00 0x42 0x24 0x27 0x28 0x2B 0x6e00 0x7900 0x8000
			0x00 0x43 0x20 0x23 0x28 0x2B 0x7100 0x7780 0x8000
			0x00 0x44 0x1C 0x1F 0x28 0x2B 0x7500 0x7700 0x8000
			0x00 0x45 0x18 0x1B 0x28 0x2B 0x7a00 0x7600 0x8000
			0x00 0x46 0x14 0x17 0x28 0x2B 0x8000 0x7500 0x8000
			0x00 0x47 0x10 0x13 0x28 0x2B 0x8000 0x7000 0x7c00
			0x00 0x48 0x0C 0x0F 0x28 0x2B 0x8000 0x6b00 0x7800
			0x00 0x49 0x08 0x0B 0x28 0x2B 0x8000 0x6600 0x7200
			0x00 0x4A 0x04 0x07 0x28 0x2B 0x8000 0x6000 0x6c00
			0x00 0x4B 0x00 0x03 0x28 0x2B 0x8000 0x5900 0x6500
			0x00 0x4C 0x38 0x3B 0x24 0x27 0x6200 0x8000 0x8000
			0x00 0x4D 0x34 0x37 0x24 0x27 0x6500 0x7f00 0x8000
			0x00 0x4E 0x30 0x33 0x24 0x27 0x6800 0x7f00 0x8000
			0x00 0x4F 0x2C 0x2F 0x24 0x27 0x6b00 0x7e00 0x8000
			0x00 0x50 0x28 0x2B 0x24 0x27 0x6e00 0x7c80 0x8000
			0x00 0x51 0x24 0x27 0x24 0x27 0x7200 0x7d00 0x8000
			0x00 0x52 0x20 0x23 0x24 0x27 0x7500 0x7a00 0x8000
			0x00 0x53 0x1C 0x1F 0x24 0x27 0x7900 0x7a00 0x8000
			0x00 0x54 0x18 0x1B 0x24 0x27 0x7e00 0x7a00 0x8000
			0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x7300 0x7c00
			0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x6e00 0x7800
			0x00 0x57 0x0C 0x0F 0x24 0x27 0x8000 0x6900 0x7300
			0x00 0x58 0x08 0x0B 0x24 0x27 0x8000 0x6400 0x6d00
			0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x5e00 0x6800
			0x00 0x5A 0x00 0x03 0x24 0x27 0x8000 0x5900 0x6300
			0x00 0x5B 0x38 0x3B 0x20 0x23 0x6200 0x8000 0x7d00
			0x00 0x5C 0x34 0x37 0x20 0x23 0x6600 0x8000 0x7e00
			0x00 0x5D 0x30 0x33 0x20 0x23 0x6a00 0x8000 0x7f00
			0x00 0x5E 0x2C 0x2F 0x20 0x23 0x6d00 0x8000 0x7f00
			0x00 0x5F 0x28 0x2B 0x20 0x23 0x7100 0x8000 0x8000
			0x00 0x60 0x24 0x27 0x20 0x23 0x7400 0x7f00 0x8000
			0x00 0x61 0x20 0x23 0x20 0x23 0x7700 0x7e80 0x8000
			0x00 0x62 0x1C 0x1F 0x20 0x23 0x7b00 0x7d00 0x8000
			0x00 0x63 0x18 0x1B 0x20 0x23 0x7f00 0x7c00 0x8000
			0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x7500 0x7b00
			0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x7000 0x7600
			0x00 0x66 0x0C 0x0F 0x20 0x23 0x8000 0x6a00 0x7100
			0x00 0x67 0x08 0x0B 0x20 0x23 0x8000 0x6400 0x6b00
			0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x5e00 0x6600
			0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x5800 0x6000
			0x00 0x6A 0x38 0x3B 0x1C 0x1F 0x6300 0x8000 0x7a00
			0x00 0x6B 0x34 0x37 0x1C 0x1F 0x6600 0x8000 0x7b00
			0x00 0x6C 0x30 0x33 0x1C 0x1F 0x6a00 0x8000 0x7c00
			0x00 0x6D 0x2C 0x2F 0x1C 0x1F 0x6e00 0x8000 0x7d00
			0x00 0x6E 0x28 0x2B 0x1C 0x1F 0x7200 0x8000 0x7e00
			0x00 0x6F 0x24 0x27 0x1C 0x1F 0x7600 0x8000 0x7e00
			0x00 0x70 0x20 0x23 0x1C 0x1F 0x7a00 0x8000 0x7f00
			0x00 0x71 0x18 0x1B 0x1C 0x1F 0x8000 0x7c00 0x7c00
			0x00 0x72 0x14 0x17 0x1C 0x1F 0x8000 0x7400 0x7780
			0x00 0x73 0x10 0x13 0x1C 0x1F 0x8000 0x6f00 0x7300
			0x00 0x74 0x0C 0x0F 0x1C 0x1F 0x8000 0x6900 0x6e00
			0x00 0x75 0x08 0x0B 0x1C 0x1F 0x8000 0x6300 0x6800
			0x00 0x76 0x04 0x07 0x1C 0x1F 0x8000 0x5d00 0x6280
			0x00 0x77 0x00 0x03 0x1C 0x1F 0x8000 0x5800 0x5d00
			0x00 0x78 0x38 0x3B 0x18 0x1B 0x6300 0x8000 0x7800
			0x00 0x79 0x34 0x37 0x18 0x1B 0x6700 0x8000 0x7900
			0x00 0x7A 0x30 0x33 0x18 0x1B 0x6a00 0x8000 0x7900
			0x00 0x7B 0x2C 0x2F 0x18 0x1B 0x6e00 0x8000 0x7b00
			0x00 0x7C 0x28 0x2B 0x18 0x1B 0x7180 0x8000 0x7c00
			0x00 0x7D 0x24 0x27 0x18 0x1B 0x7500 0x8000 0x7b00
			0x00 0x7E 0x20 0x23 0x18 0x1B 0x7a00 0x8000 0x7c80
			0x00 0x7F 0x1C 0x1F 0x18 0x1B 0x8000 0x8000 0x7e00
			0x00 0x80 0x18 0x1B 0x18 0x1B 0x8000 0x7a00 0x7900
			0x00 0x81 0x14 0x17 0x18 0x1B 0x8000 0x7400 0x7500
			0x00 0x82 0x10 0x13 0x18 0x1B 0x8000 0x6e00 0x6f00
			0x00 0x83 0x0C 0x0F 0x18 0x1B 0x8000 0x6900 0x6b00
			0x00 0x84 0x08 0x0B 0x18 0x1B 0x8000 0x6200 0x6500
			0x00 0x85 0x04 0x07 0x18 0x1B 0x8000 0x5d00 0x6000
			0x00 0x86 0x00 0x03 0x18 0x1B 0x8000 0x5700 0x5b00
			0x00 0x87 0x38 0x3B 0x14 0x17 0x6300 0x8000 0x7580
			0x00 0x88 0x34 0x37 0x14 0x17 0x6700 0x8000 0x7680
			0x00 0x89 0x30 0x33 0x14 0x17 0x6a00 0x8000 0x7780
			0x00 0x8A 0x2C 0x2F 0x14 0x17 0x6d00 0x8000 0x7800
			0x00 0x8B 0x28 0x2B 0x14 0x17 0x7100 0x8000 0x7800
			0x00 0x8C 0x24 0x27 0x14 0x17 0x7500 0x8000 0x7980
			0x00 0x8D 0x20 0x23 0x14 0x17 0x7a00 0x8000 0x7a00
			0x00 0x8E 0x1C 0x1F 0x14 0x17 0x7f00 0x8000 0x7a80
			0x00 0x8F 0x18 0x1B 0x14 0x17 0x8000 0x7b00 0x7700
			0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x7300 0x7100
			0x00 0x91 0x10 0x13 0x14 0x17 0x8000 0x6d00 0x6d00
			0x00 0x92 0x0C 0x0F 0x14 0x17 0x8000 0x6800 0x6900
			0x00 0x93 0x08 0x0B 0x14 0x17 0x8000 0x6200 0x6300
			0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x5c00 0x5d00
			0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x5600 0x5900
			0x00 0x96 0x38 0x3B 0x10 0x13 0x6300 0x8000 0x7300
			0x00 0x97 0x34 0x37 0x10 0x13 0x6600 0x8000 0x7400
			0x00 0x98 0x30 0x33 0x10 0x13 0x6a00 0x8000 0x7500
			0x00 0x99 0x2C 0x2F 0x10 0x13 0x6e00 0x8000 0x7600
			0x00 0x9A 0x28 0x2B 0x10 0x13 0x7100 0x8000 0x7600
			0x00 0x9B 0x24 0x27 0x10 0x13 0x7500 0x8000 0x7700
			0x00 0x9C 0x20 0x23 0x10 0x13 0x7980 0x8000 0x7800
			0x00 0x9D 0x1C 0x1F 0x10 0x13 0x7f00 0x8000 0x7800
			0x00 0x9E 0x18 0x1B 0x10 0x13 0x8000 0x7b00 0x7500
			0x00 0x9F 0x14 0x17 0x10 0x13 0x8000 0x7300 0x6f00
			0x00 0xA0 0x10 0x13 0x10 0x13 0x8000 0x6d00 0x6b00
			0x00 0xA1 0x0C 0x0F 0x10 0x13 0x8000 0x6800 0x6600
			0x00 0xA2 0x08 0x0B 0x10 0x13 0x8000 0x6200 0x6000
			0x00 0xA3 0x04 0x07 0x10 0x13 0x8000 0x5b00 0x5b00
			0x00 0xA4 0x00 0x03 0x10 0x13 0x8000 0x5600 0x5700
			0x00 0xA5 0x38 0x3B 0x0C 0x0F 0x6200 0x8000 0x7000
			0x00 0xA6 0x34 0x37 0x0C 0x0F 0x6700 0x8000 0x7100
			0x00 0xA7 0x30 0x33 0x0C 0x0F 0x6a00 0x8000 0x7200
			0x00 0xA8 0x2C 0x2F 0x0C 0x0F 0x6d00 0x8000 0x7300
			0x00 0xA9 0x28 0x2B 0x0C 0x0F 0x7100 0x8000 0x7400
			0x00 0xAA 0x24 0x27 0x0C 0x0F 0x7500 0x8000 0x7480
			0x00 0xAB 0x20 0x23 0x0C 0x0F 0x7900 0x8000 0x7500
			0x00 0xAC 0x1C 0x1F 0x0C 0x0F 0x7f00 0x8000 0x7600
			0x00 0xAD 0x18 0x1B 0x0C 0x0F 0x8000 0x7b00 0x7200
			0x00 0xAE 0x14 0x17 0x0C 0x0F 0x8000 0x7300 0x6d00
			0x00 0xAF 0x10 0x13 0x0C 0x0F 0x8000 0x6d00 0x6800
			0x00 0xB0 0x0C 0x0F 0x0C 0x0F 0x8000 0x6800 0x6400
			0x00 0xB1 0x08 0x0B 0x0C 0x0F 0x8000 0x6100 0x5d00
			0x00 0xB2 0x04 0x07 0x0C 0x0F 0x8000 0x5b00 0x5900
			0x00 0xB3 0x00 0x03 0x0C 0x0F 0x8000 0x5600 0x5480
			0x00 0xB4 0x38 0x3B 0x08 0x0B 0x6200 0x8000 0x6e00
			0x00 0xB5 0x34 0x37 0x08 0x0B 0x6600 0x8000 0x6e00
			0x00 0xB6 0x30 0x33 0x08 0x0B 0x6900 0x8000 0x6f00
			0x00 0xB7 0x2C 0x2F 0x08 0x0B 0x6d00 0x8000 0x7000
			0x00 0xB8 0x28 0x2B 0x08 0x0B 0x7100 0x8000 0x7200
			0x00 0xB9 0x24 0x27 0x08 0x0B 0x7500 0x8000 0x7200
			0x00 0xBA 0x20 0x23 0x08 0x0B 0x7a00 0x8000 0x7200
			0x00 0xBB 0x1C 0x1F 0x08 0x0B 0x7f00 0x8000 0x7300
			0x00 0xBC 0x18 0x1B 0x08 0x0B 0x8000 0x7b00 0x7000
			0x00 0xBD 0x14 0x17 0x08 0x0B 0x8000 0x7200 0x6a00
			0x00 0xBE 0x10 0x13 0x08 0x0B 0x8000 0x6c00 0x6500
			0x00 0xBF 0x0C 0x0F 0x08 0x0B 0x8000 0x6600 0x6000
			0x00 0xC0 0x08 0x0B 0x08 0x0B 0x8000 0x6000 0x5b00
			0x00 0xC1 0x04 0x07 0x08 0x0B 0x8000 0x5b00 0x5700
			0x00 0xC2 0x00 0x03 0x08 0x0B 0x8000 0x5500 0x5100
			0x00 0xC3 0x38 0x3B 0x04 0x07 0x6200 0x8000 0x6b00
			0x00 0xC4 0x34 0x37 0x04 0x07 0x6500 0x8000 0x6c00
			0x00 0xC5 0x30 0x33 0x04 0x07 0x6800 0x8000 0x6d80
			0x00 0xC6 0x2C 0x2F 0x04 0x07 0x6c00 0x8000 0x6e00
			0x00 0xC7 0x28 0x2B 0x04 0x07 0x7000 0x8000 0x6e00
			0x00 0xC8 0x24 0x27 0x04 0x07 0x7400 0x8000 0x6f00
			0x00 0xC9 0x20 0x23 0x04 0x07 0x7800 0x8000 0x7000
			0x00 0xCA 0x1C 0x1F 0x04 0x07 0x7e00 0x8000 0x7000
			0x00 0xCB 0x18 0x1B 0x04 0x07 0x8000 0x7a80 0x6b80
			0x00 0xCC 0x14 0x17 0x04 0x07 0x8000 0x7400 0x6780
			0x00 0xCD 0x10 0x13 0x04 0x07 0x8000 0x6e00 0x6380
			0x00 0xCE 0x0C 0x0F 0x04 0x07 0x8000 0x6700 0x5e00
			0x00 0xCF 0x08 0x0B 0x04 0x07 0x8000 0x6180 0x5980
			0x00 0xD0 0x04 0x07 0x04 0x07 0x8000 0x5b00 0x5500
			0x00 0xD1 0x00 0x03 0x04 0x07 0x8000 0x5500 0x5100
			0x00 0xD2 0x38 0x3B 0x00 0x03 0x6100 0x8000 0x6900
			0x00 0xD3 0x34 0x37 0x00 0x03 0x6400 0x8000 0x6a00
			0x00 0xD4 0x30 0x33 0x00 0x03 0x6800 0x8000 0x6b00
			0x00 0xD5 0x2C 0x2F 0x00 0x03 0x6c00 0x8000 0x6b80
			0x00 0xD6 0x28 0x2B 0x00 0x03 0x6f00 0x8000 0x6c00
			0x00 0xD7 0x24 0x27 0x00 0x03 0x7300 0x8000 0x6d00
			0x00 0xD8 0x20 0x23 0x00 0x03 0x7900 0x8000 0x6d00
			0x00 0xD9 0x1C 0x1F 0x00 0x03 0x7f00 0x8000 0x6e00
			0x00 0xDA 0x18 0x1B 0x00 0x03 0x8000 0x7b00 0x6a80
			0x00 0xDB 0x14 0x17 0x00 0x03 0x8000 0x7400 0x6580
			0x00 0xDC 0x10 0x13 0x00 0x03 0x8000 0x6d00 0x6180
			0x00 0xDD 0x0C 0x0F 0x00 0x03 0x8000 0x6900 0x5e00
			0x00 0xDE 0x08 0x0B 0x00 0x03 0x8000 0x6200 0x5800
			0x00 0xDF 0x04 0x07 0x00 0x03 0x8000 0x5a00 0x5200
			0x00 0xE0 0x00 0x03 0x00 0x03 0x8000 0x5400 0x4d00
			0xFF 0x00 0x00 0x3B 0x00 0x3B 0x8000 0x8000 0x8000>;

		somc,change-fps-command = [15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 FF 00];
		somc,change-fps-default = <0x8E>;
		somc,display-clock = <11000000>;
		somc,driver-ic-vbp = <2>;
		somc,driver-ic-vfp = <6>;
		somc,change-fps-cmds-num = <1>;
		somc,change-fps-payload-num = <1>;
		somc,change-fps-suspend-resume-mode;
	};

	dsi_novatek_sharp_720_cmd: somc,novatek_sharp_720p_cmd_panel {
		qcom,mdss-dsi-panel-name = "sharp novatek 720p cmd";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <720>;
		qcom,mdss-dsi-panel-height = <1280>;
		qcom,mdss-dsi-h-front-porch = <36>;
		qcom,mdss-dsi-h-back-porch = <8>;
		qcom,mdss-dsi-h-pulse-width = <8>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <251>;
		qcom,mdss-dsi-v-pulse-width = <5>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0x0>;
		qcom,mdss-dsi-border-color = <0>;
		somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 BA 03
				15 01 00 00 00 00 02 C2 08
				39 01 00 00 00 00 06 3B 03 01 03 0C 06
				15 01 00 00 00 00 02 FF 01
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 06 22
				15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 03 8E
				15 01 00 00 00 00 02 04 8E
				15 01 00 00 00 00 02 09 00
				15 01 00 00 00 00 02 0A 13
				15 01 00 00 00 00 02 0B 76
				15 01 00 00 00 00 02 0D 09
				15 01 00 00 00 00 02 0E 1E
				15 01 00 00 00 00 02 0F 06
				15 01 00 00 00 00 02 10 31
				15 01 00 00 00 00 02 14 00
				15 01 00 00 00 00 02 A2 00
				15 01 00 00 00 00 02 FF 00
				05 01 00 00 96 00 01 11
				15 01 00 00 00 00 02 35 00];
		qcom,mdss-dsi-on-command = [05 01 00 00 00 00 01 29];
		qcom,mdss-dsi-off-command = [05 01 00 00 00 00 01 28
				05 01 00 00 C8 00 01 10];
		qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

		qcom,mdss-dsi-h-sync-pulse = <1>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-wr-mem-start = <0x2c>;
		qcom,mdss-dsi-wr-mem-continue = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 20 14 03 04 00];
		qcom,mdss-dsi-lp11-init;
		qcom,mdss-dsi-t-clk-post = <0x11>;
		qcom,mdss-dsi-t-clk-pre = <0x1A>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <255>;
		qcom,mdss-brightness-max-level = <255>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-pan-enable-dynamic-fps;
		qcom,mdss-dsi-pan-fps-update = "dfps_suspend_resume_mode";
		qcom,cont-splash-enabled;
		qcom,mdss-dsi-tx-eot-append;

		somc,driver-ic = <1>;
		somc,dric-gpio = <&msmgpio 26 0>;
		somc,touch-reset-gpio = <&msmgpio 85 0>;
		somc,mul-channel-scaling = <3>;
		somc,mdss-phy-size-mm = <56 100>;
		somc,mdss-dsi-lane-config = [00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 02 00 00 00 00 00 01 97];
		somc,mdss-dsi-disp-on-in-hs = <1>;
		somc,lcd-id = <1>;
		somc,lcd-id-adc = <353000 414000>;
		somc,disp-en-on-pre = <1>;
		somc,disp-en-on-post = <20>;
		somc,pw-on-rst-seq = <1 20>, <0 1>, <1 20>;
		somc,disp-en-off-post = <5>;
		somc,pw-off-rst-b-seq = <0 20>;
		somc,pw-down-period = <200>;

		somc,mdss-dsi-u-rev = <0 0x4>;
		somc,mdss-dsi-v-rev = <1 0x2>;
		somc,mdss-dsi-pre-uv-command = [23 01 00 00 00 00 02 B0 04];
		somc,mdss-dsi-uv-command = [06 01 00 00 00 00 01 DA
			06 01 00 00 00 00 01 DB];
		somc,mdss-dsi-uv-param-type = <4>;
		somc,mdss-dsi-pcc-table-size = <225>;
		somc,mdss-dsi-pcc-table = <
			0x00 0x01 0x38 0x3F 0x38 0x3B 0x5700 0x7000 0x8000
			0x00 0x02 0x34 0x37 0x38 0x3B 0x5900 0x6f00 0x8000
			0x00 0x03 0x30 0x33 0x38 0x3B 0x5c00 0x6e00 0x8000
			0x00 0x04 0x2C 0x2F 0x38 0x3B 0x5d80 0x6c80 0x8000
			0x00 0x05 0x28 0x2B 0x38 0x3B 0x6080 0x6c80 0x8000
			0x00 0x06 0x24 0x27 0x38 0x3B 0x6380 0x6c80 0x8000
			0x00 0x07 0x20 0x23 0x38 0x3B 0x6700 0x6c00 0x8000
			0x00 0x08 0x1C 0x1F 0x38 0x3B 0x6980 0x6b00 0x8000
			0x00 0x09 0x18 0x1B 0x38 0x3B 0x6d00 0x6a80 0x8000
			0x00 0x0A 0x14 0x17 0x38 0x3B 0x7180 0x6900 0x8000
			0x00 0x0B 0x10 0x13 0x38 0x3B 0x7800 0x6800 0x8000
			0x00 0x0C 0x0C 0x0F 0x38 0x3B 0x7d00 0x6700 0x8000
			0x00 0x0D 0x08 0x0B 0x38 0x3B 0x8000 0x6500 0x7d00
			0x00 0x0E 0x04 0x07 0x38 0x3B 0x8000 0x6000 0x7700
			0x00 0x0F 0x00 0x03 0x38 0x3B 0x8000 0x5900 0x7000
			0x00 0x10 0x38 0x3F 0x34 0x37 0x5900 0x7280 0x8000
			0x00 0x11 0x34 0x37 0x34 0x37 0x5b00 0x7100 0x8000
			0x00 0x12 0x30 0x33 0x34 0x37 0x5e00 0x7180 0x8000
			0x00 0x13 0x2C 0x2F 0x34 0x37 0x6080 0x7180 0x8000
			0x00 0x14 0x28 0x2B 0x34 0x37 0x6400 0x7000 0x8000
			0x00 0x15 0x24 0x27 0x34 0x37 0x6700 0x7000 0x8000
			0x00 0x16 0x20 0x23 0x34 0x37 0x6900 0x6f00 0x8000
			0x00 0x17 0x1C 0x1F 0x34 0x37 0x6c00 0x6e80 0x8000
			0x00 0x18 0x18 0x1B 0x34 0x37 0x7000 0x6d80 0x8000
			0x00 0x19 0x14 0x17 0x34 0x37 0x7580 0x6b80 0x8000
			0x00 0x1A 0x10 0x13 0x34 0x37 0x7b00 0x6a80 0x8000
			0x00 0x1B 0x0C 0x0F 0x34 0x37 0x8000 0x6a80 0x8000
			0x00 0x1C 0x08 0x0B 0x34 0x37 0x8000 0x6600 0x7c00
			0x00 0x1D 0x04 0x07 0x34 0x37 0x8000 0x6100 0x7400
			0x00 0x1E 0x00 0x03 0x34 0x37 0x8000 0x5b00 0x6e00
			0x00 0x1F 0x38 0x3F 0x30 0x33 0x5c80 0x7600 0x8000
			0x00 0x20 0x34 0x37 0x30 0x33 0x5e00 0x7500 0x8000
			0x00 0x21 0x30 0x33 0x30 0x33 0x6100 0x7480 0x8000
			0x00 0x22 0x2C 0x2F 0x30 0x33 0x6400 0x7400 0x8000
			0x00 0x23 0x28 0x2B 0x30 0x33 0x6500 0x7300 0x8000
			0x00 0x24 0x24 0x27 0x30 0x33 0x6880 0x7400 0x8000
			0x00 0x25 0x20 0x23 0x30 0x33 0x6b00 0x7200 0x8000
			0x00 0x26 0x1C 0x1F 0x30 0x33 0x6e00 0x6f00 0x8000
			0x00 0x27 0x18 0x1B 0x30 0x33 0x7300 0x7080 0x8000
			0x00 0x28 0x14 0x17 0x30 0x33 0x7700 0x6d80 0x8000
			0x00 0x29 0x10 0x13 0x30 0x33 0x7c00 0x6d80 0x8000
			0x00 0x2A 0x0C 0x0F 0x30 0x33 0x8000 0x6c00 0x7e00
			0x00 0x2B 0x08 0x0B 0x30 0x33 0x8000 0x6700 0x7a00
			0x00 0x2C 0x04 0x07 0x30 0x33 0x8000 0x6100 0x7200
			0x00 0x2D 0x00 0x03 0x30 0x33 0x8000 0x5b00 0x6c00
			0x00 0x2E 0x38 0x3F 0x2C 0x2F 0x5c00 0x7880 0x8000
			0x00 0x2F 0x34 0x37 0x2C 0x2F 0x5f00 0x7700 0x8000
			0x00 0x30 0x30 0x33 0x2C 0x2F 0x6100 0x7700 0x8000
			0x00 0x31 0x2C 0x2F 0x2C 0x2F 0x6500 0x7680 0x8000
			0x00 0x32 0x28 0x2B 0x2C 0x2F 0x6700 0x7600 0x8000
			0x00 0x33 0x24 0x27 0x2C 0x2F 0x6a00 0x7500 0x8000
			0x00 0x34 0x20 0x23 0x2C 0x2F 0x6e00 0x7500 0x8000
			0x00 0x35 0x1C 0x1F 0x2C 0x2F 0x7180 0x7400 0x8000
			0x00 0x36 0x18 0x1B 0x2C 0x2F 0x7580 0x7300 0x8000
			0x00 0x37 0x14 0x17 0x2C 0x2F 0x7b00 0x7080 0x8000
			0x00 0x38 0x10 0x13 0x2C 0x2F 0x8000 0x7080 0x7f00
			0x00 0x39 0x0C 0x0F 0x2C 0x2F 0x8000 0x6b00 0x7a00
			0x00 0x3A 0x08 0x0B 0x2C 0x2F 0x8000 0x6500 0x7400
			0x00 0x3B 0x04 0x07 0x2C 0x2F 0x8000 0x6000 0x6d00
			0x00 0x3C 0x00 0x03 0x2C 0x2F 0x8000 0x5a00 0x6800
			0x00 0x3D 0x38 0x3F 0x28 0x2B 0x6000 0x7c00 0x8000
			0x00 0x3E 0x34 0x37 0x28 0x2B 0x6200 0x7b00 0x8000
			0x00 0x3F 0x30 0x33 0x28 0x2B 0x6600 0x7b00 0x8000
			0x00 0x40 0x2C 0x2F 0x28 0x2B 0x6900 0x7c00 0x8000
			0x00 0x41 0x28 0x2B 0x28 0x2B 0x6b80 0x7900 0x8000
			0x00 0x42 0x24 0x27 0x28 0x2B 0x6e00 0x7900 0x8000
			0x00 0x43 0x20 0x23 0x28 0x2B 0x7100 0x7780 0x8000
			0x00 0x44 0x1C 0x1F 0x28 0x2B 0x7500 0x7700 0x8000
			0x00 0x45 0x18 0x1B 0x28 0x2B 0x7a00 0x7600 0x8000
			0x00 0x46 0x14 0x17 0x28 0x2B 0x8000 0x7500 0x8000
			0x00 0x47 0x10 0x13 0x28 0x2B 0x8000 0x7000 0x7c00
			0x00 0x48 0x0C 0x0F 0x28 0x2B 0x8000 0x6b00 0x7800
			0x00 0x49 0x08 0x0B 0x28 0x2B 0x8000 0x6600 0x7200
			0x00 0x4A 0x04 0x07 0x28 0x2B 0x8000 0x6000 0x6c00
			0x00 0x4B 0x00 0x03 0x28 0x2B 0x8000 0x5900 0x6500
			0x00 0x4C 0x38 0x3F 0x24 0x27 0x6200 0x8000 0x8000
			0x00 0x4D 0x34 0x37 0x24 0x27 0x6500 0x7f00 0x8000
			0x00 0x4E 0x30 0x33 0x24 0x27 0x6800 0x7f00 0x8000
			0x00 0x4F 0x2C 0x2F 0x24 0x27 0x6b00 0x7e00 0x8000
			0x00 0x50 0x28 0x2B 0x24 0x27 0x6e00 0x7c80 0x8000
			0x00 0x51 0x24 0x27 0x24 0x27 0x7200 0x7d00 0x8000
			0x00 0x52 0x20 0x23 0x24 0x27 0x7500 0x7a00 0x8000
			0x00 0x53 0x1C 0x1F 0x24 0x27 0x7900 0x7a00 0x8000
			0x00 0x54 0x18 0x1B 0x24 0x27 0x7e00 0x7a00 0x8000
			0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x7300 0x7c00
			0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x6e00 0x7800
			0x00 0x57 0x0C 0x0F 0x24 0x27 0x8000 0x6900 0x7300
			0x00 0x58 0x08 0x0B 0x24 0x27 0x8000 0x6400 0x6d00
			0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x5e00 0x6800
			0x00 0x5A 0x00 0x03 0x24 0x27 0x8000 0x5900 0x6300
			0x00 0x5B 0x38 0x3F 0x20 0x23 0x6200 0x8000 0x7d00
			0x00 0x5C 0x34 0x37 0x20 0x23 0x6600 0x8000 0x7e00
			0x00 0x5D 0x30 0x33 0x20 0x23 0x6a00 0x8000 0x7f00
			0x00 0x5E 0x2C 0x2F 0x20 0x23 0x6d00 0x8000 0x7f00
			0x00 0x5F 0x28 0x2B 0x20 0x23 0x7100 0x8000 0x8000
			0x00 0x60 0x24 0x27 0x20 0x23 0x7400 0x7f00 0x8000
			0x00 0x61 0x20 0x23 0x20 0x23 0x7700 0x7e80 0x8000
			0x00 0x62 0x1C 0x1F 0x20 0x23 0x7b00 0x7d00 0x8000
			0x00 0x63 0x18 0x1B 0x20 0x23 0x7f00 0x7c00 0x8000
			0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x7500 0x7b00
			0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x7000 0x7600
			0x00 0x66 0x0C 0x0F 0x20 0x23 0x8000 0x6a00 0x7100
			0x00 0x67 0x08 0x0B 0x20 0x23 0x8000 0x6400 0x6b00
			0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x5e00 0x6600
			0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x5800 0x6000
			0x00 0x6A 0x38 0x3F 0x1C 0x1F 0x6300 0x8000 0x7a00
			0x00 0x6B 0x34 0x37 0x1C 0x1F 0x6600 0x8000 0x7b00
			0x00 0x6C 0x30 0x33 0x1C 0x1F 0x6a00 0x8000 0x7c00
			0x00 0x6D 0x2C 0x2F 0x1C 0x1F 0x6e00 0x8000 0x7d00
			0x00 0x6E 0x28 0x2B 0x1C 0x1F 0x7200 0x8000 0x7e00
			0x00 0x6F 0x24 0x27 0x1C 0x1F 0x7600 0x8000 0x7e00
			0x00 0x70 0x20 0x23 0x1C 0x1F 0x7a00 0x8000 0x7f00
			0x00 0x71 0x18 0x1B 0x1C 0x1F 0x8000 0x7c00 0x7c00
			0x00 0x72 0x14 0x17 0x1C 0x1F 0x8000 0x7400 0x7780
			0x00 0x73 0x10 0x13 0x1C 0x1F 0x8000 0x6f00 0x7300
			0x00 0x74 0x0C 0x0F 0x1C 0x1F 0x8000 0x6900 0x6e00
			0x00 0x75 0x08 0x0B 0x1C 0x1F 0x8000 0x6300 0x6800
			0x00 0x76 0x04 0x07 0x1C 0x1F 0x8000 0x5d00 0x6280
			0x00 0x77 0x00 0x03 0x1C 0x1F 0x8000 0x5800 0x5d00
			0x00 0x78 0x38 0x3F 0x18 0x1B 0x6300 0x8000 0x7800
			0x00 0x79 0x34 0x37 0x18 0x1B 0x6700 0x8000 0x7900
			0x00 0x7A 0x30 0x33 0x18 0x1B 0x6a00 0x8000 0x7900
			0x00 0x7B 0x2C 0x2F 0x18 0x1B 0x6e00 0x8000 0x7b00
			0x00 0x7C 0x28 0x2B 0x18 0x1B 0x7180 0x8000 0x7c00
			0x00 0x7D 0x24 0x27 0x18 0x1B 0x7500 0x8000 0x7b00
			0x00 0x7E 0x20 0x23 0x18 0x1B 0x7a00 0x8000 0x7c80
			0x00 0x7F 0x1C 0x1F 0x18 0x1B 0x8000 0x8000 0x7e00
			0x00 0x80 0x18 0x1B 0x18 0x1B 0x8000 0x7a00 0x7900
			0x00 0x81 0x14 0x17 0x18 0x1B 0x8000 0x7400 0x7500
			0x00 0x82 0x10 0x13 0x18 0x1B 0x8000 0x6e00 0x6f00
			0x00 0x83 0x0C 0x0F 0x18 0x1B 0x8000 0x6900 0x6b00
			0x00 0x84 0x08 0x0B 0x18 0x1B 0x8000 0x6200 0x6500
			0x00 0x85 0x04 0x07 0x18 0x1B 0x8000 0x5d00 0x6000
			0x00 0x86 0x00 0x03 0x18 0x1B 0x8000 0x5700 0x5b00
			0x00 0x87 0x38 0x3F 0x14 0x17 0x6300 0x8000 0x7580
			0x00 0x88 0x34 0x37 0x14 0x17 0x6700 0x8000 0x7680
			0x00 0x89 0x30 0x33 0x14 0x17 0x6a00 0x8000 0x7780
			0x00 0x8A 0x2C 0x2F 0x14 0x17 0x6d00 0x8000 0x7800
			0x00 0x8B 0x28 0x2B 0x14 0x17 0x7100 0x8000 0x7800
			0x00 0x8C 0x24 0x27 0x14 0x17 0x7500 0x8000 0x7980
			0x00 0x8D 0x20 0x23 0x14 0x17 0x7a00 0x8000 0x7a00
			0x00 0x8E 0x1C 0x1F 0x14 0x17 0x7f00 0x8000 0x7a80
			0x00 0x8F 0x18 0x1B 0x14 0x17 0x8000 0x7b00 0x7700
			0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x7300 0x7100
			0x00 0x91 0x10 0x13 0x14 0x17 0x8000 0x6d00 0x6d00
			0x00 0x92 0x0C 0x0F 0x14 0x17 0x8000 0x6800 0x6900
			0x00 0x93 0x08 0x0B 0x14 0x17 0x8000 0x6200 0x6300
			0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x5c00 0x5d00
			0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x5600 0x5900
			0x00 0x96 0x38 0x3F 0x10 0x13 0x6300 0x8000 0x7300
			0x00 0x97 0x34 0x37 0x10 0x13 0x6600 0x8000 0x7400
			0x00 0x98 0x30 0x33 0x10 0x13 0x6a00 0x8000 0x7500
			0x00 0x99 0x2C 0x2F 0x10 0x13 0x6e00 0x8000 0x7600
			0x00 0x9A 0x28 0x2B 0x10 0x13 0x7100 0x8000 0x7600
			0x00 0x9B 0x24 0x27 0x10 0x13 0x7500 0x8000 0x7700
			0x00 0x9C 0x20 0x23 0x10 0x13 0x7980 0x8000 0x7800
			0x00 0x9D 0x1C 0x1F 0x10 0x13 0x7f00 0x8000 0x7800
			0x00 0x9E 0x18 0x1B 0x10 0x13 0x8000 0x7b00 0x7500
			0x00 0x9F 0x14 0x17 0x10 0x13 0x8000 0x7300 0x6f00
			0x00 0xA0 0x10 0x13 0x10 0x13 0x8000 0x6d00 0x6b00
			0x00 0xA1 0x0C 0x0F 0x10 0x13 0x8000 0x6800 0x6600
			0x00 0xA2 0x08 0x0B 0x10 0x13 0x8000 0x6200 0x6000
			0x00 0xA3 0x04 0x07 0x10 0x13 0x8000 0x5b00 0x5b00
			0x00 0xA4 0x00 0x03 0x10 0x13 0x8000 0x5600 0x5700
			0x00 0xA5 0x38 0x3F 0x0C 0x0F 0x6200 0x8000 0x7000
			0x00 0xA6 0x34 0x37 0x0C 0x0F 0x6700 0x8000 0x7100
			0x00 0xA7 0x30 0x33 0x0C 0x0F 0x6a00 0x8000 0x7200
			0x00 0xA8 0x2C 0x2F 0x0C 0x0F 0x6d00 0x8000 0x7300
			0x00 0xA9 0x28 0x2B 0x0C 0x0F 0x7100 0x8000 0x7400
			0x00 0xAA 0x24 0x27 0x0C 0x0F 0x7500 0x8000 0x7480
			0x00 0xAB 0x20 0x23 0x0C 0x0F 0x7900 0x8000 0x7500
			0x00 0xAC 0x1C 0x1F 0x0C 0x0F 0x7f00 0x8000 0x7600
			0x00 0xAD 0x18 0x1B 0x0C 0x0F 0x8000 0x7b00 0x7200
			0x00 0xAE 0x14 0x17 0x0C 0x0F 0x8000 0x7300 0x6d00
			0x00 0xAF 0x10 0x13 0x0C 0x0F 0x8000 0x6d00 0x6800
			0x00 0xB0 0x0C 0x0F 0x0C 0x0F 0x8000 0x6800 0x6400
			0x00 0xB1 0x08 0x0B 0x0C 0x0F 0x8000 0x6100 0x5d00
			0x00 0xB2 0x04 0x07 0x0C 0x0F 0x8000 0x5b00 0x5900
			0x00 0xB3 0x00 0x03 0x0C 0x0F 0x8000 0x5600 0x5480
			0x00 0xB4 0x38 0x3F 0x08 0x0B 0x6200 0x8000 0x6e00
			0x00 0xB5 0x34 0x37 0x08 0x0B 0x6600 0x8000 0x6e00
			0x00 0xB6 0x30 0x33 0x08 0x0B 0x6900 0x8000 0x6f00
			0x00 0xB7 0x2C 0x2F 0x08 0x0B 0x6d00 0x8000 0x7000
			0x00 0xB8 0x28 0x2B 0x08 0x0B 0x7100 0x8000 0x7200
			0x00 0xB9 0x24 0x27 0x08 0x0B 0x7500 0x8000 0x7200
			0x00 0xBA 0x20 0x23 0x08 0x0B 0x7a00 0x8000 0x7200
			0x00 0xBB 0x1C 0x1F 0x08 0x0B 0x7f00 0x8000 0x7300
			0x00 0xBC 0x18 0x1B 0x08 0x0B 0x8000 0x7b00 0x7000
			0x00 0xBD 0x14 0x17 0x08 0x0B 0x8000 0x7200 0x6a00
			0x00 0xBE 0x10 0x13 0x08 0x0B 0x8000 0x6c00 0x6500
			0x00 0xBF 0x0C 0x0F 0x08 0x0B 0x8000 0x6600 0x6000
			0x00 0xC0 0x08 0x0B 0x08 0x0B 0x8000 0x6000 0x5b00
			0x00 0xC1 0x04 0x07 0x08 0x0B 0x8000 0x5b00 0x5700
			0x00 0xC2 0x00 0x03 0x08 0x0B 0x8000 0x5500 0x5100
			0x00 0xC3 0x38 0x3F 0x04 0x07 0x6200 0x8000 0x6b00
			0x00 0xC4 0x34 0x37 0x04 0x07 0x6500 0x8000 0x6c00
			0x00 0xC5 0x30 0x33 0x04 0x07 0x6800 0x8000 0x6d80
			0x00 0xC6 0x2C 0x2F 0x04 0x07 0x6c00 0x8000 0x6e00
			0x00 0xC7 0x28 0x2B 0x04 0x07 0x7000 0x8000 0x6e00
			0x00 0xC8 0x24 0x27 0x04 0x07 0x7400 0x8000 0x6f00
			0x00 0xC9 0x20 0x23 0x04 0x07 0x7800 0x8000 0x7000
			0x00 0xCA 0x1C 0x1F 0x04 0x07 0x7e00 0x8000 0x7000
			0x00 0xCB 0x18 0x1B 0x04 0x07 0x8000 0x7a80 0x6b80
			0x00 0xCC 0x14 0x17 0x04 0x07 0x8000 0x7400 0x6780
			0x00 0xCD 0x10 0x13 0x04 0x07 0x8000 0x6e00 0x6380
			0x00 0xCE 0x0C 0x0F 0x04 0x07 0x8000 0x6700 0x5e00
			0x00 0xCF 0x08 0x0B 0x04 0x07 0x8000 0x6180 0x5980
			0x00 0xD0 0x04 0x07 0x04 0x07 0x8000 0x5b00 0x5500
			0x00 0xD1 0x00 0x03 0x04 0x07 0x8000 0x5500 0x5100
			0x00 0xD2 0x38 0x3F 0x00 0x03 0x6100 0x8000 0x6900
			0x00 0xD3 0x34 0x37 0x00 0x03 0x6400 0x8000 0x6a00
			0x00 0xD4 0x30 0x33 0x00 0x03 0x6800 0x8000 0x6b00
			0x00 0xD5 0x2C 0x2F 0x00 0x03 0x6c00 0x8000 0x6b80
			0x00 0xD6 0x28 0x2B 0x00 0x03 0x6f00 0x8000 0x6c00
			0x00 0xD7 0x24 0x27 0x00 0x03 0x7300 0x8000 0x6d00
			0x00 0xD8 0x20 0x23 0x00 0x03 0x7900 0x8000 0x6d00
			0x00 0xD9 0x1C 0x1F 0x00 0x03 0x7f00 0x8000 0x6e00
			0x00 0xDA 0x18 0x1B 0x00 0x03 0x8000 0x7b00 0x6a80
			0x00 0xDB 0x14 0x17 0x00 0x03 0x8000 0x7400 0x6580
			0x00 0xDC 0x10 0x13 0x00 0x03 0x8000 0x6d00 0x6180
			0x00 0xDD 0x0C 0x0F 0x00 0x03 0x8000 0x6900 0x5e00
			0x00 0xDE 0x08 0x0B 0x00 0x03 0x8000 0x6200 0x5800
			0x00 0xDF 0x04 0x07 0x00 0x03 0x8000 0x5a00 0x5200
			0x00 0xE0 0x00 0x03 0x00 0x03 0x8000 0x5400 0x4d00
			0xFF 0x00 0x00 0x3B 0x00 0x3B 0x8000 0x8000 0x8000>;

		somc,change-fps-command = [15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 FF 00];
		somc,change-fps-default = <0x8E>;
		somc,display-clock = <11000000>;
		somc,driver-ic-vbp = <2>;
		somc,driver-ic-vfp = <6>;
		somc,change-fps-cmds-num = <1>;
		somc,change-fps-payload-num = <1>;
		somc,change-fps-suspend-resume-mode;
	};

	dsi_default_gpio_0: somc,novatek_default_panel_0 {
		qcom,mdss-dsi-panel-name = "default novatek 720p cmd 0";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <720>;
		qcom,mdss-dsi-panel-height = <1280>;
		qcom,mdss-dsi-h-front-porch = <36>;
		qcom,mdss-dsi-h-back-porch = <8>;
		qcom,mdss-dsi-h-pulse-width = <8>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <251>;
		qcom,mdss-dsi-v-pulse-width = <5>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0x0>;
		qcom,mdss-dsi-border-color = <0>;
		somc,mdss-dsi-early-init-command = [15 01 00 00 00 00 02 FF EE
				15 01 00 00 01 00 02 26 08
				15 01 00 00 00 00 02 26 00
				15 01 00 00 0A 00 02 FF 00];
		somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 BA 03
				15 01 00 00 00 00 02 C2 08
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 A2 00
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF EE
				15 01 00 00 00 00 02 12 50
				15 01 00 00 00 00 02 13 02
				15 01 00 00 00 00 02 6A 60
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF 00
				05 01 00 00 64 00 01 11
				15 01 00 00 00 00 02 35 00];
		qcom,mdss-dsi-on-command = [05 01 00 00 00 00 01 29];
		qcom,mdss-dsi-off-command = [05 01 00 00 00 00 01 28
				05 01 00 00 64 00 01 10];
		qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

		qcom,mdss-dsi-h-sync-pulse = <1>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-wr-mem-start = <0x2c>;
		qcom,mdss-dsi-wr-mem-continue = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 20 14 03 04 00];
		qcom,mdss-dsi-lp11-init;
		qcom,mdss-dsi-t-clk-post = <0x11>;
		qcom,mdss-dsi-t-clk-pre = <0x1A>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <255>;
		qcom,mdss-brightness-max-level = <255>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-pan-enable-dynamic-fps;
		qcom,mdss-dsi-pan-fps-update = "dfps_suspend_resume_mode";
		qcom,cont-splash-enabled;
		qcom,mdss-dsi-tx-eot-append;

		somc,driver-ic = <0>;
		somc,dric-gpio = <&msmgpio 26 0>;
		somc,touch-reset-gpio = <&msmgpio 85 0>;
		somc,mul-channel-scaling = <3>;
		somc,mdss-phy-size-mm = <56 100>;
		somc,mdss-dsi-lane-config = [00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 02 00 00 00 00 00 01 97];
		somc,mdss-dsi-disp-on-in-hs = <1>;
		somc,lcd-id = <0>;
		somc,lcd-id-adc = <0 0x7fffffff>;
		somc,disp-en-on-post = <20>;
		somc,pw-on-rst-seq = <0 1>, <1 20>;
		somc,disp-en-off-post = <0>;
		somc,pw-off-rst-b-seq = <0 10>;
		somc,pw-down-period = <200>;
		somc,change-fps-command = [15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 FF 00];
		somc,change-fps-default = <0x8E>;
		somc,display-clock = <11000000>;
		somc,driver-ic-vbp = <2>;
		somc,driver-ic-vfp = <6>;
		somc,change-fps-cmds-num = <1>;
		somc,change-fps-payload-num = <1>;
		somc,change-fps-suspend-resume-mode;
	};

	dsi_default_gpio_1: somc,novatek_default_panel_1 {
		qcom,mdss-dsi-panel-name = "default novatek 720p cmd 1";
		qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
		qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
		qcom,mdss-dsi-panel-destination = "display_1";
		qcom,mdss-dsi-panel-framerate = <60>;
		qcom,mdss-dsi-virtual-channel-id = <0>;
		qcom,mdss-dsi-stream = <0>;
		qcom,mdss-dsi-panel-width = <720>;
		qcom,mdss-dsi-panel-height = <1280>;
		qcom,mdss-dsi-h-front-porch = <36>;
		qcom,mdss-dsi-h-back-porch = <8>;
		qcom,mdss-dsi-h-pulse-width = <8>;
		qcom,mdss-dsi-h-sync-skew = <0>;
		qcom,mdss-dsi-v-back-porch = <4>;
		qcom,mdss-dsi-v-front-porch = <251>;
		qcom,mdss-dsi-v-pulse-width = <5>;
		qcom,mdss-dsi-h-left-border = <0>;
		qcom,mdss-dsi-h-right-border = <0>;
		qcom,mdss-dsi-v-top-border = <0>;
		qcom,mdss-dsi-v-bottom-border = <0>;
		qcom,mdss-dsi-bpp = <24>;
		qcom,mdss-dsi-underflow-color = <0x0>;
		qcom,mdss-dsi-border-color = <0>;
		somc,mdss-dsi-early-init-command = [15 01 00 00 00 00 02 FF EE
				15 01 00 00 01 00 02 26 08
				15 01 00 00 00 00 02 26 00
				15 01 00 00 0A 00 02 FF 00];
		somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 BA 03
				15 01 00 00 00 00 02 C2 08
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 A2 00
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF EE
				15 01 00 00 00 00 02 12 50
				15 01 00 00 00 00 02 13 02
				15 01 00 00 00 00 02 6A 60
				15 01 00 00 00 00 02 FB 01
				15 01 00 00 00 00 02 FF 00
				05 01 00 00 64 00 01 11
				15 01 00 00 00 00 02 35 00];
		qcom,mdss-dsi-on-command = [05 01 00 00 00 00 01 29];
		qcom,mdss-dsi-off-command = [05 01 00 00 00 00 01 28
				05 01 00 00 64 00 01 10];
		qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
		qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

		qcom,mdss-dsi-h-sync-pulse = <1>;
		qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
		qcom,mdss-dsi-bllp-eof-power-mode;
		qcom,mdss-dsi-bllp-power-mode;
		qcom,mdss-dsi-lane-0-state;
		qcom,mdss-dsi-lane-1-state;
		qcom,mdss-dsi-lane-2-state;
		qcom,mdss-dsi-lane-3-state;
		qcom,mdss-dsi-te-pin-select = <1>;
		qcom,mdss-dsi-wr-mem-start = <0x2c>;
		qcom,mdss-dsi-wr-mem-continue = <0x3c>;
		qcom,mdss-dsi-te-dcs-command = <1>;
		qcom,mdss-dsi-te-check-enable;
		qcom,mdss-dsi-te-using-te-pin;
		qcom,mdss-dsi-panel-timings = [7A 1A 12 00 3E 42 16 20 14 03 04 00];
		qcom,mdss-dsi-lp11-init;
		qcom,mdss-dsi-t-clk-post = <0x11>;
		qcom,mdss-dsi-t-clk-pre = <0x1A>;
		qcom,mdss-dsi-bl-min-level = <1>;
		qcom,mdss-dsi-bl-max-level = <255>;
		qcom,mdss-brightness-max-level = <255>;
		qcom,mdss-dsi-dma-trigger = "trigger_sw";
		qcom,mdss-dsi-mdp-trigger = "none";
		qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
		qcom,mdss-dsi-pan-enable-dynamic-fps;
		qcom,mdss-dsi-pan-fps-update = "dfps_suspend_resume_mode";
		qcom,cont-splash-enabled;
		qcom,mdss-dsi-tx-eot-append;

		somc,driver-ic = <1>;
		somc,dric-gpio = <&msmgpio 26 0>;
		somc,touch-reset-gpio = <&msmgpio 85 0>;
		somc,mul-channel-scaling = <3>;
		somc,mdss-phy-size-mm = <56 100>;
		somc,mdss-dsi-lane-config = [00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 c2 ef 00 00 00 00 01 ff
				00 02 00 00 00 00 00 01 97];
		somc,mdss-dsi-disp-on-in-hs = <1>;
		somc,lcd-id = <1>;
		somc,lcd-id-adc = <0 0x7fffffff>;
		somc,disp-en-on-post = <20>;
		somc,pw-on-rst-seq = <0 1>, <1 20>;
		somc,disp-en-off-post = <0>;
		somc,pw-off-rst-b-seq = <0 10>;
		somc,pw-down-period = <200>;
		somc,change-fps-command = [15 01 00 00 00 00 02 FF 05
				15 01 00 00 00 00 02 02 8E
				15 01 00 00 00 00 02 FF 00];
		somc,change-fps-default = <0x8E>;
		somc,display-clock = <11000000>;
		somc,driver-ic-vbp = <2>;
		somc,driver-ic-vfp = <6>;
		somc,change-fps-cmds-num = <1>;
		somc,change-fps-payload-num = <1>;
		somc,change-fps-suspend-resume-mode;
	};
};

/* end of dsi-panel-aries.dtsi */

/* arch/arm/boot/dts/msm8974pro-ac-shinano_aries.dts
 *
 * Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 * Copyright (C) 2014 Sony Mobile Communications AB.
 *
 * Author: Kouhei Fujiya <Kouhei.X.Fujiya@sonymobile.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

/include/ "msm8974pro-ac-pm8941.dtsi"
/include/ "msm8974-mtp.dtsi"
/include/ "msm8974pro-ac-shinano_common.dtsi"
/include/ "msm8974pro-ac-shinano_aries_common.dtsi"
/include/ "msm8974pro-ac-shinano_aries.dtsi"
/include/ "dsi-panel-aries.dtsi"

/ {
	model = "SoMC Aries ROW";
	compatible = "somc,aries-row", "qcom,msm8974";
	qcom,board-id = <8 0>;
	qcom,msm-id = <194 0x10000>,
		      <209 0x10000>,
		      <210 0x10000>,
		      <212 0x10000>,
		      <213 0x10000>,
		      <215 0x10000>,
		      <216 0x10000>,
		      <218 0x10000>;
};
/* end of arch/arm/boot/dts/msm8974pro-ac-shinano_aries.dts */
