============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Mon Jul 18 21:04:36 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-5007 WARNING: identifier 'data_down' is used before its declaration in ../../../rtl/SDR_Pad.v(1177)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/sample_down.v
HDL-5007 WARNING: literal value 'd10 truncated to fit in 3 bits in ../../../rtl/sample_down.v(16)
RUN-1001 : Project manager successfully analyzed 78 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  2.510408s wall, 2.375000s user + 0.140625s system = 2.515625s CPU (100.2%)

RUN-1004 : used memory is 344 MB, reserved memory is 325 MB, peak memory is 352 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "ledwater/light_clk" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net ledwater/light_clk as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 484 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net ledwater/light_clk to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13231 instances
RUN-0007 : 8453 luts, 3476 seqs, 758 mslices, 396 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15877 nets
RUN-1001 : 9365 nets have 2 pins
RUN-1001 : 4967 nets have [3 - 5] pins
RUN-1001 : 853 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 337 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     392     
RUN-1001 :   No   |  No   |  Yes  |     990     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1058     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  87   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13224 instances, 8453 luts, 3476 seqs, 1154 slices, 197 macros(1154 instances: 758 mslices 396 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1560 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65976, tnet num: 15573, tinst num: 13224, tnode num: 78044, tedge num: 109224.
TMR-2508 : Levelizing timing graph completed, there are 235 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.350234s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 497 MB, reserved memory is 483 MB, peak memory is 497 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.168137s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.47377e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13224.
PHY-3001 : Level 1 #clusters 2032.
PHY-3001 : End clustering;  0.165525s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (151.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.3191e+06, overlap = 470.5
PHY-3002 : Step(2): len = 1.12338e+06, overlap = 504.969
PHY-3002 : Step(3): len = 810146, overlap = 610.312
PHY-3002 : Step(4): len = 714637, overlap = 684.125
PHY-3002 : Step(5): len = 573341, overlap = 749.594
PHY-3002 : Step(6): len = 500494, overlap = 821.719
PHY-3002 : Step(7): len = 405450, overlap = 880.688
PHY-3002 : Step(8): len = 352758, overlap = 946.906
PHY-3002 : Step(9): len = 304615, overlap = 1019
PHY-3002 : Step(10): len = 271004, overlap = 1062.12
PHY-3002 : Step(11): len = 240694, overlap = 1099.66
PHY-3002 : Step(12): len = 219282, overlap = 1123.69
PHY-3002 : Step(13): len = 194214, overlap = 1158.59
PHY-3002 : Step(14): len = 175140, overlap = 1202.31
PHY-3002 : Step(15): len = 162097, overlap = 1234.44
PHY-3002 : Step(16): len = 142820, overlap = 1268.84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47629e-06
PHY-3002 : Step(17): len = 146839, overlap = 1243
PHY-3002 : Step(18): len = 185147, overlap = 1175.94
PHY-3002 : Step(19): len = 193402, overlap = 1084.84
PHY-3002 : Step(20): len = 204112, overlap = 1063.59
PHY-3002 : Step(21): len = 203152, overlap = 1031.41
PHY-3002 : Step(22): len = 203085, overlap = 1035.88
PHY-3002 : Step(23): len = 197635, overlap = 1028.88
PHY-3002 : Step(24): len = 197806, overlap = 1018.12
PHY-3002 : Step(25): len = 197407, overlap = 1009
PHY-3002 : Step(26): len = 197517, overlap = 1015.16
PHY-3002 : Step(27): len = 196210, overlap = 1004.12
PHY-3002 : Step(28): len = 196047, overlap = 1007.53
PHY-3002 : Step(29): len = 196082, overlap = 1007.06
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95258e-06
PHY-3002 : Step(30): len = 211214, overlap = 1019.81
PHY-3002 : Step(31): len = 232983, overlap = 993.344
PHY-3002 : Step(32): len = 240224, overlap = 953.781
PHY-3002 : Step(33): len = 242643, overlap = 948.5
PHY-3002 : Step(34): len = 241075, overlap = 951.125
PHY-3002 : Step(35): len = 239866, overlap = 940.75
PHY-3002 : Step(36): len = 238856, overlap = 927.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.90516e-06
PHY-3002 : Step(37): len = 262430, overlap = 886.875
PHY-3002 : Step(38): len = 282498, overlap = 869.531
PHY-3002 : Step(39): len = 290269, overlap = 805.25
PHY-3002 : Step(40): len = 292120, overlap = 778.656
PHY-3002 : Step(41): len = 289855, overlap = 770.75
PHY-3002 : Step(42): len = 288705, overlap = 790.344
PHY-3002 : Step(43): len = 286602, overlap = 798.031
PHY-3002 : Step(44): len = 286403, overlap = 784.469
PHY-3002 : Step(45): len = 285067, overlap = 776.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.18103e-05
PHY-3002 : Step(46): len = 312305, overlap = 727.5
PHY-3002 : Step(47): len = 334153, overlap = 695.75
PHY-3002 : Step(48): len = 344333, overlap = 672.594
PHY-3002 : Step(49): len = 346962, overlap = 656.906
PHY-3002 : Step(50): len = 344139, overlap = 660.875
PHY-3002 : Step(51): len = 341138, overlap = 654.719
PHY-3002 : Step(52): len = 339255, overlap = 655.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.36206e-05
PHY-3002 : Step(53): len = 371052, overlap = 612.031
PHY-3002 : Step(54): len = 394071, overlap = 562
PHY-3002 : Step(55): len = 405626, overlap = 522.469
PHY-3002 : Step(56): len = 409813, overlap = 492.688
PHY-3002 : Step(57): len = 408327, overlap = 477.844
PHY-3002 : Step(58): len = 406645, overlap = 479.094
PHY-3002 : Step(59): len = 403481, overlap = 461.125
PHY-3002 : Step(60): len = 402673, overlap = 455.719
PHY-3002 : Step(61): len = 402760, overlap = 457.594
PHY-3002 : Step(62): len = 402719, overlap = 451.594
PHY-3002 : Step(63): len = 401214, overlap = 456.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.72412e-05
PHY-3002 : Step(64): len = 431927, overlap = 438.188
PHY-3002 : Step(65): len = 448071, overlap = 404.438
PHY-3002 : Step(66): len = 453745, overlap = 369.062
PHY-3002 : Step(67): len = 456973, overlap = 362.125
PHY-3002 : Step(68): len = 458325, overlap = 342.594
PHY-3002 : Step(69): len = 458270, overlap = 345.594
PHY-3002 : Step(70): len = 455958, overlap = 347.156
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.44825e-05
PHY-3002 : Step(71): len = 479211, overlap = 321.781
PHY-3002 : Step(72): len = 495340, overlap = 301.688
PHY-3002 : Step(73): len = 498632, overlap = 310.281
PHY-3002 : Step(74): len = 500848, overlap = 287.312
PHY-3002 : Step(75): len = 503695, overlap = 278.688
PHY-3002 : Step(76): len = 505309, overlap = 268.938
PHY-3002 : Step(77): len = 503843, overlap = 267.094
PHY-3002 : Step(78): len = 504639, overlap = 263.156
PHY-3002 : Step(79): len = 507512, overlap = 273.781
PHY-3002 : Step(80): len = 508568, overlap = 270.688
PHY-3002 : Step(81): len = 507037, overlap = 268
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000185495
PHY-3002 : Step(82): len = 524711, overlap = 251.719
PHY-3002 : Step(83): len = 538626, overlap = 234.031
PHY-3002 : Step(84): len = 541635, overlap = 231.219
PHY-3002 : Step(85): len = 544529, overlap = 219.469
PHY-3002 : Step(86): len = 548545, overlap = 208.781
PHY-3002 : Step(87): len = 552244, overlap = 202.562
PHY-3002 : Step(88): len = 552340, overlap = 214.844
PHY-3002 : Step(89): len = 553372, overlap = 217.688
PHY-3002 : Step(90): len = 554326, overlap = 223.188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000370989
PHY-3002 : Step(91): len = 565650, overlap = 212.25
PHY-3002 : Step(92): len = 574635, overlap = 203.625
PHY-3002 : Step(93): len = 578688, overlap = 187.438
PHY-3002 : Step(94): len = 582257, overlap = 188.281
PHY-3002 : Step(95): len = 585016, overlap = 184.438
PHY-3002 : Step(96): len = 587293, overlap = 169.5
PHY-3002 : Step(97): len = 588216, overlap = 165.312
PHY-3002 : Step(98): len = 589310, overlap = 175.344
PHY-3002 : Step(99): len = 590218, overlap = 163.812
PHY-3002 : Step(100): len = 591045, overlap = 173.125
PHY-3002 : Step(101): len = 591357, overlap = 162.875
PHY-3002 : Step(102): len = 590746, overlap = 169.938
PHY-3002 : Step(103): len = 590650, overlap = 172
PHY-3002 : Step(104): len = 589925, overlap = 167.094
PHY-3002 : Step(105): len = 588906, overlap = 171.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00073781
PHY-3002 : Step(106): len = 595798, overlap = 168.438
PHY-3002 : Step(107): len = 600111, overlap = 171.719
PHY-3002 : Step(108): len = 602294, overlap = 172.156
PHY-3002 : Step(109): len = 603479, overlap = 173.438
PHY-3002 : Step(110): len = 604369, overlap = 167.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00141724
PHY-3002 : Step(111): len = 609633, overlap = 166.156
PHY-3002 : Step(112): len = 616862, overlap = 158.312
PHY-3002 : Step(113): len = 619214, overlap = 148
PHY-3002 : Step(114): len = 621414, overlap = 152.406
PHY-3002 : Step(115): len = 625365, overlap = 152.969
PHY-3002 : Step(116): len = 627438, overlap = 146.719
PHY-3002 : Step(117): len = 626709, overlap = 151.781
PHY-3002 : Step(118): len = 626499, overlap = 150.25
PHY-3002 : Step(119): len = 627778, overlap = 151.625
PHY-3002 : Step(120): len = 628830, overlap = 154.75
PHY-3002 : Step(121): len = 628516, overlap = 153.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0023756
PHY-3002 : Step(122): len = 630558, overlap = 150.625
PHY-3002 : Step(123): len = 631950, overlap = 148.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022710s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 887344, over cnt = 2046(5%), over = 11242, worst = 81
PHY-1001 : End global iterations;  0.953820s wall, 1.500000s user + 0.171875s system = 1.671875s CPU (175.3%)

PHY-1001 : Congestion index: top1 = 111.38, top5 = 79.72, top10 = 67.36, top15 = 59.93.
PHY-3001 : End congestion estimation;  1.213267s wall, 1.703125s user + 0.218750s system = 1.921875s CPU (158.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.943833s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000227878
PHY-3002 : Step(124): len = 774806, overlap = 74.4375
PHY-3002 : Step(125): len = 767277, overlap = 59.25
PHY-3002 : Step(126): len = 758090, overlap = 57.9375
PHY-3002 : Step(127): len = 754901, overlap = 53.7812
PHY-3002 : Step(128): len = 753686, overlap = 49.625
PHY-3002 : Step(129): len = 755829, overlap = 43.8438
PHY-3002 : Step(130): len = 757121, overlap = 33.9375
PHY-3002 : Step(131): len = 755656, overlap = 34.9375
PHY-3002 : Step(132): len = 753837, overlap = 31.7812
PHY-3002 : Step(133): len = 753041, overlap = 28.5312
PHY-3002 : Step(134): len = 750985, overlap = 24.25
PHY-3002 : Step(135): len = 749272, overlap = 26.75
PHY-3002 : Step(136): len = 746737, overlap = 29.2812
PHY-3002 : Step(137): len = 743837, overlap = 29.4688
PHY-3002 : Step(138): len = 743799, overlap = 35.9688
PHY-3002 : Step(139): len = 743894, overlap = 37.1875
PHY-3002 : Step(140): len = 743129, overlap = 35.2812
PHY-3002 : Step(141): len = 743172, overlap = 38.5625
PHY-3002 : Step(142): len = 743381, overlap = 41.125
PHY-3002 : Step(143): len = 744221, overlap = 39.2812
PHY-3002 : Step(144): len = 744245, overlap = 31.1875
PHY-3002 : Step(145): len = 743239, overlap = 33.375
PHY-3002 : Step(146): len = 742014, overlap = 29.1875
PHY-3002 : Step(147): len = 741576, overlap = 30.5
PHY-3002 : Step(148): len = 741427, overlap = 31
PHY-3002 : Step(149): len = 740566, overlap = 33.3438
PHY-3002 : Step(150): len = 738046, overlap = 37.5312
PHY-3002 : Step(151): len = 736177, overlap = 38.2812
PHY-3002 : Step(152): len = 735944, overlap = 44.2812
PHY-3002 : Step(153): len = 734774, overlap = 47.3125
PHY-3002 : Step(154): len = 732258, overlap = 50.25
PHY-3002 : Step(155): len = 729459, overlap = 62.0938
PHY-3002 : Step(156): len = 727805, overlap = 61.1562
PHY-3002 : Step(157): len = 725599, overlap = 63
PHY-3002 : Step(158): len = 723041, overlap = 65.375
PHY-3002 : Step(159): len = 720121, overlap = 69.2812
PHY-3002 : Step(160): len = 718809, overlap = 75.875
PHY-3002 : Step(161): len = 717285, overlap = 75.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000455756
PHY-3002 : Step(162): len = 726356, overlap = 70.25
PHY-3002 : Step(163): len = 730813, overlap = 68.4688
PHY-3002 : Step(164): len = 732644, overlap = 68.0938
PHY-3002 : Step(165): len = 735721, overlap = 67.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000847519
PHY-3002 : Step(166): len = 741541, overlap = 64.625
PHY-3002 : Step(167): len = 745427, overlap = 63.1562
PHY-3002 : Step(168): len = 749191, overlap = 59.9688
PHY-3002 : Step(169): len = 751188, overlap = 60.625
PHY-3002 : Step(170): len = 753722, overlap = 58.125
PHY-3002 : Step(171): len = 755767, overlap = 51.9375
PHY-3002 : Step(172): len = 757612, overlap = 42.375
PHY-3002 : Step(173): len = 757089, overlap = 46.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00167072
PHY-3002 : Step(174): len = 759858, overlap = 45.5938
PHY-3002 : Step(175): len = 761055, overlap = 45.4062
PHY-3002 : Step(176): len = 762820, overlap = 44.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/15877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 871456, over cnt = 2939(8%), over = 13744, worst = 56
PHY-1001 : End global iterations;  1.148265s wall, 2.140625s user + 0.062500s system = 2.203125s CPU (191.9%)

PHY-1001 : Congestion index: top1 = 96.27, top5 = 74.34, top10 = 65.07, top15 = 59.47.
PHY-3001 : End congestion estimation;  1.469629s wall, 2.453125s user + 0.062500s system = 2.515625s CPU (171.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.936984s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00022455
PHY-3002 : Step(177): len = 763250, overlap = 152.969
PHY-3002 : Step(178): len = 752054, overlap = 126.469
PHY-3002 : Step(179): len = 739015, overlap = 114.469
PHY-3002 : Step(180): len = 725098, overlap = 119.406
PHY-3002 : Step(181): len = 712846, overlap = 124.094
PHY-3002 : Step(182): len = 700966, overlap = 126.969
PHY-3002 : Step(183): len = 692608, overlap = 135.094
PHY-3002 : Step(184): len = 685755, overlap = 135.062
PHY-3002 : Step(185): len = 679938, overlap = 135
PHY-3002 : Step(186): len = 675706, overlap = 139.438
PHY-3002 : Step(187): len = 671660, overlap = 147.375
PHY-3002 : Step(188): len = 669790, overlap = 146.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000449101
PHY-3002 : Step(189): len = 681432, overlap = 123.719
PHY-3002 : Step(190): len = 694941, overlap = 115.062
PHY-3002 : Step(191): len = 699282, overlap = 104.5
PHY-3002 : Step(192): len = 700369, overlap = 93.1875
PHY-3002 : Step(193): len = 700162, overlap = 93.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000898202
PHY-3002 : Step(194): len = 707328, overlap = 87.625
PHY-3002 : Step(195): len = 713929, overlap = 82.6875
PHY-3002 : Step(196): len = 720485, overlap = 81.625
PHY-3002 : Step(197): len = 723147, overlap = 73.2188
PHY-3002 : Step(198): len = 724289, overlap = 72.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65976, tnet num: 15573, tinst num: 13224, tnode num: 78044, tedge num: 109224.
TMR-2508 : Levelizing timing graph completed, there are 235 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.583587s wall, 1.531250s user + 0.062500s system = 1.593750s CPU (100.6%)

RUN-1004 : used memory is 547 MB, reserved memory is 538 MB, peak memory is 644 MB
OPT-1001 : Total overflow 410.84 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 480/15877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 852952, over cnt = 3137(8%), over = 11939, worst = 35
PHY-1001 : End global iterations;  1.276504s wall, 2.109375s user + 0.281250s system = 2.390625s CPU (187.3%)

PHY-1001 : Congestion index: top1 = 87.84, top5 = 71.64, top10 = 63.37, top15 = 58.07.
PHY-1001 : End incremental global routing;  1.579863s wall, 2.421875s user + 0.281250s system = 2.703125s CPU (171.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.909962s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (99.6%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 84 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13101 has valid locations, 182 needs to be replaced
PHY-3001 : design contains 13381 instances, 8465 luts, 3621 seqs, 1154 slices, 197 macros(1154 instances: 758 mslices 396 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 737413
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13626/16034.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 861856, over cnt = 3185(9%), over = 11953, worst = 35
PHY-1001 : End global iterations;  0.245210s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (114.7%)

PHY-1001 : Congestion index: top1 = 88.06, top5 = 72.19, top10 = 63.92, top15 = 58.61.
PHY-3001 : End congestion estimation;  0.575331s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (105.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 66570, tnet num: 15730, tinst num: 13381, tnode num: 79017, tedge num: 110098.
TMR-2508 : Levelizing timing graph completed, there are 235 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.601557s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (100.5%)

RUN-1004 : used memory is 591 MB, reserved memory is 593 MB, peak memory is 653 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.775741s wall, 2.734375s user + 0.046875s system = 2.781250s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(199): len = 736817, overlap = 0.5
PHY-3002 : Step(200): len = 736482, overlap = 0.59375
PHY-3002 : Step(201): len = 736473, overlap = 0.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13742/16034.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 860984, over cnt = 3183(9%), over = 11969, worst = 35
PHY-1001 : End global iterations;  0.164920s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (113.7%)

PHY-1001 : Congestion index: top1 = 88.41, top5 = 72.23, top10 = 63.91, top15 = 58.62.
PHY-3001 : End congestion estimation;  0.435597s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (107.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.850038s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000634378
PHY-3002 : Step(202): len = 736459, overlap = 73.375
PHY-3002 : Step(203): len = 736600, overlap = 73.4375
PHY-3001 : Final: Len = 736600, Over = 73.4375
PHY-3001 : End incremental placement;  5.322935s wall, 5.609375s user + 0.281250s system = 5.890625s CPU (110.7%)

OPT-1001 : Total overflow 413.53 peak overflow 4.50
OPT-1001 : End high-fanout net optimization;  8.416078s wall, 9.703125s user + 0.593750s system = 10.296875s CPU (122.3%)

OPT-1001 : Current memory(MB): used = 653, reserve = 647, peak = 667.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13731/16034.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 862184, over cnt = 3181(9%), over = 11631, worst = 35
PHY-1002 : len = 917576, over cnt = 2288(6%), over = 6427, worst = 27
PHY-1002 : len = 961672, over cnt = 1319(3%), over = 3139, worst = 20
PHY-1002 : len = 989208, over cnt = 422(1%), over = 937, worst = 20
PHY-1002 : len = 1.00264e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.332481s wall, 2.984375s user + 0.015625s system = 3.000000s CPU (128.6%)

PHY-1001 : Congestion index: top1 = 69.35, top5 = 61.90, top10 = 57.45, top15 = 54.43.
OPT-1001 : End congestion update;  2.654598s wall, 3.296875s user + 0.015625s system = 3.312500s CPU (124.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15730 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.840233s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (100.4%)

OPT-0007 : Start: WNS -15858 TNS -46746 NUM_FEPS 10
OPT-0007 : Iter 1: improved WNS -15273 TNS -45576 NUM_FEPS 10 with 41 cells processed and 2085 slack improved
OPT-0007 : Iter 2: improved WNS -15273 TNS -45576 NUM_FEPS 10 with 52 cells processed and 700 slack improved
OPT-0007 : Iter 3: improved WNS -15273 TNS -45576 NUM_FEPS 10 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  3.535665s wall, 4.187500s user + 0.015625s system = 4.203125s CPU (118.9%)

OPT-1001 : Current memory(MB): used = 651, reserve = 645, peak = 667.
OPT-1001 : End physical optimization;  14.147175s wall, 16.234375s user + 0.671875s system = 16.906250s CPU (119.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8465 LUT to BLE ...
SYN-4008 : Packed 8465 LUT and 1467 SEQ to BLE.
SYN-4003 : Packing 2154 remaining SEQ's ...
SYN-4005 : Packed 1887 SEQ with LUT/SLICE
SYN-4006 : 5163 single LUT's are left
SYN-4006 : 267 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8732/10042 primitive instances ...
PHY-3001 : End packing;  1.267467s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.9%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6257 instances
RUN-1001 : 3054 mslices, 3055 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14828 nets
RUN-1001 : 7505 nets have 2 pins
RUN-1001 : 5421 nets have [3 - 5] pins
RUN-1001 : 1047 nets have [6 - 10] pins
RUN-1001 : 382 nets have [11 - 20] pins
RUN-1001 : 467 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6250 instances, 6109 slices, 197 macros(1154 instances: 758 mslices 396 lslices)
PHY-3001 : Cell area utilization is 68%
PHY-3001 : After packing: Len = 757775, Over = 208.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8454/14828.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 973096, over cnt = 2164(6%), over = 3379, worst = 7
PHY-1002 : len = 979384, over cnt = 1418(4%), over = 1965, worst = 7
PHY-1002 : len = 993496, over cnt = 606(1%), over = 784, worst = 7
PHY-1002 : len = 1.0019e+06, over cnt = 287(0%), over = 358, worst = 4
PHY-1002 : len = 1.01014e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.380326s wall, 3.187500s user + 0.109375s system = 3.296875s CPU (138.5%)

PHY-1001 : Congestion index: top1 = 71.40, top5 = 62.44, top10 = 57.73, top15 = 54.36.
PHY-3001 : End congestion estimation;  2.869472s wall, 3.687500s user + 0.109375s system = 3.796875s CPU (132.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 64947, tnet num: 14524, tinst num: 6250, tnode num: 74938, tedge num: 111546.
TMR-2508 : Levelizing timing graph completed, there are 233 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.967012s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (100.1%)

RUN-1004 : used memory is 600 MB, reserved memory is 595 MB, peak memory is 667 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.077154s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.23189e-05
PHY-3002 : Step(204): len = 740941, overlap = 209.25
PHY-3002 : Step(205): len = 731620, overlap = 223.75
PHY-3002 : Step(206): len = 726248, overlap = 228
PHY-3002 : Step(207): len = 721949, overlap = 242
PHY-3002 : Step(208): len = 718783, overlap = 242
PHY-3002 : Step(209): len = 714900, overlap = 249.5
PHY-3002 : Step(210): len = 710737, overlap = 252.75
PHY-3002 : Step(211): len = 707573, overlap = 262.75
PHY-3002 : Step(212): len = 704355, overlap = 264.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144638
PHY-3002 : Step(213): len = 718463, overlap = 241.25
PHY-3002 : Step(214): len = 730796, overlap = 217.25
PHY-3002 : Step(215): len = 735998, overlap = 207.25
PHY-3002 : Step(216): len = 739797, overlap = 190.25
PHY-3002 : Step(217): len = 740789, overlap = 184
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000289275
PHY-3002 : Step(218): len = 751912, overlap = 167.25
PHY-3002 : Step(219): len = 762716, overlap = 161.5
PHY-3002 : Step(220): len = 770767, overlap = 160.5
PHY-3002 : Step(221): len = 777469, overlap = 152.75
PHY-3002 : Step(222): len = 779240, overlap = 146.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.251914s wall, 0.968750s user + 1.984375s system = 2.953125s CPU (235.9%)

PHY-3001 : Trial Legalized: Len = 845018
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 506/14828.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00507e+06, over cnt = 3029(8%), over = 5489, worst = 9
PHY-1002 : len = 1.02906e+06, over cnt = 1981(5%), over = 3031, worst = 9
PHY-1002 : len = 1.05638e+06, over cnt = 828(2%), over = 1157, worst = 8
PHY-1002 : len = 1.07071e+06, over cnt = 400(1%), over = 525, worst = 8
PHY-1002 : len = 1.08382e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  3.429884s wall, 5.140625s user + 0.156250s system = 5.296875s CPU (154.4%)

PHY-1001 : Congestion index: top1 = 69.42, top5 = 63.82, top10 = 59.70, top15 = 56.86.
PHY-3001 : End congestion estimation;  3.935877s wall, 5.640625s user + 0.156250s system = 5.796875s CPU (147.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.010519s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214246
PHY-3002 : Step(223): len = 807717, overlap = 61.25
PHY-3002 : Step(224): len = 796479, overlap = 77.5
PHY-3002 : Step(225): len = 786816, overlap = 97
PHY-3002 : Step(226): len = 779704, overlap = 113.25
PHY-3002 : Step(227): len = 775373, overlap = 129.5
PHY-3002 : Step(228): len = 773783, overlap = 130.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000428492
PHY-3002 : Step(229): len = 784151, overlap = 120.5
PHY-3002 : Step(230): len = 789990, overlap = 116.75
PHY-3002 : Step(231): len = 794404, overlap = 111.25
PHY-3002 : Step(232): len = 799244, overlap = 109.75
PHY-3002 : Step(233): len = 804183, overlap = 115.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000856985
PHY-3002 : Step(234): len = 811452, overlap = 108.25
PHY-3002 : Step(235): len = 816046, overlap = 100
PHY-3002 : Step(236): len = 823074, overlap = 98.5
PHY-3002 : Step(237): len = 830592, overlap = 95.5
PHY-3002 : Step(238): len = 833931, overlap = 90.75
PHY-3002 : Step(239): len = 835205, overlap = 95.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023064s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.7%)

PHY-3001 : Legalized: Len = 849946, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.063167s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.9%)

PHY-3001 : 62 instances has been re-located, deltaX = 10, deltaY = 34, maxDist = 2.
PHY-3001 : Final: Len = 850620, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 64947, tnet num: 14524, tinst num: 6250, tnode num: 74938, tedge num: 111546.
TMR-2508 : Levelizing timing graph completed, there are 233 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.107556s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (99.3%)

RUN-1004 : used memory is 606 MB, reserved memory is 616 MB, peak memory is 691 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3059/14828.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02706e+06, over cnt = 2796(7%), over = 4757, worst = 7
PHY-1002 : len = 1.04605e+06, over cnt = 1754(4%), over = 2534, worst = 6
PHY-1002 : len = 1.06341e+06, over cnt = 809(2%), over = 1130, worst = 6
PHY-1002 : len = 1.07557e+06, over cnt = 376(1%), over = 500, worst = 5
PHY-1002 : len = 1.08486e+06, over cnt = 7(0%), over = 9, worst = 3
PHY-1001 : End global iterations;  3.131490s wall, 4.437500s user + 0.156250s system = 4.593750s CPU (146.7%)

PHY-1001 : Congestion index: top1 = 66.77, top5 = 60.82, top10 = 57.00, top15 = 54.17.
PHY-1001 : End incremental global routing;  3.533298s wall, 4.828125s user + 0.156250s system = 4.984375s CPU (141.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.964074s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (100.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 84 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6150 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 6256 instances, 6115 slices, 197 macros(1154 instances: 758 mslices 396 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 851791
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13547/14833.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08631e+06, over cnt = 44(0%), over = 51, worst = 3
PHY-1002 : len = 1.08635e+06, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 1.08653e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.08656e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.801346s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (103.3%)

PHY-1001 : Congestion index: top1 = 66.77, top5 = 60.82, top10 = 57.00, top15 = 54.17.
PHY-3001 : End congestion estimation;  1.253878s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65002, tnet num: 14529, tinst num: 6256, tnode num: 74999, tedge num: 111619.
TMR-2508 : Levelizing timing graph completed, there are 233 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.274011s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (99.6%)

RUN-1004 : used memory is 639 MB, reserved memory is 637 MB, peak memory is 702 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.304539s wall, 3.218750s user + 0.078125s system = 3.296875s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(240): len = 851072, overlap = 0
PHY-3002 : Step(241): len = 851137, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13539/14833.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08559e+06, over cnt = 19(0%), over = 22, worst = 2
PHY-1002 : len = 1.08567e+06, over cnt = 4(0%), over = 7, worst = 2
PHY-1002 : len = 1.08572e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.542735s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (106.5%)

PHY-1001 : Congestion index: top1 = 66.77, top5 = 60.82, top10 = 56.99, top15 = 54.17.
PHY-3001 : End congestion estimation;  0.965715s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (105.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.981677s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000303137
PHY-3002 : Step(242): len = 850964, overlap = 0.5
PHY-3002 : Step(243): len = 850964, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006308s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 851028, Over = 0
PHY-3001 : End spreading;  0.058981s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.0%)

PHY-3001 : Final: Len = 851028, Over = 0
PHY-3001 : End incremental placement;  7.173961s wall, 7.171875s user + 0.312500s system = 7.484375s CPU (104.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  12.299972s wall, 13.562500s user + 0.500000s system = 14.062500s CPU (114.3%)

OPT-1001 : Current memory(MB): used = 710, reserve = 712, peak = 713.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13538/14833.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08542e+06, over cnt = 16(0%), over = 25, worst = 5
PHY-1002 : len = 1.0855e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.08554e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.533595s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 66.77, top5 = 60.82, top10 = 56.99, top15 = 54.17.
OPT-1001 : End congestion update;  0.949879s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (106.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.793273s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.5%)

OPT-0007 : Start: WNS -14072 TNS -44233 NUM_FEPS 10
OPT-1001 : End path based optimization;  1.745097s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (103.9%)

OPT-1001 : Current memory(MB): used = 710, reserve = 712, peak = 713.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.792604s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13550/14833.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08554e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165028s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.1%)

PHY-1001 : Congestion index: top1 = 66.77, top5 = 60.82, top10 = 56.99, top15 = 54.17.
PHY-1001 : End incremental global routing;  0.597778s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.944622s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13550/14833.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08554e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.174895s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.3%)

PHY-1001 : Congestion index: top1 = 66.77, top5 = 60.82, top10 = 56.99, top15 = 54.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.760337s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -14072 TNS -44233 NUM_FEPS 10
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 66.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -14072ps with too many logic level 47 
RUN-1001 :       #2 path slack -14040ps with too many logic level 47 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14833 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14833 nets
OPT-1001 : End physical optimization;  20.263216s wall, 21.703125s user + 0.562500s system = 22.265625s CPU (109.9%)

RUN-1003 : finish command "place" in  71.129830s wall, 126.046875s user + 18.296875s system = 144.343750s CPU (202.9%)

RUN-1004 : used memory is 615 MB, reserved memory is 623 MB, peak memory is 713 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.994467s wall, 3.390625s user + 0.031250s system = 3.421875s CPU (171.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 628 MB, peak memory is 713 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6263 instances
RUN-1001 : 3058 mslices, 3057 lslices, 84 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14833 nets
RUN-1001 : 7505 nets have 2 pins
RUN-1001 : 5419 nets have [3 - 5] pins
RUN-1001 : 1050 nets have [6 - 10] pins
RUN-1001 : 381 nets have [11 - 20] pins
RUN-1001 : 473 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65002, tnet num: 14529, tinst num: 6256, tnode num: 74999, tedge num: 111619.
TMR-2508 : Levelizing timing graph completed, there are 233 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.879673s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (99.8%)

RUN-1004 : used memory is 612 MB, reserved memory is 608 MB, peak memory is 713 MB
PHY-1001 : 3058 mslices, 3057 lslices, 84 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00666e+06, over cnt = 2942(8%), over = 5351, worst = 8
PHY-1002 : len = 1.02985e+06, over cnt = 1892(5%), over = 2939, worst = 8
PHY-1002 : len = 1.05785e+06, over cnt = 635(1%), over = 905, worst = 8
PHY-1002 : len = 1.0717e+06, over cnt = 13(0%), over = 23, worst = 8
PHY-1002 : len = 1.07206e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.829552s wall, 4.515625s user + 0.093750s system = 4.609375s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 66.75, top5 = 60.68, top10 = 56.66, top15 = 53.88.
PHY-1001 : End global routing;  3.277203s wall, 4.968750s user + 0.093750s system = 5.062500s CPU (154.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 695, reserve = 699, peak = 713.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 960, reserve = 964, peak = 960.
PHY-1001 : End build detailed router design. 5.051666s wall, 5.000000s user + 0.031250s system = 5.031250s CPU (99.6%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 137896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 9.576024s wall, 9.546875s user + 0.015625s system = 9.562500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 995, reserve = 1000, peak = 995.
PHY-1001 : End phase 1; 9.586170s wall, 9.546875s user + 0.015625s system = 9.562500s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7604 net; 54.914452s wall, 54.875000s user + 0.015625s system = 54.890625s CPU (100.0%)

PHY-1022 : len = 1.98819e+06, over cnt = 723(0%), over = 723, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1009, reserve = 1013, peak = 1009.
PHY-1001 : End initial routed; 87.493335s wall, 121.140625s user + 0.343750s system = 121.484375s CPU (138.8%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3701/13547(27%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -27.267  |  -3064.543  |  785  
RUN-1001 :   Hold   |   0.123   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.212002s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1016, reserve = 1021, peak = 1016.
PHY-1001 : End phase 2; 90.705456s wall, 124.359375s user + 0.343750s system = 124.703125s CPU (137.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1693 nets with SWNS -25.856ns STNS -2467.511ns FEP 728.
PHY-1001 : End OPT Iter 1; 1.320106s wall, 7.078125s user + 0.015625s system = 7.093750s CPU (537.4%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1326 nets with SWNS -24.340ns STNS -1909.489ns FEP 668.
PHY-1001 : End OPT Iter 2; 3.916400s wall, 8.828125s user + 0.031250s system = 8.859375s CPU (226.2%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 549 nets with SWNS -23.522ns STNS -1067.186ns FEP 594.
PHY-1001 : End OPT Iter 3; 2.565216s wall, 4.515625s user + 0.000000s system = 4.515625s CPU (176.0%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 177 nets with SWNS -23.522ns STNS -704.999ns FEP 571.
PHY-1001 : End OPT Iter 4; 2.734761s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (100.0%)

PHY-1001 : ===== OPT Iter 5 =====
PHY-1001 : Processed 51 nets with SWNS -23.522ns STNS -608.781ns FEP 556.
PHY-1001 : End OPT Iter 5; 0.444729s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (137.0%)

PHY-1001 : ===== OPT Iter 6 =====
PHY-1001 : Processed 1 nets with SWNS -23.522ns STNS -608.778ns FEP 555.
PHY-1001 : End OPT Iter 6; 0.285620s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.9%)

PHY-1001 : ===== OPT Iter 7 =====
PHY-1001 : Processed 38 pins with SWNS -23.411ns STNS -608.556ns FEP 555.
PHY-1001 : End OPT Iter 7; 0.288583s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.9%)

PHY-1022 : len = 2.04834e+06, over cnt = 5390(0%), over = 5455, worst = 2, crit = 0
PHY-1001 : End optimize timing; 11.819498s wall, 24.578125s user + 0.078125s system = 24.656250s CPU (208.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97164e+06, over cnt = 286(0%), over = 287, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 32.518131s wall, 34.515625s user + 0.031250s system = 34.546875s CPU (106.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97315e+06, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 7.107271s wall, 7.125000s user + 0.000000s system = 7.125000s CPU (100.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97417e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 6.607934s wall, 6.609375s user + 0.031250s system = 6.640625s CPU (100.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9744e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 9.840275s wall, 9.843750s user + 0.000000s system = 9.843750s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.97428e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 12.438559s wall, 12.375000s user + 0.000000s system = 12.375000s CPU (99.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.97448e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 15.407534s wall, 15.406250s user + 0.000000s system = 15.406250s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.97485e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 12.036319s wall, 11.984375s user + 0.000000s system = 11.984375s CPU (99.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.97494e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 15.572397s wall, 15.531250s user + 0.000000s system = 15.531250s CPU (99.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 1.97484e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 14.807820s wall, 14.671875s user + 0.000000s system = 14.671875s CPU (99.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 1.97486e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 14.337927s wall, 14.328125s user + 0.000000s system = 14.328125s CPU (99.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 1.97484e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.300747s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.97479e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.329362s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (109.1%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 1.97481e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.390873s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.9%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.9749e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 1.165074s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (101.9%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.97474e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 1.581236s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (98.8%)

PHY-1001 : ===== DR Iter 16 =====
PHY-1022 : len = 1.97483e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.289093s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (124.3%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.97494e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.290909s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.1%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.97497e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.321778s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (126.3%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 1.97525e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.797427s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (105.8%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 1.97517e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 1.220298s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.9%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.97518e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.947616s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (105.5%)

PHY-1001 : ===== DR Iter 22 =====
PHY-1022 : len = 1.97524e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.174342s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (143.4%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 1.97536e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.213826s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.0%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 1.97534e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.242258s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (135.4%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 1.97522e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.316370s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.8%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 1.97526e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 26; 0.175429s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.0%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1564/13547(11%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -23.559  |  -662.369  |  586  
RUN-1001 :   Hold   |   0.123   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.175106s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 1528 feed throughs used by 995 nets
PHY-1001 : End commit to database; 2.271557s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 1109, reserve = 1116, peak = 1109.
PHY-1001 : End phase 3; 167.063419s wall, 181.671875s user + 0.437500s system = 182.109375s CPU (109.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 664 nets with SWNS -23.396ns STNS -614.840ns FEP 572.
PHY-1001 : End OPT Iter 1; 0.881863s wall, 3.937500s user + 0.000000s system = 3.937500s CPU (446.5%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 538 nets with SWNS -23.428ns STNS -467.382ns FEP 542.
PHY-1001 : End OPT Iter 2; 2.889372s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (151.4%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 229 nets with SWNS -23.424ns STNS -427.273ns FEP 534.
PHY-1001 : End OPT Iter 3; 1.798207s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (157.3%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 118 nets with SWNS -23.424ns STNS -475.464ns FEP 532.
PHY-1001 : End OPT Iter 4; 2.079305s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (99.9%)

PHY-1001 : ===== OPT Iter 5 =====
PHY-1001 : Processed 77 nets with SWNS -23.424ns STNS -475.451ns FEP 532.
PHY-1001 : End OPT Iter 5; 0.510142s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.1%)

PHY-1001 : ===== OPT Iter 6 =====
PHY-1001 : Processed 39 pins with SWNS -23.067ns STNS -474.737ns FEP 532.
PHY-1001 : End OPT Iter 6; 0.309427s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.0%)

PHY-1022 : len = 1.97804e+06, over cnt = 1277(0%), over = 1277, worst = 1, crit = 21
PHY-1001 : End optimize timing; 12.073516s wall, 17.640625s user + 0.000000s system = 17.640625s CPU (146.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-23.067ns, -474.737ns, 532}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96315e+06, over cnt = 524(0%), over = 525, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.073486s wall, 4.046875s user + 0.015625s system = 4.062500s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.96298e+06, over cnt = 81(0%), over = 82, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 7.003884s wall, 7.000000s user + 0.000000s system = 7.000000s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.96384e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 5.630347s wall, 5.625000s user + 0.031250s system = 5.656250s CPU (100.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.96427e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 4.844131s wall, 4.843750s user + 0.000000s system = 4.843750s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.96446e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 1.970096s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (102.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.96436e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 2.161829s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (99.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.96454e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 2.130023s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (100.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.96461e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 2.573254s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (102.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 1.96471e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 1.854372s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (100.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 1.96474e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.233717s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (93.6%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 1.96474e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.170273s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.9%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1620/13547(11%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -23.067  |  -617.006  |  577  
RUN-1001 :   Hold   |   0.123   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.157809s wall, 3.156250s user + 0.000000s system = 3.156250s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 1718 feed throughs used by 1142 nets
PHY-1001 : End commit to database; 2.302685s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 1119, reserve = 1126, peak = 1119.
PHY-1001 : End phase 4; 50.288405s wall, 55.875000s user + 0.109375s system = 55.984375s CPU (111.3%)

PHY-1003 : Routed, final wirelength = 1.96474e+06
PHY-1001 : Current memory(MB): used = 1121, reserve = 1128, peak = 1121.
PHY-1001 : End export database. 0.064186s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (121.7%)

PHY-1001 : End detail routing;  323.227860s wall, 376.968750s user + 0.953125s system = 377.921875s CPU (116.9%)

RUN-1003 : finish command "route" in  329.491215s wall, 384.890625s user + 1.078125s system = 385.968750s CPU (117.1%)

RUN-1004 : used memory is 1052 MB, reserved memory is 1055 MB, peak memory is 1121 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        84
  #input                   19
  #output                  62
  #inout                    3

Utilization Statistics
#lut                    11657   out of  19600   59.47%
#reg                     3825   out of  19600   19.52%
#le                     11921
  #lut only              8096   out of  11921   67.91%
  #reg only               264   out of  11921    2.21%
  #lut&reg               3561   out of  11921   29.87%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       84   out of    186   45.16%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      14   out of     16   87.50%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                        Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                            2227
#2        differentiator/filter/CLK                  GCLK               lslice             RSSI_reader/reg2_syn_49.q0                                    312
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                                76
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                            70
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                            17
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             APB_Keyboard/KeyToCol/reg7_syn_13.q0                          16
#7        ledwater/light_clk                         GCLK               lslice             ledwater/light_clk_reg_syn_9.q0                               12
#8        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APBTube/ClkDiv/reg0_syn_67.q0                                 8
#9        ethernet/u1/gmii_rx_clk_in                 GCLK               lslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1                           8
#10       u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_342.q1        4
#11       i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_I2C_INTERNAL_RX_TX/count_send_data_b1[4]_syn_37.f0    3
#12       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                           1
#13       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                               1
#14       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                            0
#15       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                            0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
   data_speed       INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   LED_Out[7]      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
   LED_Out[6]      OUTPUT        E16        LVCMOS33           8            NONE       NONE    
   LED_Out[5]      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
   LED_Out[4]      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
   LED_Out[3]      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
   LED_Out[2]      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   LED_Out[1]      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   LED_Out[0]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8          PULLDOWN     NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8          PULLDOWN     NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        J12        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11921  |10584   |1073    |3831    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  APBTube                               |APBTube                         |94     |78      |10      |67      |0       |0       |
|    ClkDiv                              |ClkDiv                          |30     |20      |10      |10      |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |6      |6       |0       |0       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |105    |89      |15      |62      |0       |0       |
|    KeyToCol                            |KeyToCol                        |89     |73      |15      |46      |0       |0       |
|  Buzzer                                |Buzzer                          |636    |578     |44      |314     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |70     |65      |0       |61      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |58     |50      |8       |30      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |60     |52      |8       |32      |0       |0       |
|    BDMA_BGM                            |BDMA                            |36     |36      |0       |33      |0       |0       |
|    BDMA_Sound                          |BDMA                            |35     |35      |0       |33      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |66     |58      |8       |29      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |57     |47      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |12     |12      |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |4      |4       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |109    |103     |6       |21      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |111    |105     |6       |23      |0       |0       |
|  Interface_9341                        |Interface_9341                  |9      |9       |0       |2       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |149    |143     |6       |41      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |116    |108     |8       |13      |0       |0       |
|  Printer                               |Printer                         |322    |288     |26      |135     |0       |0       |
|    LCD_ini                             |LCD_ini                         |72     |55      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |28     |28      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |62     |62      |0       |33      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |96     |96      |0       |30      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |50     |50      |0       |19      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |1      |1       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |7      |7       |0       |3       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |22     |18      |4       |10      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |160    |152     |0       |90      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |42     |42      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |19     |11      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |18     |18      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |17     |17      |0       |17      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |4      |4       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |2       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |40     |40      |0       |10      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |40     |40      |0       |10      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |2       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |14     |14      |0       |5       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |12     |12      |0       |3       |0       |0       |
|  SNR_reader                            |SNR_reader                      |546    |351     |195     |54      |0       |0       |
|  Timer                                 |Timer                           |43     |28      |10      |24      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |190    |173     |12      |101     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |71     |71      |0       |15      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |4      |4       |0       |2       |0       |0       |
|  apb_ledwater                          |apb_ledwater                    |4      |4       |0       |1       |0       |0       |
|  differentiator                        |differentiator                  |1235   |598     |467     |464     |0       |26      |
|    filter                              |filter                          |1206   |584     |461     |449     |0       |24      |
|  ethernet                              |ethernet                        |309    |271     |38      |80      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |297    |259     |38      |70      |0       |0       |
|    counter_fifo                        |counter_fifo                    |4      |4       |0       |4       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |8      |8       |0       |6       |0       |0       |
|  i2c                                   |i2c                             |431    |339     |92      |106     |0       |0       |
|    DUT_APB                             |apb                             |28     |28      |0       |24      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |58     |58      |0       |18      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |345    |253     |92      |64      |0       |0       |
|  ledwater                              |ledwater                        |58     |52      |6       |35      |0       |0       |
|  pwm_dac                               |pwm                             |284    |243     |40      |29      |0       |0       |
|  sample_down                           |sample_down                     |3      |3       |0       |3       |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5853   |5772    |59      |1540    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1088   |1029    |41      |569     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |137    |135     |0       |133     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |18     |18      |0       |6       |0       |0       |
|    u_spictrl                           |spi_master_controller           |655    |614     |41      |186     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |127    |122     |5       |30      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |86     |68      |18      |35      |0       |0       |
|      u_txreg                           |spi_master_tx                   |417    |399     |18      |116     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |278    |262     |0       |244     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7423  
    #2          2       3309  
    #3          3       1388  
    #4          4       714   
    #5        5-10      1097  
    #6        11-50     780   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.27            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.225223s wall, 3.796875s user + 0.000000s system = 3.796875s CPU (170.6%)

RUN-1004 : used memory is 1053 MB, reserved memory is 1057 MB, peak memory is 1121 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65002, tnet num: 14529, tinst num: 6256, tnode num: 74999, tedge num: 111619.
TMR-2508 : Levelizing timing graph completed, there are 233 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.695701s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (99.5%)

RUN-1004 : used memory is 1058 MB, reserved memory is 1061 MB, peak memory is 1121 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 15 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.191177s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (101.0%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1065 MB, peak memory is 1121 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6256
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14833, pip num: 163846
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1718
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3221 valid insts, and 451279 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  14.606322s wall, 204.593750s user + 1.875000s system = 206.468750s CPU (1413.6%)

RUN-1004 : used memory is 1131 MB, reserved memory is 1144 MB, peak memory is 1323 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220718_210436.log"
