#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Nov 24 16:12:57 2019
# Process ID: 9812
# Log file: C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/planAhead_run_1/planAhead.log
# Journal file: C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/pa.fromNcd.tcl}
# create_project -name histogram -dir "C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/planAhead_run_1" -part xc6slx25ftg256-2
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram} }
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx25ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 4311000 kilobytes

Parsing EDIF File [./planAhead_run_1/histogram.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/histogram.data/cache/top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ucf]
Finished Parsing UCF File [C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 8 instances

Phase 0 | Netlist Checksum: b9930f13
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 594.891 ; gain = 133.324
# read_xdl -file "C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx25.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -2
Successfully converted design 'C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.ncd' to 'C:\Users\gvene\Documents\Year 4\NEUDOSE\Code\histogram\top.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.ncd
INFO: [Designutils 20-671] Placed 137 instances
read_xdl: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 596.715 ; gain = 1.313
# if {[catch {read_twx -name results_1 -file "C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram/top.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2_rt found. It will be ignored.
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/gvene/Documents/Year 4/NEUDOSE/Code/histogram\planAhead_pid9812.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 24 16:17:13 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
