<root versionMajor="1" versionMinor="5">
  <kernel name="runOnfpga" language="c" vlnv="xilinx.com:hls:runOnfpga:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" compileOptions="" profileType="stall" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="M_AXI_MAXIPORT0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
      <port name="M_AXI_MAXIPORT1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="output_flags" addressQualifier="1" port="M_AXI_MAXIPORT0" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="ap_uint&lt;512&gt;*"/>
      <arg id="1" name="input_words" addressQualifier="1" port="M_AXI_MAXIPORT0" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="ap_uint&lt;512&gt;*"/>
      <arg id="2" name="bloom_filter" addressQualifier="1" port="M_AXI_MAXIPORT1" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="unsigned int*"/>
      <arg id="3" name="total_size" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x34" size="0x4" type="unsigned int"/>
      <arg id="4" name="load_filter" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x3C" size="0x4" type="bool"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
