# Verilog  

This is a github repo of all the files that I have used for practicing Verilog HDL.
