0.7
2020.2
Nov 18 2020
09:47:47
D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_3/Lab4_Basic_3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_3/Lab4_Basic_3.srcs/sources_1/new/Lab4_Basic_3.v,1698291569,verilog,,D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_3/Lab4_Basic_3.srcs/sources_1/new/Lab4_Basic_3_t.v,,Lab4_Basic_3,,,,,,,,
D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_3/Lab4_Basic_3.srcs/sources_1/new/Lab4_Basic_3_t.v,1698291065,verilog,,,,Lab4_Basic_3_t,,,,,,,,
