m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim
vCloks
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1633214995
!i10b 1
!s100 D4UKg_WZ@N<4aaLX>GP6Z0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IeT3kW2eCi433=lCdo>Ino3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1633214970
8C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv
FC:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv
!i122 0
L0 6 18
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1633214995.000000
!s107 C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4|C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4
Z9 tCvgOpt 0
n@cloks
vdivisorFrectuencia_tb
R1
R2
!i10b 1
!s100 45FFig?dgA2S1^aRl]VlT0
R3
In85CDT5400PIGH5nm]4CX1
R4
S1
R0
w1633214857
8C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv
FC:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv
!i122 1
L0 3 17
R5
r1
!s85 0
31
R6
!s107 C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4|C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv|
!i113 1
R7
R8
R9
ndivisor@frectuencia_tb
