$date
	Fri Feb 13 21:49:29 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$var wire 32 ! write_reg_data [31:0] $end
$var wire 5 " write_reg_addr [4:0] $end
$var wire 32 # reg2_data [31:0] $end
$var wire 5 $ reg2_addr [4:0] $end
$var wire 32 % reg1_data [31:0] $end
$var wire 5 & reg1_addr [4:0] $end
$var wire 32 ' prog_count [31:0] $end
$var wire 6 ( instr_opcode [5:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$var integer 32 + passedTests [31:0] $end
$var integer 32 , totalTests [31:0] $end
$scope module uut $end
$var wire 32 - PC [31:0] $end
$var wire 1 ) clk $end
$var wire 2 . const2b0 [1:0] $end
$var wire 5 / dst_addr [4:0] $end
$var wire 32 0 dst_data [31:0] $end
$var wire 6 1 opcode [5:0] $end
$var wire 1 * rst $end
$var wire 1 2 s8 $end
$var wire 5 3 src1_addr [4:0] $end
$var wire 32 4 src1_out [31:0] $end
$var wire 5 5 src2_addr [4:0] $end
$var wire 32 6 src2_out [31:0] $end
$var wire 32 7 src2_out_temp [31:0] $end
$var wire 5 8 src2_addr_temp [4:0] $end
$var wire 32 9 src1_out_temp [31:0] $end
$var wire 5 : src1_addr_temp [4:0] $end
$var wire 32 ; sex [31:0] $end
$var wire 1 < s9 $end
$var wire 5 = s7 [4:0] $end
$var wire 32 > s6 [31:0] $end
$var wire 32 ? s5 [31:0] $end
$var wire 32 @ s4 [31:0] $end
$var wire 6 A s3 [5:0] $end
$var wire 32 B s2 [31:0] $end
$var wire 34 C s13 [33:0] $end
$var wire 32 D s12 [31:0] $end
$var wire 8 E s11 [7:0] $end
$var wire 8 F s10 [7:0] $end
$var wire 16 G s1 [15:0] $end
$var wire 1 H s0 $end
$var wire 1 I reg_write $end
$var wire 1 J reg_dst $end
$var wire 32 K read_data [31:0] $end
$var wire 6 L opcode_temp [5:0] $end
$var wire 1 M mem_write $end
$var wire 1 N mem_to_reg $end
$var wire 1 O mem_read $end
$var wire 32 P dst_data_temp [31:0] $end
$var wire 5 Q dst_addr_temp [4:0] $end
$var wire 32 R data_in [31:0] $end
$var wire 32 S alu_out [31:0] $end
$var wire 2 T alu_op [1:0] $end
$var wire 4 U alu_control [3:0] $end
$var wire 32 V PC_temp [31:0] $end
$var wire 1 W ALUSrc $end
$scope module DIG_BitExtender_i9 $end
$var wire 16 X in [15:0] $end
$var wire 32 Y out [31:0] $end
$var parameter 32 Z inputBits $end
$var parameter 32 [ outputBits $end
$upscope $end
$scope module DIG_RAMDualAccess_i7 $end
$var wire 8 \ \1A [7:0] $end
$var wire 8 ] \2A [7:0] $end
$var wire 32 ^ \2D [31:0] $end
$var wire 1 ) C $end
$var wire 1 M str $end
$var wire 1 O ld $end
$var wire 32 _ \1Din [31:0] $end
$var wire 32 ` \1D [31:0] $end
$var parameter 32 a AddrBits $end
$var parameter 32 b Bits $end
$upscope $end
$scope module Mux_2x1_NBits_i11 $end
$var wire 5 c in_0 [4:0] $end
$var wire 5 d in_1 [4:0] $end
$var wire 1 J sel $end
$var parameter 32 e Bits $end
$var reg 5 f out [4:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i12 $end
$var wire 32 g in_1 [31:0] $end
$var wire 1 N sel $end
$var wire 32 h in_0 [31:0] $end
$var parameter 32 i Bits $end
$var reg 32 j out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i4 $end
$var wire 32 k in_1 [31:0] $end
$var wire 1 W sel $end
$var wire 32 l in_0 [31:0] $end
$var parameter 32 m Bits $end
$var reg 32 n out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i5 $end
$var wire 1 2 sel $end
$var wire 32 o in_1 [31:0] $end
$var wire 32 p in_0 [31:0] $end
$var parameter 32 q Bits $end
$var reg 32 r out [31:0] $end
$upscope $end
$scope module alu_control_i10 $end
$var wire 6 s funct [5:0] $end
$var wire 2 t alu_op [1:0] $end
$var reg 4 u alu_control [3:0] $end
$upscope $end
$scope module alu_i2 $end
$var wire 32 v B [31:0] $end
$var wire 4 w alu_control [3:0] $end
$var wire 32 x A [31:0] $end
$var reg 32 y result [31:0] $end
$var reg 32 z temp [31:0] $end
$var reg 1 { zero $end
$upscope $end
$scope module alu_i3 $end
$var wire 32 | A [31:0] $end
$var wire 32 } B [31:0] $end
$var wire 4 ~ alu_control [3:0] $end
$var reg 32 !" result [31:0] $end
$var reg 32 "" temp [31:0] $end
$var reg 1 #" zero $end
$upscope $end
$scope module alu_i6 $end
$var wire 32 $" B [31:0] $end
$var wire 4 %" alu_control [3:0] $end
$var wire 32 &" A [31:0] $end
$var reg 32 '" result [31:0] $end
$var reg 32 (" temp [31:0] $end
$var reg 1 < zero $end
$upscope $end
$scope module control_unit_i8 $end
$var wire 6 )" instr_op [5:0] $end
$var reg 2 *" alu_op [1:0] $end
$var reg 1 W alu_src $end
$var reg 1 H branch $end
$var reg 1 O mem_read $end
$var reg 1 N mem_to_reg $end
$var reg 1 M mem_write $end
$var reg 1 J reg_dst $end
$var reg 1 I reg_write $end
$upscope $end
$scope module cpu_registers_i1 $end
$var wire 1 ) clk $end
$var wire 32 +" data_in [31:0] $end
$var wire 5 ," dst_addr [4:0] $end
$var wire 1 * rst $end
$var wire 5 -" src1_addr [4:0] $end
$var wire 32 ." src1_out [31:0] $end
$var wire 5 /" src2_addr [4:0] $end
$var wire 32 0" src2_out [31:0] $end
$var wire 1 I write_en $end
$var integer 32 1" i [31:0] $end
$upscope $end
$scope module gen_register_i0 $end
$var wire 1 ) clk $end
$var wire 32 2" data_in [31:0] $end
$var wire 1 * rst $end
$var wire 1 ) write_en $end
$var parameter 32 3" WORD_SIZE $end
$var reg 32 4" data_out [31:0] $end
$upscope $end
$upscope $end
$scope task test_case $end
$var reg 6 5" instr_opcode_exp [5:0] $end
$var reg 32 6" prog_count_exp [31:0] $end
$var reg 5 7" reg1_addr_exp [4:0] $end
$var reg 32 8" reg1_data_exp [31:0] $end
$var reg 5 9" reg2_addr_exp [4:0] $end
$var reg 32 :" reg2_data_exp [31:0] $end
$var reg 5 ;" write_reg_addr_exp [4:0] $end
$var reg 32 <" write_reg_data_exp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 3"
b100000 q
b100000 m
b100000 i
b101 e
b100000 b
b1000 a
b100000 [
b10000 Z
$end
#0
$dumpvars
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
b0 4"
b100 2"
bx 1"
bx 0"
b10 /"
bx ."
b0 -"
b10 ,"
bx +"
b0 *"
b100011 )"
bx ("
bx '"
bx &"
b10 %"
b11111 $"
0#"
bx ""
b10000000 !"
b10 ~
b1111100 }
b100 |
0{
bx z
b100 y
b0 x
b10 w
b100 v
b10 u
b0 t
b11111 s
b100 r
b100 p
b10000000 o
b11111 n
bx l
b11111 k
bx j
bx h
bx g
b10 f
b0 d
b10 c
bx `
bx _
b10001100000000100000000000011111 ^
b0 ]
bx \
b11111 Y
b11111 X
1W
b0 V
b10 U
b0 T
bx S
b100 R
b10 Q
bx P
1O
1N
0M
b100011 L
bx K
0J
1I
0H
b11111 G
bx F
b0 E
b10001100000000100000000000011111 D
b1111100 C
b11111 B
b11111 A
b100 @
b1111100 ?
b10000000 >
b0 =
x<
b11111 ;
b0 :
bx 9
b10 8
bx 7
bx 6
b10 5
bx 4
b0 3
02
b100011 1
bx 0
b10 /
b0 .
b0 -
b0 ,
b0 +
1*
0)
b100011 (
b0 '
b0 &
bx %
b10 $
bx #
b10 "
bx !
$end
#50000
b1010110 !
b1010110 0
b1010110 P
b1010110 j
b1010110 +"
b1010110 K
b1010110 `
b1010110 g
b11111 F
b11111 \
0<
b11111 S
b11111 h
b11111 '"
b0 #
b0 6
b0 7
b0 _
b0 l
b0 0"
b0 %
b0 4
b0 9
b0 &"
b0 ."
b100000 1"
1)
#95000
0*
#100000
b1010110 <"
b10 ;"
b0 :"
b10 9"
b0 8"
b0 7"
b100011 5"
b0 6"
0)
#150000
b10101100 F
b10101100 \
b10101100 !
b10101100 0
b10101100 P
b10101100 j
b10101100 +"
bz K
bz `
bz g
b100000 A
b100000 s
b110000010000000 ?
b110000010000000 }
b1010110 B
b1010110 n
b1010110 $"
b11 "
b11 /
b11 Q
b11 f
b11 ,"
b10101100 S
b10101100 h
b10101100 '"
b10 T
b10 t
b10 *"
1J
1I
0W
0N
0O
b110000010000000 C
b1100000100000 ;
b1100000100000 Y
b1100000100000 k
b1100000100000 G
b1100000100000 X
b11 =
b11 d
b1010110 %
b1010110 4
b1010110 9
b1010110 &"
b1010110 ."
b10 &
b10 3
b10 :
b10 -"
b0 (
b0 1
b0 L
b0 )"
b1000 R
b1000 r
b1000 2"
b110000010001000 >
b110000010001000 o
b110000010001000 !"
b10000100001100000100000 D
b10000100001100000100000 ^
b1 E
b1 ]
b1000 @
b1000 p
b1000 y
b1000 |
b100 '
b100 -
b100 V
b100 x
b100 4"
b1010110 #
b1010110 6
b1010110 7
b1010110 _
b1010110 l
b1010110 0"
b1 +
b1 ,
1)
#200000
0)
#250000
b10000100 F
b10000100 \
b10000100 !
b10000100 0
b10000100 P
b10000100 j
b10000100 +"
b100 A
b100 s
b1000010000 ?
b1000010000 }
b10000100 B
b10000100 n
b10000100 $"
b10000100 S
b10000100 h
b10000100 '"
1M
1W
0I
b0 T
b0 t
b0 *"
0J
b1000010000 C
b10000100 ;
b10000100 Y
b10000100 k
b10000100 G
b10000100 X
b0 =
b0 d
b10101100 #
b10101100 6
b10101100 7
b10101100 _
b10101100 l
b10101100 0"
b11 $
b11 5
b11 8
b11 c
b11 /"
b0 %
b0 4
b0 9
b0 &"
b0 ."
b0 &
b0 3
b0 :
b0 -"
b101011 (
b101011 1
b101011 L
b101011 )"
b1100 R
b1100 r
b1100 2"
b1000011100 >
b1000011100 o
b1000011100 !"
b10101100000000110000000010000100 D
b10101100000000110000000010000100 ^
b10 E
b10 ]
b1100 @
b1100 p
b1100 y
b1100 |
b1000 '
b1000 -
b1000 V
b1000 x
b1000 4"
b10 +
b10 ,
1)
b10101100 <"
b11 ;"
b1010110 :"
b1010110 8"
b10 7"
b0 5"
b100 6"
#300000
0)
#350000
b1010110 F
b1010110 \
b1010110 !
b1010110 0
b1010110 P
b1010110 j
b1010110 +"
b110 U
b110 u
b110 %"
b100010 A
b100010 s
b1000000010001000 ?
b1000000010001000 }
b100 "
b100 /
b100 Q
b100 f
b100 ,"
b1010110 B
b1010110 n
b1010110 $"
b1010110 S
b1010110 h
b1010110 '"
b10 T
b10 t
b10 *"
1I
1J
0W
0M
b1000000010001000 C
b10000000100010 ;
b10000000100010 Y
b10000000100010 k
b10000000100010 G
b10000000100010 X
b100 =
b100 d
b1010110 #
b1010110 6
b1010110 7
b1010110 _
b1010110 l
b1010110 0"
b10 $
b10 5
b10 8
b10 c
b10 /"
b10101100 %
b10101100 4
b10101100 9
b10101100 &"
b10101100 ."
b11 &
b11 3
b11 :
b11 -"
b0 (
b0 1
b0 L
b0 )"
b10000 R
b10000 r
b10000 2"
b1000000010011000 >
b1000000010011000 o
b1000000010011000 !"
b11000100010000000100010 D
b11000100010000000100010 ^
b11 E
b11 ]
b10000 @
b10000 p
b10000 y
b10000 |
b1100 '
b1100 -
b1100 V
b1100 x
b1100 4"
b11 +
b11 ,
1)
b10000100 <"
b10101100 :"
b11 9"
b0 8"
b0 7"
b101011 5"
b1000 6"
#400000
0)
#450000
b10111000 F
b10111000 \
b10111000 !
b10111000 0
b10111000 P
b10111000 j
b10111000 +"
b10111000 S
b10111000 h
b10111000 '"
b10 U
b10 u
b10 %"
b1100 A
b1100 s
b110000 ?
b110000 }
b101 "
b101 /
b101 Q
b101 f
b101 ,"
b1100 B
b1100 n
b1100 $"
1W
1I
b0 T
b0 t
b0 *"
0J
b110000 C
b1100 ;
b1100 Y
b1100 k
b1100 G
b1100 X
b0 =
b0 d
b0 #
b0 6
b0 7
b0 _
b0 l
b0 0"
b101 $
b101 5
b101 8
b101 c
b101 /"
b1000 (
b1000 1
b1000 L
b1000 )"
b10100 R
b10100 r
b10100 2"
b1000100 >
b1000100 o
b1000100 !"
b100000011001010000000000001100 D
b100000011001010000000000001100 ^
b100 E
b100 ]
b10100 @
b10100 p
b10100 y
b10100 |
b10000 '
b10000 -
b10000 V
b10000 x
b10000 4"
b100 +
b100 ,
1)
b1010110 <"
b100 ;"
b1010110 :"
b10 9"
b10101100 8"
b11 7"
b0 5"
b1100 6"
#500000
0)
#550000
b10101000 F
b10101000 \
b10101000 !
b10101000 0
b10101000 P
b10101000 j
b10101000 +"
b0 U
b0 u
b0 %"
b100100 A
b100100 s
b1100000010010000 ?
b1100000010010000 }
b110 "
b110 /
b110 Q
b110 f
b110 ,"
b10101100 B
b10101100 n
b10101100 $"
b10101000 S
b10101000 h
b10101000 '"
b10 T
b10 t
b10 *"
1J
1I
0W
b1100000010010000 C
b11000000100100 ;
b11000000100100 Y
b11000000100100 k
b11000000100100 G
b11000000100100 X
b110 =
b110 d
b11 $
b11 5
b11 8
b11 c
b11 /"
b10111000 %
b10111000 4
b10111000 9
b10111000 &"
b10111000 ."
b101 &
b101 3
b101 :
b101 -"
b0 (
b0 1
b0 L
b0 )"
b11000 R
b11000 r
b11000 2"
b1100000010101000 >
b1100000010101000 o
b1100000010101000 !"
b101000110011000000100100 D
b101000110011000000100100 ^
b101 E
b101 ]
b11000 @
b11000 p
b11000 y
b11000 |
b10100 '
b10100 -
b10100 V
b10100 x
b10100 4"
b10101100 #
b10101100 6
b10101100 7
b10101100 _
b10101100 l
b10101100 0"
b101 +
b101 ,
1)
b10111000 <"
b101 ;"
b0 :"
b101 9"
b1000 5"
b10000 6"
#600000
0)
#650000
b11111110 F
b11111110 \
b11111110 !
b11111110 0
b11111110 P
b11111110 j
b11111110 +"
b1 U
b1 u
b1 %"
0<
b11111110 S
b11111110 h
b11111110 '"
b100101 A
b100101 s
b1110000010010100 ?
b1110000010010100 }
b111 "
b111 /
b111 Q
b111 f
b111 ,"
b1010110 B
b1010110 n
b1010110 $"
b1110000010010100 C
b11100000100101 ;
b11100000100101 Y
b11100000100101 k
b11100000100101 G
b11100000100101 X
b111 =
b111 d
b1010110 #
b1010110 6
b1010110 7
b1010110 _
b1010110 l
b1010110 0"
b10 $
b10 5
b10 8
b10 c
b10 /"
b10101000 %
b10101000 4
b10101000 9
b10101000 &"
b10101000 ."
b110 &
b110 3
b110 :
b110 -"
b11100 R
b11100 r
b11100 2"
b1110000010110000 >
b1110000010110000 o
b1110000010110000 !"
b110000100011100000100101 D
b110000100011100000100101 ^
b110 E
b110 ]
b11100 @
b11100 p
b11100 y
b11100 |
b11000 '
b11000 -
b11000 V
b11000 x
b11000 4"
b110 +
b110 ,
1)
b10101000 <"
b110 ;"
b10101100 :"
b11 9"
b10111000 8"
b101 7"
b0 5"
b10100 6"
#700000
0)
#750000
b1 F
b1 \
b11111111111111111111111100000001 !
b11111111111111111111111100000001 0
b11111111111111111111111100000001 P
b11111111111111111111111100000001 j
b11111111111111111111111100000001 +"
b11111111111111111111111100000001 S
b11111111111111111111111100000001 h
b11111111111111111111111100000001 '"
b1100 U
b1100 u
b1100 %"
b100111 A
b100111 s
b10000000010011100 ?
b10000000010011100 }
b1000 "
b1000 /
b1000 Q
b1000 f
b1000 ,"
b10000000010011100 C
b100000000100111 ;
b100000000100111 Y
b100000000100111 k
b100000000100111 G
b100000000100111 X
b1000 =
b1000 d
b100000 R
b100000 r
b100000 2"
b10000000010111100 >
b10000000010111100 o
b10000000010111100 !"
b110000100100000000100111 D
b110000100100000000100111 ^
b111 E
b111 ]
b100000 @
b100000 p
b100000 y
b100000 |
b11100 '
b11100 -
b11100 V
b11100 x
b11100 4"
b111 +
b111 ,
1)
b11111110 <"
b111 ;"
b1010110 :"
b10 9"
b10101000 8"
b110 7"
b11000 6"
#800000
0)
#850000
b0 F
b0 \
b0 !
b0 0
b0 P
b0 j
b0 +"
1<
b0 S
b0 h
b0 '"
b111 U
b111 u
b111 %"
b101010 A
b101010 s
b1100000010101000 ?
b1100000010101000 }
b110 "
b110 /
b110 Q
b110 f
b110 ,"
b1100000010101000 C
b11000000101010 ;
b11000000101010 Y
b11000000101010 k
b11000000101010 G
b11000000101010 X
b110 =
b110 d
b100 $
b100 5
b100 8
b100 c
b100 /"
b10111000 %
b10111000 4
b10111000 9
b10111000 &"
b10111000 ."
b101 &
b101 3
b101 :
b101 -"
b100100 R
b100100 r
b100100 2"
b1100000011001100 >
b1100000011001100 o
b1100000011001100 !"
b101001000011000000101010 D
b101001000011000000101010 ^
b1000 E
b1000 ]
b100100 @
b100100 p
b100100 y
b100100 |
b100000 '
b100000 -
b100000 V
b100000 x
b100000 4"
b1000 +
b1000 ,
1)
b11111111111111111111111100000001 <"
b1000 ;"
b11100 6"
#900000
0)
#950000
b10111000 F
b10111000 \
b10111000 !
b10111000 0
b10111000 P
b10111000 j
b10111000 +"
0<
b10111000 S
b10111000 h
b10111000 '"
02
b110 U
b110 u
b110 %"
b111000 A
b111000 s
b11111111111111111111111111100000 ?
b11111111111111111111111111100000 }
b11111 "
b11111 /
b11111 Q
b11111 f
b11111 ,"
b0 B
b0 n
b0 $"
1H
0I
b1 T
b1 t
b1 *"
1J
b1111111111111111111111111111100000 C
b11111111111111111111111111111000 ;
b11111111111111111111111111111000 Y
b11111111111111111111111111111000 k
b1111111111111000 G
b1111111111111000 X
b11111 =
b11111 d
b0 #
b0 6
b0 7
b0 _
b0 l
b0 0"
b0 $
b0 5
b0 8
b0 c
b0 /"
b100 (
b100 1
b100 L
b100 )"
b101000 R
b101000 r
b101000 2"
b1000 >
b1000 o
b1000 !"
b10000101000001111111111111000 D
b10000101000001111111111111000 ^
b1001 E
b1001 ]
b101000 @
b101000 p
b101000 y
b101000 |
b100100 '
b100100 -
b100100 V
b100100 x
b100100 4"
b1001 +
b1001 ,
1)
b0 <"
b110 ;"
b100 9"
b10111000 8"
b101 7"
b100000 6"
#1000000
0)
#1050000
b10000100 F
b10000100 \
b10101100 K
b10101100 `
b10101100 g
b10101100 !
b10101100 0
b10101100 P
b10101100 j
b10101100 +"
b10 U
b10 u
b10 %"
b100 A
b100 s
b1000010000 ?
b1000010000 }
b1000 "
b1000 /
b1000 Q
b1000 f
b1000 ,"
b10000100 B
b10000100 n
b10000100 $"
0<
b10000100 S
b10000100 h
b10000100 '"
1O
1I
1N
1W
b0 T
b0 t
b0 *"
0H
0J
b1000010000 C
b10000100 ;
b10000100 Y
b10000100 k
b10000100 G
b10000100 X
b0 =
b0 d
b11111111111111111111111100000001 #
b11111111111111111111111100000001 6
b11111111111111111111111100000001 7
b11111111111111111111111100000001 _
b11111111111111111111111100000001 l
b11111111111111111111111100000001 0"
b1000 $
b1000 5
b1000 8
b1000 c
b1000 /"
b0 %
b0 4
b0 9
b0 &"
b0 ."
b0 &
b0 3
b0 :
b0 -"
b100011 (
b100011 1
b100011 L
b100011 )"
b101100 R
b101100 r
b101100 2"
b1000111100 >
b1000111100 o
b1000111100 !"
b10001100000010000000000010000100 D
b10001100000010000000000010000100 ^
b1010 E
b1010 ]
b101100 @
b101100 p
b101100 y
b101100 |
b101000 '
b101000 -
b101000 V
b101000 x
b101000 4"
b1010 +
b1010 ,
1)
b10111000 <"
b11111 ;"
b0 :"
b0 9"
b100 5"
b100100 6"
#1100000
0)
#1150000
b0 F
b0 \
1<
b0 S
b0 h
b0 '"
b0 !
b0 0
b0 P
b0 j
b0 +"
bz K
bz `
bz g
b0 A
b0 s
b0 ?
b0 }
b0 "
b0 /
b0 Q
b0 f
b0 ,"
b0 B
b0 n
b0 $"
b10 T
b10 t
b10 *"
1J
1I
0W
0N
0O
b0 C
b0 ;
b0 Y
b0 k
b0 G
b0 X
b0 $
b0 5
b0 8
b0 c
b0 /"
b0 (
b0 1
b0 L
b0 )"
b110000 R
b110000 r
b110000 2"
b110000 >
b110000 o
b110000 !"
b0 D
b0 ^
b1011 E
b1011 ]
b110000 @
b110000 p
b110000 y
b110000 |
b101100 '
b101100 -
b101100 V
b101100 x
b101100 4"
b0 #
b0 6
b0 7
b0 _
b0 l
b0 0"
b1011 +
b1011 ,
1)
b10101100 <"
b1000 ;"
b11111111111111111111111100000001 :"
b1000 9"
b0 8"
b0 7"
b100011 5"
b101000 6"
