cd ../common
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:49 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 20:24:49 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:50 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 20:24:50 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:50 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 20:24:50 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:50 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 20:24:50 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 20:24:50 on Aug 12,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:28 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 20:35:28 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:28 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 20:35:28 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:28 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 20:35:28 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:28 on Aug 12,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 20:35:28 on Aug 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:28 on Aug 12,2019, Elapsed time: 0:10:38
# Errors: 0, Warnings: 5
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 20:35:28 on Aug 12,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:26 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:25:26 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:26 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:25:26 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:26 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:25:26 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:26 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:25:26 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:25:26 on Aug 14,2019, Elapsed time: 39:49:58
# Errors: 0, Warnings: 5
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:25:26 on Aug 14,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/counter/tc
restart
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:03 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 13:40:03 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:03 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 13:40:03 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:03 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 13:40:03 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:03 on Aug 14,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 13:40:04 on Aug 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:40:04 on Aug 14,2019, Elapsed time: 1:14:38
# Errors: 0, Warnings: 9
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 13:40:04 on Aug 14,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 18:58:50 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 18:58:50 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 18:58:50 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 18:58:50 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:50 on Aug 16,2019, Elapsed time: 53:18:46
# Errors: 0, Warnings: 5
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 18:58:50 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-3015) ../src/DivisorUnitDP.sv(170): [PCDPC] - Port size (33) does not match connection size (34) for port 'inC'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOpleftAdd_mux File: ../src/components/mux4to1.sv
# ** Warning: (vsim-3015) ../src/DivisorUnitDP.sv(170): [PCDPC] - Port size (33) does not match connection size (34) for port 'inD'. The port definition is at: ../src/components/mux4to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit/DUT/divisorDP/rightOpleftAdd_mux File: ../src/components/mux4to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 19:01:57 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 19:01:57 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 19:01:57 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 19:01:57 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:01:57 on Aug 16,2019, Elapsed time: 0:03:07
# Errors: 0, Warnings: 7
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 19:01:57 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/leftOpleftAdd
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/rightOpleftAdd
run
restart
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/leftAdder_to_outReg
restart
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:43 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 19:33:43 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:43 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 19:33:43 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:43 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 19:33:43 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:43 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 19:33:43 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:33:43 on Aug 16,2019, Elapsed time: 0:31:46
# Errors: 0, Warnings: 13
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 19:33:43 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave -position insertpoint \
sim:/tb_divisorUnit/DUT/divisorDP/divisor 
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/KL/sumMSBs \
sim:/tb_divisorUnit/DUT/divisorDP/KL/carryMSBs \
sim:/tb_divisorUnit/DUT/divisorDP/KL/divisionControl \
sim:/tb_divisorUnit/DUT/divisorDP/KL/temp
restart
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/py_model/../tbs/divisorUnit/tb_divisorUnit.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:08 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/kernelLogicOLD.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# ** Warning: ../src/components/kernelLogicOLD.sv(1): (vlog-2275) 'kernelLogic' already exists and will be overwritten.
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:04:08 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:08 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:04:08 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:08 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:04:08 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:08 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:04:08 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:04:08 on Aug 16,2019, Elapsed time: 2:30:25
# Errors: 0, Warnings: 10
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:04:08 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:42 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/kernelLogicOLD.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# ** Warning: ../src/components/kernelLogicOLD.sv(1): (vlog-2275) 'kernelLogic' already exists and will be overwritten.
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:05:42 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:42 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:05:42 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:42 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:05:42 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:42 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:05:42 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:05:42 on Aug 16,2019, Elapsed time: 0:01:34
# Errors: 0, Warnings: 6
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:05:42 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:24 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:07:24 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:24 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:07:24 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:25 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:07:25 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:25 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:07:25 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:07:25 on Aug 16,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 5
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:07:25 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave  \
sim:/tb_divisorUnit/DUT/divisorDP/KL/tempU \
sim:/tb_divisorUnit/DUT/divisorDP/KL/temp
restart
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:39 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:11:39 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:39 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:11:39 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:39 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:11:39 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:39 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:11:39 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:11:39 on Aug 16,2019, Elapsed time: 0:04:14
# Errors: 0, Warnings: 9
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:11:39 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:15 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:34:16 on Aug 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:16 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:34:16 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:16 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:34:16 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:16 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# ** Error: ../tbs/divisorUnit/tb_divisorUnit.sv(61): Mismatched `endif compiler directive.
# End time: 22:34:16 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim/divisor.do line 6
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv"
do sim/divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:34:51 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:34:51 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:34:51 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on Aug 16,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:34:51 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:34:52 on Aug 16,2019, Elapsed time: 0:23:13
# Errors: 4, Warnings: 5
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:34:52 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/divisorUnit/tb_divisorUnit.sv(43)
#    Time: 235 ns  Iteration: 1  Instance: /tb_divisorUnit
# Break in Module tb_divisorUnit at ../tbs/divisorUnit/tb_divisorUnit.sv line 43
