INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tharun/Desktop/projects/Traffic light controller/Traffic light controller.srcs/sources_1/new/Traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tharun/Desktop/projects/Traffic light controller/Traffic light controller.srcs/sim_1/new/Traffic_light_controller_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_light_controller_test_bench
