{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 10:49:14 2012 " "Info: Processing started: Wed Oct 31 10:49:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[2\] register sld_hub:auto_hub\|tdo 172.65 MHz 5.792 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 172.65 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[2\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 5.792 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.683 ns + Longest register register " "Info: + Longest register to register delay is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[2\] 1 REG LCFF_X23_Y22_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.437 ns) 1.804 ns sld_hub:auto_hub\|tdo~0 2 COMB LCCOMB_X24_Y22_N26 1 " "Info: 2: + IC(1.367 ns) + CELL(0.437 ns) = 1.804 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|tdo~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.201 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X24_Y22_N30 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 2.201 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.599 ns sld_hub:auto_hub\|tdo~5 4 COMB LCCOMB_X24_Y22_N16 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 2.599 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.683 ns sld_hub:auto_hub\|tdo 5 REG LCFF_X24_Y22_N17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.683 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 30.60 % ) " "Info: Total cell delay = 0.821 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 69.40 % ) " "Info: Total interconnect delay = 1.862 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.367ns 0.247ns 0.248ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.443 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.443 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X24_Y22_N17 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.906 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.442 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.442 ns sld_hub:auto_hub\|irsr_reg\[2\] 3 REG LCFF_X23_Y22_N19 8 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 4.442 ns; Loc. = LCFF_X23_Y22_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.905 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.367ns 0.247ns 0.248ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.442 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw register L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\] 96.83 MHz 10.327 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 96.83 MHz between source register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw\" and destination register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\]\" (period= 10.327 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.159 ns + Longest register register " "Info: + Longest register to register delay is 10.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 1 REG LCFF_X34_Y27_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y27_N5; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.420 ns) 0.743 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[22\]~1 2 COMB LCCOMB_X34_Y27_N12 48 " "Info: 2: + IC(0.323 ns) + CELL(0.420 ns) = 0.743 ns; Loc. = LCCOMB_X34_Y27_N12; Fanout = 48; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[22\]~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.413 ns) 1.910 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~6 3 COMB LCCOMB_X31_Y27_N30 1 " "Info: 3: + IC(0.754 ns) + CELL(0.413 ns) = 1.910 ns; Loc. = LCCOMB_X31_Y27_N30; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~6'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~6 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.300 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~7 4 COMB LCCOMB_X31_Y27_N24 10 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 2.300 ns; Loc. = LCCOMB_X31_Y27_N24; Fanout = 10; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~6 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.271 ns) 2.849 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_mul_src2\[4\]~4 5 COMB LCCOMB_X31_Y27_N8 16 " "Info: 5: + IC(0.278 ns) + CELL(0.271 ns) = 2.849 ns; Loc. = LCCOMB_X31_Y27_N8; Fanout = 16; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_mul_src2\[4\]~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~7 L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[4]~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6736 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.393 ns) 4.609 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~9 6 COMB LCCOMB_X34_Y27_N24 2 " "Info: 6: + IC(1.367 ns) + CELL(0.393 ns) = 4.609 ns; Loc. = LCCOMB_X34_Y27_N24; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~9'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[4]~4 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.680 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~11 7 COMB LCCOMB_X34_Y27_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.680 ns; Loc. = LCCOMB_X34_Y27_N26; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~11'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~9 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.751 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~13 8 COMB LCCOMB_X34_Y27_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.751 ns; Loc. = LCCOMB_X34_Y27_N28; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~13'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~11 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.897 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~15 9 COMB LCCOMB_X34_Y27_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 4.897 ns; Loc. = LCCOMB_X34_Y27_N30; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.968 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~17 10 COMB LCCOMB_X34_Y26_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.968 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~17'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.039 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~19 11 COMB LCCOMB_X34_Y26_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.039 ns; Loc. = LCCOMB_X34_Y26_N2; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~19'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.110 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~21 12 COMB LCCOMB_X34_Y26_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.110 ns; Loc. = LCCOMB_X34_Y26_N4; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~21'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.181 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~23 13 COMB LCCOMB_X34_Y26_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.181 ns; Loc. = LCCOMB_X34_Y26_N6; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.252 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~25 14 COMB LCCOMB_X34_Y26_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.252 ns; Loc. = LCCOMB_X34_Y26_N8; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~25'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.323 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~27 15 COMB LCCOMB_X34_Y26_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.323 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~27'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.394 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~29 16 COMB LCCOMB_X34_Y26_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.394 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.553 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~31 17 COMB LCCOMB_X34_Y26_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 5.553 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.624 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~33 18 COMB LCCOMB_X34_Y26_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.624 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~33'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.695 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~35 19 COMB LCCOMB_X34_Y26_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.695 ns; Loc. = LCCOMB_X34_Y26_N18; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.766 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~37 20 COMB LCCOMB_X34_Y26_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.766 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~37'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.837 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~39 21 COMB LCCOMB_X34_Y26_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.837 ns; Loc. = LCCOMB_X34_Y26_N22; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~39'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.908 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~41 22 COMB LCCOMB_X34_Y26_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.908 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~41'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.979 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~43 23 COMB LCCOMB_X34_Y26_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.979 ns; Loc. = LCCOMB_X34_Y26_N26; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~43'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.050 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~45 24 COMB LCCOMB_X34_Y26_N28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.050 ns; Loc. = LCCOMB_X34_Y26_N28; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~45'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.196 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~47 25 COMB LCCOMB_X34_Y26_N30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.146 ns) = 6.196 ns; Loc. = LCCOMB_X34_Y26_N30; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.267 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~49 26 COMB LCCOMB_X34_Y25_N0 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.267 ns; Loc. = LCCOMB_X34_Y25_N0; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.338 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~51 27 COMB LCCOMB_X34_Y25_N2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.338 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.409 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~53 28 COMB LCCOMB_X34_Y25_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.409 ns; Loc. = LCCOMB_X34_Y25_N4; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.480 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~55 29 COMB LCCOMB_X34_Y25_N6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.480 ns; Loc. = LCCOMB_X34_Y25_N6; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.551 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~57 30 COMB LCCOMB_X34_Y25_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.551 ns; Loc. = LCCOMB_X34_Y25_N8; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.622 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~59 31 COMB LCCOMB_X34_Y25_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.622 ns; Loc. = LCCOMB_X34_Y25_N10; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.693 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~61 32 COMB LCCOMB_X34_Y25_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.693 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.852 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~63 33 COMB LCCOMB_X34_Y25_N14 1 " "Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 6.852 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.262 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~64 34 COMB LCCOMB_X34_Y25_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 7.262 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 8.094 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_arith_result\[32\]~0 35 COMB LCCOMB_X32_Y25_N18 1 " "Info: 35: + IC(0.682 ns) + CELL(0.150 ns) = 8.094 ns; Loc. = LCCOMB_X32_Y25_N18; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_arith_result\[32\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3592 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 8.481 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0 36 COMB LCCOMB_X32_Y25_N20 4 " "Info: 36: + IC(0.237 ns) + CELL(0.150 ns) = 8.481 ns; Loc. = LCCOMB_X32_Y25_N20; Fanout = 4; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.150 ns) 9.345 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~8 37 COMB LCCOMB_X30_Y25_N2 2 " "Info: 37: + IC(0.714 ns) + CELL(0.150 ns) = 9.345 ns; Loc. = LCCOMB_X30_Y25_N2; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~8'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 10.159 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\] 38 REG LCFF_X30_Y25_N25 3 " "Info: 38: + IC(0.448 ns) + CELL(0.366 ns) = 10.159 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 3; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.116 ns ( 50.36 % ) " "Info: Total cell delay = 5.116 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.043 ns ( 49.64 % ) " "Info: Total interconnect delay = 5.043 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~6 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~7 L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[4]~4 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~9 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~11 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~6 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~7 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[4]~4 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~11 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~13 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~17 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~19 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~21 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~23 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~25 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~27 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~29 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~33 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~37 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~39 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~41 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~43 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~45 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~47 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~49 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~51 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~53 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~55 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~57 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~59 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~61 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~63 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~64 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.323ns 0.754ns 0.240ns 0.278ns 1.367ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.237ns 0.714ns 0.448ns } { 0.000ns 0.420ns 0.413ns 0.150ns 0.271ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.046 ns - Smallest " "Info: - Smallest clock skew is 0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\] 3 REG LCFF_X30_Y25_N25 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 3; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_alu_result\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 3 REG LCFF_X34_Y27_N5 2 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X34_Y27_N5; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~6 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~7 L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[4]~4 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~9 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~11 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[22]~1 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~6 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~7 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[4]~4 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~11 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~13 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~17 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~19 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~21 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~23 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~25 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~27 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~29 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~33 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~37 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~39 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~41 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~43 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~45 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~47 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~49 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~51 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~53 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~55 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~57 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~59 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~61 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~63 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~64 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.323ns 0.754ns 0.240ns 0.278ns 1.367ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.237ns 0.714ns 0.448ns } { 0.000ns 0.420ns 0.413ns 0.150ns 0.271ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_alu_result[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\] KEY\[3\] CLOCK_50 5.799 ns register " "Info: tsu for register \"L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 5.799 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.505 ns + Longest pin register " "Info: + Longest pin to register delay is 8.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'KEY\[3\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.516 ns) + CELL(0.150 ns) 7.528 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~3 2 COMB LCCOMB_X36_Y23_N18 1 " "Info: 2: + IC(6.516 ns) + CELL(0.150 ns) = 7.528 ns; Loc. = LCCOMB_X36_Y23_N18; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.666 ns" { KEY[3] L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.149 ns) 8.421 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~4 3 COMB LCCOMB_X36_Y20_N8 1 " "Info: 3: + IC(0.744 ns) + CELL(0.149 ns) = 8.421 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|read_mux_out\[2\]~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.505 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\] 4 REG LCFF_X36_Y20_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.505 ns; Loc. = LCFF_X36_Y20_N9; Fanout = 1; REG Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 14.64 % ) " "Info: Total cell delay = 1.245 ns ( 14.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.260 ns ( 85.36 % ) " "Info: Total interconnect delay = 7.260 ns ( 85.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.505 ns" { KEY[3] L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "8.505 ns" { KEY[3] {} KEY[3]~combout {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 6.516ns 0.744ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\] 3 REG LCFF_X36_Y20_N9 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X36_Y20_N9; Fanout = 1; REG Node = 'L5_Nios:NIOS\|PIO_IN:the_PIO_IN\|readdata\[2\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "pio_in.v" "" { Text "H:/QuartusII/Lab6/pio_in.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.505 ns" { KEY[3] L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "8.505 ns" { KEY[3] {} KEY[3]~combout {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~3 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|read_mux_out[2]~4 {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 6.516ns 0.744ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_IN:the_PIO_IN|readdata[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[3\] L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[10\] 10.421 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[3\]\" through register \"L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[10\]\" is 10.421 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[10\] 3 REG LCFF_X33_Y19_N13 8 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X33_Y19_N13; Fanout = 8; REG Node = 'L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[10\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] } "NODE_NAME" } } { "pio_out.v" "" { Text "H:/QuartusII/Lab6/pio_out.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pio_out.v" "" { Text "H:/QuartusII/Lab6/pio_out.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.502 ns + Longest register pin " "Info: + Longest register to pin delay is 7.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[10\] 1 REG LCFF_X33_Y19_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N13; Fanout = 8; REG Node = 'L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\|data_out\[10\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] } "NODE_NAME" } } { "pio_out.v" "" { Text "H:/QuartusII/Lab6/pio_out.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.438 ns) 0.803 ns HEXdisplay:d2\|WideOr3~0 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.365 ns) + CELL(0.438 ns) = 0.803 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'HEXdisplay:d2\|WideOr3~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] HEXdisplay:d2|WideOr3~0 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.027 ns) + CELL(2.672 ns) 7.502 ns HEX2\[3\] 3 PIN PIN_AC26 0 " "Info: 3: + IC(4.027 ns) + CELL(2.672 ns) = 7.502 ns; Loc. = PIN_AC26; Fanout = 0; PIN Node = 'HEX2\[3\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { HEXdisplay:d2|WideOr3~0 HEX2[3] } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 41.46 % ) " "Info: Total cell delay = 3.110 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.392 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.392 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] HEXdisplay:d2|WideOr3~0 HEX2[3] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] {} HEXdisplay:d2|WideOr3~0 {} HEX2[3] {} } { 0.000ns 0.365ns 4.027ns } { 0.000ns 0.438ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] HEXdisplay:d2|WideOr3~0 HEX2[3] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { L5_Nios:NIOS|PIO_OUT:the_PIO_OUT|data_out[10] {} HEXdisplay:d2|WideOr3~0 {} HEX2[3] {} } { 0.000ns 0.365ns 4.027ns } { 0.000ns 0.438ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] LEDG\[0\] 9.953 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"LEDG\[0\]\" is 9.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.283 ns) + CELL(2.808 ns) 9.953 ns LEDG\[0\] 2 PIN PIN_AE22 0 " "Info: 2: + IC(6.283 ns) + CELL(2.808 ns) = 9.953 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LEDG\[0\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.091 ns" { KEY[0] LEDG[0] } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 36.87 % ) " "Info: Total cell delay = 3.670 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.283 ns ( 63.13 % ) " "Info: Total interconnect delay = 6.283 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.953 ns" { KEY[0] LEDG[0] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "9.953 ns" { KEY[0] {} KEY[0]~combout {} LEDG[0] {} } { 0.000ns 0.000ns 6.283ns } { 0.000ns 0.862ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[37\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.181 ns register " "Info: th for register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[37\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.447 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.447 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[37\] 3 REG LCFF_X25_Y21_N9 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 4.447 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[37\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { altera_internal_jtag~TCKUTAPclkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.910 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.874ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.532 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.275 ns) 2.448 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr~31 2 COMB LCCOMB_X25_Y21_N8 1 " "Info: 2: + IC(2.173 ns) + CELL(0.275 ns) = 2.448 ns; Loc. = LCCOMB_X25_Y21_N8; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { altera_internal_jtag~TDIUTAP L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~31 } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.532 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[37\] 3 REG LCFF_X25_Y21_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.532 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|sr\[37\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~31 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 14.18 % ) " "Info: Total cell delay = 0.359 ns ( 14.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.173 ns ( 85.82 % ) " "Info: Total interconnect delay = 2.173 ns ( 85.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { altera_internal_jtag~TDIUTAP L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~31 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { altera_internal_jtag~TDIUTAP {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.173ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.874ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { altera_internal_jtag~TDIUTAP L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~31 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { altera_internal_jtag~TDIUTAP {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.173ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 10:49:17 2012 " "Info: Processing ended: Wed Oct 31 10:49:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
