# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7z010clg400-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.cache/wt [current_project]
set_property parent.project_path C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property ip_repo_paths {
  c:/users/erick.medina/documents/esdc/esdc/lab1/hardware/screenobject
  c:/users/erick.medina/documents/esdc/esdc/lab1/hardware/vgasync
} [current_project]
add_files C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/hardware_lab1.bd
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_processing_system7_0_0/hardware_lab1_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_0_0/hardware_lab1_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_0_0/hardware_lab1_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_0_0/hardware_lab1_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_1_0/hardware_lab1_axi_gpio_1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_1_0/hardware_lab1_axi_gpio_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_1_0/hardware_lab1_axi_gpio_1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_2_0/hardware_lab1_axi_gpio_2_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_2_0/hardware_lab1_axi_gpio_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_2_0/hardware_lab1_axi_gpio_2_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_3_0/hardware_lab1_axi_gpio_3_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_3_0/hardware_lab1_axi_gpio_3_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_3_0/hardware_lab1_axi_gpio_3_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_4_0/hardware_lab1_axi_gpio_4_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_4_0/hardware_lab1_axi_gpio_4_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_axi_gpio_4_0/hardware_lab1_axi_gpio_4_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_rst_processing_system7_0_100M_0/hardware_lab1_rst_processing_system7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_rst_processing_system7_0_100M_0/hardware_lab1_rst_processing_system7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_rst_processing_system7_0_100M_0/hardware_lab1_rst_processing_system7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_xbar_0/hardware_lab1_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/ip/hardware_lab1_auto_pc_0/hardware_lab1_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/hardware_lab1_ooc.xdc]
set_property is_locked true [get_files C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/hardware_lab1.bd]

read_verilog -library xil_defaultlib C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/lab1.srcs/sources_1/bd/hardware_lab1/hdl/hardware_lab1_wrapper.v
read_xdc C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/zyboVGA.xdc
set_property used_in_implementation false [get_files C:/Users/erick.medina/Documents/ESDC/esdc/lab1/hardware/zyboVGA.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
catch { write_hwdef -file hardware_lab1_wrapper.hwdef }
synth_design -top hardware_lab1_wrapper -part xc7z010clg400-1
write_checkpoint hardware_lab1_wrapper.dcp
catch { report_utilization -file hardware_lab1_wrapper_utilization_synth.rpt -pb hardware_lab1_wrapper_utilization_synth.pb }
