# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.009/*         0.063/*         clock_divider_RX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.010/*         0.063/*         clock_divider_TX/flag_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.940    0.041/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.940    0.042/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.941    0.042/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.940    0.043/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.939    0.063/*         0.054/*         pulse_gen/pls_flop_reg/D    1
@(R)->SCAN_CLK(R)	1.071    0.081/*         -0.055/*        REGISTER/\Reg_File_reg[2][7] /SN    1
ALU_CLK(R)->REF_CLK(R)	0.357    0.081/*         0.053/*         U_system_control/\store_ALU_OUT_reg[13] /D    1
ALU_CLK(R)->REF_CLK(R)	0.358    0.082/*         0.053/*         U_system_control/\store_ALU_OUT_reg[9] /D    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.084/*         0.053/*         U_system_control/\store_ALU_OUT_reg[14] /D    1
ALU_CLK(R)->REF_CLK(R)	0.358    0.085/*         0.053/*         U_system_control/\store_ALU_OUT_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	0.353    0.086/*         0.053/*         U_system_control/\store_ALU_OUT_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.088/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.092/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.352    0.093/*         0.053/*         U_system_control/\store_ALU_OUT_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.093/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.352    0.094/*         0.054/*         U_system_control/\store_ALU_OUT_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.094/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.095/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.096/*         0.063/*         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.097/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.099/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.099/*         0.060/*         FIFO/WR/\w_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.100/*         0.052/*         Data_sync/\sync_reg_reg[1] /D    1
@(R)->UART_CLK(R)	0.862    0.100/*         0.074/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.102/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.103/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.923    0.103/*         0.052/*         RX/DUT3/\majority_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	0.349    0.104/*         0.054/*         U_system_control/\store_ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.104/*         0.056/*         RSTSYNC1/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.104/*         0.059/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.106/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.106/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.106/*         0.060/*         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.106/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.107/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.107/*         0.060/*         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.107/*         0.060/*         Data_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.108/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.105    0.108/*         0.060/*         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.105    0.109/*         0.060/*         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.109/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.110/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.110/*         0.060/*         REGISTER/\Reg_File_reg[15][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.102    0.110/*         0.060/*         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.105    0.110/*         0.060/*         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.110/*         0.060/*         ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.111/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.111/*         0.060/*         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.111/*         0.060/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.111/*         0.064/*         RSTSYNC1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.946    0.111/*         0.060/*         FIFO/RD/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.112/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.105    0.112/*         0.060/*         ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.112/*         0.060/*         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.946    0.113/*         0.060/*         FIFO/RD/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.113/*         0.060/*         FIFO/WR/\wptr_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.113/*         0.060/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.113/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.113/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.105    0.114/*         0.060/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.115/*         0.061/*         U_system_control/\store_ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.115/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.115/*         0.060/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.943    0.115/*         0.062/*         TX/DUT1/\COUNT_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.115/*         0.060/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.115/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
@(R)->SCAN_CLK(R)	1.073    0.116/*         -0.058/*        REGISTER/\Reg_File_reg[2][0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.116/*         0.060/*         U_system_control/\store_ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.116/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.116/*         0.061/*         REGISTER/\Reg_File_reg[14][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.105    0.116/*         0.060/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.117/*         0.060/*         FIFO/WR/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.117/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.117/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.117/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.118/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.923    0.118/*         0.052/*         RX/DUT3/\majority_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.118/*         0.060/*         ALU/\ALU_OUT_reg[11] /SI    1
TX_CLK(R)->TX_CLK(R)	0.944    0.118/*         0.052/*         TX/DUT1/\S_DATA_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.916    0.118/*         0.052/*         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.118/*         0.061/*         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.118/*         0.060/*         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.118/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.119/*         0.061/*         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.119/*         0.048/*         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.119/*         0.061/*         REGISTER/\Reg_File_reg[10][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.918    0.119/*         0.052/*         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.119/*         0.060/*         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.119/*         0.061/*         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.119/*         0.060/*         REGISTER/\Reg_File_reg[13][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.917    0.120/*         0.052/*         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.120/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.120/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.120/*         0.061/*         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.120/*         0.061/*         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.120/*         0.061/*         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.120/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.120/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.917    0.120/*         0.052/*         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.120/*         0.061/*         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.120/*         0.060/*         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.121/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.121/*         0.061/*         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.121/*         0.061/*         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.121/*         0.061/*         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.121/*         0.061/*         REGISTER/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.121/*         0.061/*         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.121/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.121/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.121/*         0.061/*         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.121/*         0.061/*         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.121/*         0.061/*         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.121/*         0.061/*         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.122/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.943    0.122/*         0.052/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.946    0.122/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.122/*         0.061/*         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.122/*         0.061/*         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.122/*         0.061/*         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.122/*         0.061/*         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.123/*         0.061/*         REGISTER/\Reg_File_reg[4][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.918    0.123/*         0.052/*         RX/DUT5/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.123/*         0.055/*         U_system_control/\storeadd_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.123/*         0.061/*         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.123/*         0.061/*         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.123/*         0.061/*         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.123/*         0.060/*         REGISTER/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.123/*         0.061/*         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.123/*         0.061/*         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.123/*         0.061/*         REGISTER/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.123/*         0.061/*         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.895    0.123/*         0.061/*         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.124/*         0.061/*         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.124/*         0.061/*         TX/DUT1/\S_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.124/*         0.061/*         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.124/*         0.061/*         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.915    0.124/*         0.052/*         RX/DUT5/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.124/*         0.061/*         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.124/*         0.061/*         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.124/*         0.061/*         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.124/*         0.061/*         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.124/*         0.061/*         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.124/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.124/*         0.061/*         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.124/*         0.061/*         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.125/*         0.061/*         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.125/*         0.061/*         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.125/*         0.061/*         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.125/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.125/*         0.061/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.125/*         0.061/*         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.125/*         0.061/*         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.125/*         0.061/*         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.125/*         0.061/*         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.125/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.125/*         0.061/*         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.125/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.125/*         0.061/*         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.125/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.126/*         0.061/*         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.126/*         0.061/*         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.126/*         0.061/*         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.126/*         0.061/*         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.126/*         0.061/*         REGISTER/\Reg_File_reg[5][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.945    0.126/*         0.052/*         TX/DUT1/\S_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.897    0.126/*         0.061/*         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.126/*         0.061/*         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.126/*         0.061/*         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.126/*         0.063/*         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.126/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.918    0.126/*         0.052/*         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.126/*         0.061/*         REGISTER/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.126/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.126/*         0.061/*         U_system_control/\store_ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.126/*         0.061/*         U_system_control/\store_ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.126/*         0.061/*         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.126/*         0.061/*         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.126/*         0.061/*         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.127/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.127/*         0.061/*         TX/DUT1/\S_DATA_reg[6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.918    0.127/*         0.052/*         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.127/*         0.061/*         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.127/*         0.061/*         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.127/*         0.061/*         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.127/*         0.061/*         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.127/*         0.061/*         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.127/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.127/*         0.061/*         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.127/*         0.061/*         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.127/*         0.061/*         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.128/*         0.061/*         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.128/*         0.061/*         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.128/*         0.061/*         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.128/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.945    0.128/*         0.052/*         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.128/*         0.061/*         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.128/*         0.061/*         clock_divider_RX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.128/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.128/*         0.056/*         U_system_control/\storeadd_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.128/*         0.061/*         REGISTER/\Reg_File_reg[11][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.944    0.128/*         0.052/*         TX/DUT1/\S_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.128/*         0.061/*         REGISTER/\Reg_File_reg[12][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.101    0.129/*         0.061/*         ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.129/*         0.061/*         REGISTER/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.129/*         0.061/*         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.129/*         0.062/*         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.129/*         0.061/*         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.944    0.129/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.129/*         0.061/*         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.129/*         0.061/*         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.129/*         0.061/*         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.129/*         0.061/*         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.129/*         0.061/*         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.129/*         0.061/*         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.129/*         0.061/*         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.129/*         0.061/*         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.130/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.130/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.130/*         0.061/*         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.130/*         0.061/*         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.130/*         0.061/*         TX/DUT2/\current_state_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.945    0.130/*         0.052/*         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.130/*         0.061/*         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.131/*         0.061/*         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.131/*         0.061/*         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.131/*         0.061/*         REGISTER/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.131/*         0.062/*         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.131/*         0.061/*         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.904    */0.132         */0.087         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.132/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.132/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.132/*         0.061/*         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.132/*         0.061/*         REGISTER/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.132/*         0.061/*         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.132/*         0.061/*         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.133/*         0.061/*         REGISTER/\Reg_File_reg[0][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.910    0.133/*         0.053/*         RX/DUT4/expected_parity_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.945    0.133/*         0.052/*         TX/DUT1/\S_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.133/*         0.061/*         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.133/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.133/*         0.061/*         REGISTER/\Reg_File_reg[14][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.919    0.133/*         0.052/*         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.133/*         0.061/*         REGISTER/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.134/*         0.062/*         REGISTER/\Reg_File_reg[7][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.907    */0.134         */0.086         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.134/*         0.061/*         RX/DUT5/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.134/*         0.062/*         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.134/*         0.062/*         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.134/*         0.062/*         RX/DUT4/par_err_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.911    0.135/*         0.053/*         RX/DUT4/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.135/*         0.062/*         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.135/*         0.061/*         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.136/*         0.062/*         RX/DUT2/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.136/*         0.062/*         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.940    0.136/*         0.053/*         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.136/*         0.062/*         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.136/*         0.062/*         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.136/*         0.062/*         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.896    0.136/*         0.062/*         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.895    0.137/*         0.062/*         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.896    0.137/*         0.062/*         clock_divider_TX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.137/*         0.062/*         clock_divider_RX/\counter_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.942    0.137/*         0.053/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.138/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.138/*         0.062/*         TX/DUT1/\S_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.138/*         0.062/*         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.139/*         0.062/*         RX/DUT5/\P_DATA_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.937    0.139/*         0.055/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.139/*         0.061/*         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.140/*         0.062/*         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.140/*         0.062/*         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.140/*         0.062/*         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.896    0.140/*         0.062/*         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.140/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.946    0.141/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.141/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.896    0.141/*         0.062/*         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.141/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.141/*         0.057/*         U_system_control/\storeadd_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.141/*         0.062/*         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.142/*         0.062/*         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.142/*         0.062/*         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.143/*         0.062/*         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.143/*         0.062/*         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.143/*         0.063/*         REGISTER/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.143/*         0.062/*         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.144/*         0.063/*         RSTSYNC1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.146/*         0.062/*         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.896    0.146/*         0.063/*         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.146/*         0.063/*         TX/DUT3/par_bit_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.903    */0.147         */0.089         TX/DUT1/\COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.947    0.147/*         0.063/*         FIFO/RD/\r_binary_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.909    */0.147         */0.086         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.147/*         0.063/*         REGISTER/\RdData_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.944    0.148/*         0.052/*         TX/DUT1/\S_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.148/*         0.063/*         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.943    0.148/*         0.062/*         FIFO/RD/\r_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.148/*         0.051/*         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.150/*         0.063/*         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.150/*         0.063/*         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.150/*         0.052/*         Data_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.150/*         0.063/*         FIFO/WR/\w_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.150/*         0.052/*         Data_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.151/*         0.058/*         Data_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.957    0.151/*         0.063/*         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.154/*         0.063/*         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.943    0.154/*         0.062/*         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.155/*         0.052/*         Data_sync/\sync_bus_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.884    */0.155         */0.087         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.155/*         0.063/*         U_system_control/\storeadd_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.920    0.156/*         0.053/*         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.156/*         0.061/*         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.157/*         0.063/*         RX/DUT1/\current_state_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.920    0.158/*         0.052/*         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.158/*         0.063/*         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.158/*         0.052/*         Data_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.158/*         0.053/*         Data_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.161/*         0.052/*         Data_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.943    0.161/*         0.064/*         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.161/*         0.064/*         REGISTER/\Reg_File_reg[3][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.923    0.163/*         0.052/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.163/*         0.064/*         U_system_control/\storeadd_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.166/*         0.063/*         REGISTER/\Reg_File_reg[3][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.904    */0.167         */0.092         FIFO/RD/\r_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.167/*         0.052/*         Data_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.168/*         0.064/*         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.168/*         0.064/*         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.169/*         0.064/*         REGISTER/\Reg_File_reg[3][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.887    */0.170         */0.087         RX/DUT2/\bit_cnt_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.901    */0.171         */0.092         FIFO/RD/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.171/*         0.064/*         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.171/*         0.052/*         REGISTER/\Reg_File_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.171/*         0.052/*         REGISTER/\Reg_File_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.171/*         0.052/*         REGISTER/\Reg_File_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.172/*         0.052/*         REGISTER/\Reg_File_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.172/*         0.053/*         Data_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.172/*         0.052/*         REGISTER/\Reg_File_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.172/*         0.052/*         REGISTER/\Reg_File_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.172/*         0.052/*         REGISTER/\Reg_File_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.173/*         0.052/*         REGISTER/\Reg_File_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.173/*         0.053/*         REGISTER/\Reg_File_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.173/*         0.052/*         REGISTER/\Reg_File_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.173/*         0.052/*         REGISTER/\Reg_File_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.174/*         0.053/*         REGISTER/\Reg_File_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.174/*         0.052/*         REGISTER/\Reg_File_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.174/*         0.052/*         REGISTER/\Reg_File_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.174/*         0.052/*         REGISTER/\Reg_File_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.174/*         0.052/*         REGISTER/\Reg_File_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.174/*         0.052/*         REGISTER/\Reg_File_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.174/*         0.052/*         REGISTER/\Reg_File_reg[7][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.916    0.174/*         0.055/*         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.175/*         0.052/*         REGISTER/\Reg_File_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.175/*         0.052/*         REGISTER/\Reg_File_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.175/*         0.052/*         REGISTER/\Reg_File_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.175/*         0.052/*         REGISTER/\Reg_File_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.175/*         0.065/*         REGISTER/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.175/*         0.052/*         REGISTER/\Reg_File_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.175/*         0.052/*         REGISTER/\Reg_File_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.175/*         0.052/*         REGISTER/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.175/*         0.052/*         REGISTER/\Reg_File_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.175/*         0.052/*         REGISTER/\Reg_File_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.175/*         0.052/*         REGISTER/\Reg_File_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.176/*         0.052/*         REGISTER/\Reg_File_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.176/*         0.052/*         REGISTER/\Reg_File_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.176/*         0.052/*         REGISTER/\Reg_File_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.176/*         0.053/*         REGISTER/\Reg_File_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.176/*         0.052/*         REGISTER/\Reg_File_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.176/*         0.052/*         REGISTER/\Reg_File_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.176/*         0.053/*         FIFO/MEM/\Reg_File_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.177/*         0.052/*         REGISTER/\Reg_File_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.177/*         0.053/*         REGISTER/\Reg_File_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.177/*         0.053/*         FIFO/MEM/\Reg_File_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.177/*         0.052/*         REGISTER/\Reg_File_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.177/*         0.052/*         REGISTER/\Reg_File_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.177/*         0.052/*         REGISTER/\Reg_File_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.177/*         0.052/*         REGISTER/\Reg_File_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.177/*         0.052/*         REGISTER/\Reg_File_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.177/*         0.053/*         REGISTER/\Reg_File_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.177/*         0.052/*         REGISTER/\Reg_File_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.177/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.177/*         0.053/*         REGISTER/\Reg_File_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.178/*         0.053/*         FIFO/MEM/\Reg_File_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.178/*         0.053/*         REGISTER/\Reg_File_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.178/*         0.052/*         REGISTER/\Reg_File_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.178/*         0.052/*         REGISTER/\Reg_File_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.178/*         0.065/*         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.178/*         0.052/*         REGISTER/\Reg_File_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.178/*         0.053/*         REGISTER/\Reg_File_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.178/*         0.053/*         REGISTER/\Reg_File_reg[15][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.941    0.178/*         0.052/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.178/*         0.052/*         REGISTER/\Reg_File_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.178/*         0.052/*         REGISTER/\Reg_File_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.178/*         0.053/*         FIFO/MEM/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.178/*         0.052/*         REGISTER/\Reg_File_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.179/*         0.052/*         REGISTER/\Reg_File_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.179/*         0.053/*         FIFO/MEM/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.179/*         0.053/*         REGISTER/\Reg_File_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.179/*         0.052/*         REGISTER/\Reg_File_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.179/*         0.053/*         REGISTER/\Reg_File_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.179/*         0.053/*         FIFO/MEM/\Reg_File_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.179/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.179/*         0.053/*         REGISTER/\Reg_File_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.180/*         0.053/*         REGISTER/\Reg_File_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.180/*         0.053/*         REGISTER/\Reg_File_reg[9][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.916    0.180/*         0.057/*         RX/DUT2/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.180/*         0.064/*         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.180/*         0.053/*         REGISTER/\Reg_File_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.180/*         0.053/*         REGISTER/\Reg_File_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.180/*         0.053/*         REGISTER/\Reg_File_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.180/*         0.052/*         REGISTER/\Reg_File_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.180/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.180/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.180/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.180/*         0.052/*         REGISTER/\Reg_File_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.180/*         0.053/*         FIFO/MEM/\Reg_File_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.181/*         0.052/*         REGISTER/\Reg_File_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.181/*         0.053/*         REGISTER/\Reg_File_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.181/*         0.052/*         REGISTER/\Reg_File_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.181/*         0.052/*         REGISTER/\Reg_File_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.181/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.181/*         0.053/*         FIFO/MEM/\Reg_File_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.181/*         0.052/*         REGISTER/\Reg_File_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.181/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.972    0.181/*         0.052/*         REGISTER/\Reg_File_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.181/*         0.053/*         FIFO/MEM/\Reg_File_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.181/*         0.052/*         REGISTER/\Reg_File_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.181/*         0.053/*         REGISTER/\Reg_File_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.182/*         0.053/*         REGISTER/\Reg_File_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.182/*         0.052/*         REGISTER/\Reg_File_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.974    0.182/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.182/*         0.053/*         FIFO/MEM/\Reg_File_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.182/*         0.052/*         REGISTER/\Reg_File_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.182/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.182/*         0.052/*         REGISTER/\Reg_File_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.182/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.182/*         0.053/*         REGISTER/\Reg_File_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.182/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.183/*         0.052/*         REGISTER/\Reg_File_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.183/*         0.053/*         FIFO/MEM/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.183/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.184/*         0.053/*         REGISTER/\Reg_File_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.184/*         0.053/*         REGISTER/\Reg_File_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.184/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.185/*         0.053/*         REGISTER/\Reg_File_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.185/*         0.053/*         REGISTER/\Reg_File_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.185/*         0.066/*         FIFO/WR/\w_binary_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.939    0.185/*         0.053/*         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.186/*         0.052/*         REGISTER/\Reg_File_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.186/*         0.053/*         REGISTER/\Reg_File_reg[4][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.878    */0.186         */0.088         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.186/*         0.062/*         U_system_control/RX_D_VLD_delayed_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.186/*         0.052/*         REGISTER/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.186/*         0.053/*         REGISTER/\Reg_File_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.187/*         0.052/*         REGISTER/\RdData_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.886    */0.188         */0.088         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.188/*         0.053/*         REGISTER/\Reg_File_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.189/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.189/*         0.054/*         FIFO/MEM/\Reg_File_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.189/*         0.053/*         REGISTER/\Reg_File_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.190/*         0.053/*         REGISTER/\Reg_File_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.190/*         0.066/*         Data_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.192/*         0.053/*         REGISTER/\Reg_File_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.192/*         0.053/*         REGISTER/\Reg_File_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.952    0.192/*         0.066/*         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.192/*         0.052/*         REGISTER/\RdData_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.938    0.192/*         0.055/*         pulse_gen/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.970    0.192/*         0.053/*         REGISTER/\Reg_File_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.192/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.946    0.193/*         0.061/*         TX/DUT1/SER_DATA_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.914    0.193/*         0.052/*         RX/DUT1/\current_state_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.877    */0.193         */0.087         RX/DUT1/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.958    0.194/*         0.063/*         REGISTER/\Reg_File_reg[2][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.195/*         0.066/*         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.196/*         0.052/*         REGISTER/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.196/*         0.053/*         REGISTER/\Reg_File_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.197/*         0.052/*         REGISTER/\RdData_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.958    0.197/*         0.063/*         REGISTER/\Reg_File_reg[2][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.197/*         0.066/*         FIFO/WR/\w_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.198/*         0.066/*         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.198/*         0.062/*         U_system_control/\storeadd_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.953    0.198/*         0.063/*         REGISTER/\Reg_File_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.199/*         0.063/*         REGISTER/\Reg_File_reg[2][6] /RN    1
TX_CLK(R)->TX_CLK(R)	0.887    */0.200         */0.105         FIFO/RD/rempty_reg/D    1
@(R)->SCAN_CLK(R)	0.958    0.200/*         0.063/*         REGISTER/\Reg_File_reg[6][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.200/*         0.052/*         REGISTER/\Reg_File_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.201/*         0.066/*         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.891    0.201/*         0.061/*         RSTSYNC2/\sync_reg_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.889    */0.202         */0.084         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.203/*         0.066/*         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.204/*         0.063/*         RX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.204/*         0.052/*         REGISTER/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.204/*         0.053/*         REGISTER/\Reg_File_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.204/*         0.066/*         Data_sync/\sync_bus_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.953    0.205/*         0.063/*         REGISTER/\Reg_File_reg[2][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.206/*         0.052/*         REGISTER/\RdData_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.954    0.206/*         0.063/*         REGISTER/\Reg_File_reg[7][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.207/*         0.065/*         RX/DUT2/\edge_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.209/*         0.052/*         REGISTER/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.944    0.209/*         0.062/*         TX/DUT1/\COUNT_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.922    0.210/*         0.053/*         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.212/*         0.052/*         REGISTER/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.212/*         0.065/*         RX/DUT2/\edge_cnt_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.954    0.212/*         0.063/*         REGISTER/\Reg_File_reg[6][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.212/*         0.061/*         clock_divider_RX/\counter_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.954    0.212/*         0.063/*         REGISTER/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.213/*         0.063/*         REGISTER/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.213/*         0.062/*         REGISTER/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.214/*         0.062/*         REGISTER/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.214/*         0.062/*         REGISTER/\Reg_File_reg[3][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.953    0.214/*         0.066/*         REGISTER/\Reg_File_reg[2][1] /SI    1
@(R)->SCAN_CLK(R)	0.954    0.214/*         0.062/*         REGISTER/\Reg_File_reg[7][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.897    0.214/*         0.062/*         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.216/*         0.065/*         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.217/*         0.061/*         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.945    0.217/*         0.061/*         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.218/*         0.052/*         REGISTER/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.218/*         0.052/*         REGISTER/\Reg_File_reg[3][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.879    */0.218         */0.085         RX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.973    0.218/*         0.052/*         REGISTER/\Reg_File_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.219/*         0.052/*         REGISTER/\Reg_File_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.219/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.952    0.219/*         0.062/*         REGISTER/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.220/*         0.062/*         REGISTER/\Reg_File_reg[4][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.220/*         0.051/*         REGISTER/\Reg_File_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.220/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.220/*         0.052/*         REGISTER/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.220/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.220/*         0.065/*         RX/DUT2/\edge_cnt_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.953    0.220/*         0.062/*         REGISTER/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.221/*         0.062/*         REGISTER/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.221/*         0.062/*         REGISTER/\Reg_File_reg[5][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.892    */0.221         */0.113         TX/DUT1/\COUNT_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.959    0.222/*         0.062/*         REGISTER/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.222/*         0.062/*         REGISTER/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.959    0.222/*         0.062/*         REGISTER/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.223/*         0.063/*         REGISTER/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.223/*         0.062/*         REGISTER/\Reg_File_reg[7][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.224/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.950    0.224/*         0.062/*         REGISTER/\Reg_File_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    */0.224         */0.092         FIFO/WR/\w_binary_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.953    0.225/*         0.062/*         REGISTER/\Reg_File_reg[7][3] /RN    1
TX_CLK(R)->TX_CLK(R)	0.939    0.225/*         0.053/*         FIFO/RD/\rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.958    0.226/*         0.061/*         REGISTER/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.226/*         0.062/*         REGISTER/\Reg_File_reg[5][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.226/*         0.061/*         RX/DUT2/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.226/*         0.064/*         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.227/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.228/*         0.052/*         REGISTER/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.228/*         0.063/*         RX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    */0.229         */0.092         FIFO/WR/\wptr_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.958    0.229/*         0.061/*         REGISTER/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.231/*         0.061/*         U_system_control/\storeadd_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.232/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.232/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.233/*         0.059/*         U_system_control/\TX_P_DATA_store_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.956    0.234/*         0.061/*         Data_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.234/*         0.061/*         U_system_control/\storeadd_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.234/*         0.061/*         REGISTER/\Reg_File_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    */0.235         */0.088         FIFO/WR/\w_binary_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.954    0.235/*         0.061/*         REGISTER/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.236/*         0.061/*         Data_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.236/*         0.061/*         U_system_control/\storeadd_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.236/*         0.061/*         REGISTER/\Reg_File_reg[5][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.901    0.236/*         0.055/*         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.236/*         0.059/*         FIFO/WR/wfull_reg/D    1
@(R)->SCAN_CLK(R)	0.954    0.236/*         0.061/*         REGISTER/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.236/*         0.061/*         U_system_control/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.236/*         0.061/*         REGISTER/\Reg_File_reg[6][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.236/*         0.064/*         REGISTER/\Reg_File_reg[1][2] /SI    1
@(R)->SCAN_CLK(R)	0.955    0.237/*         0.061/*         Data_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.237/*         0.061/*         U_system_control/\storeadd_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.237/*         0.061/*         Data_sync/\sync_bus_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.487    0.237/*         0.054/*         clock_divider_RX/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.955    0.238/*         0.061/*         Data_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.239/*         0.061/*         REGISTER/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.951    0.239/*         0.061/*         REGISTER/\Reg_File_reg[4][0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.487    0.239/*         0.053/*         clock_divider_TX/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.954    0.242/*         0.061/*         Data_sync/enable_pulse_reg/RN    1
@(R)->SCAN_CLK(R)	0.954    0.243/*         0.061/*         Data_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.955    0.243/*         0.061/*         Data_sync/\sync_bus_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.867    */0.243         */0.115         RX/DUT6/strt_glitch_reg/SI    1
@(R)->SCAN_CLK(R)	0.955    0.243/*         0.061/*         Data_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.244/*         0.061/*         Data_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.956    0.244/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.244/*         0.061/*         Data_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.244/*         0.061/*         FIFO/WR/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.956    0.244/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.244/*         0.061/*         FIFO/WR/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.244/*         0.061/*         FIFO/WR/\wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.244/*         0.061/*         Data_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.244/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.244/*         0.061/*         FIFO/WR/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.956    0.245/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.872    */0.246         */0.086         clock_divider_RX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.247/*         0.053/*         REGISTER/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.247/*         0.062/*         RX/DUT5/\i_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.249/*         0.063/*         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.904    0.250/*         0.055/*         clock_divider_TX/\counter_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.889    */0.250         */0.085         RX/DUT2/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.251/*         0.063/*         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    */0.251         */0.088         Data_sync/\sync_reg_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.941    0.252/*         0.055/*         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.252/*         0.047/*         REGISTER/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.888    0.253/*         0.066/*         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.253/*         0.063/*         REGISTER/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.902    0.255/*         0.054/*         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.905    0.255/*         0.054/*         clock_divider_TX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.256/*         0.063/*         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.948    0.256/*         0.063/*         REGISTER/\Reg_File_reg[1][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.938    0.257/*         0.058/*         FIFO/RD/\r_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.901    0.257/*         0.054/*         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.260/*         0.062/*         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.905    0.261/*         0.054/*         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.261/*         0.062/*         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.904    0.261/*         0.054/*         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.871    */0.262         */0.087         clock_divider_TX/flag_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.920    0.262/*         0.053/*         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.902    0.263/*         0.054/*         clock_divider_RX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.902    0.263/*         0.054/*         clock_divider_RX/\counter_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.921    0.263/*         0.053/*         RX/DUT2/\edge_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.264/*         0.053/*         U_system_control/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.905    0.264/*         0.054/*         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.265/*         0.060/*         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.267/*         0.062/*         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.905    0.269/*         0.054/*         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.269/*         0.062/*         RX/DUT5/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.269/*         0.053/*         REGISTER/\Reg_File_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.270/*         0.064/*         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.272/*         0.052/*         REGISTER/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.971    0.273/*         0.044/*         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.274/*         0.052/*         REGISTER/\Reg_File_reg[1][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.939    0.276/*         0.053/*         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.949    0.280/*         0.062/*         FIFO/RD/\r_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.969    0.281/*         0.053/*         FIFO/WR/\w_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.904    0.281/*         0.054/*         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.868    */0.283         */0.089         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.283/*         0.061/*         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.284/*         0.061/*         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.284/*         0.061/*         REGISTER/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.898    0.284/*         0.056/*         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.285/*         0.052/*         U_system_control/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.954    0.286/*         0.061/*         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    0.287/*         0.061/*         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.290/*         0.053/*         REGISTER/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.290/*         0.060/*         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.297/*         0.053/*         REGISTER/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.298/*         0.054/*         FIFO/WR/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.298/*         0.054/*         FIFO/WR/\wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.951    0.298/*         0.060/*         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.298/*         0.060/*         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.901    0.299/*         0.055/*         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.300/*         0.062/*         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.301/*         0.053/*         REGISTER/\Reg_File_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.302/*         0.052/*         REGISTER/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.956    0.302/*         0.060/*         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    */0.303         */0.092         Data_sync/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    0.304/*         0.060/*         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.305/*         0.052/*         REGISTER/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.306/*         0.053/*         REGISTER/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.310/*         0.052/*         REGISTER/\Reg_File_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.311/*         0.053/*         REGISTER/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.967    0.311/*         0.053/*         REGISTER/\Reg_File_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.314/*         0.052/*         U_system_control/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.316/*         0.053/*         REGISTER/\Reg_File_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.966    0.317/*         0.055/*         FIFO/WR/\w_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.902    0.322/*         0.055/*         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.326/*         0.052/*         REGISTER/\Reg_File_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.960    0.330/*         0.052/*         REGISTER/\Reg_File_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.334/*         0.054/*         REGISTER/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.958    0.334/*         0.053/*         REGISTER/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.336/*         0.052/*         REGISTER/\Reg_File_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.938    0.338/*         0.054/*         FIFO/RD/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.339/*         0.052/*         REGISTER/\Reg_File_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.968    0.340/*         0.052/*         U_system_control/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.962    0.342/*         0.053/*         REGISTER/\Reg_File_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.342/*         0.053/*         REGISTER/\Reg_File_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.961    0.342/*         0.058/*         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.964    0.346/*         0.053/*         REGISTER/\Reg_File_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.959    0.351/*         0.052/*         REGISTER/\Reg_File_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.963    0.352/*         0.053/*         REGISTER/\Reg_File_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.356/*         0.053/*         FIFO/MEM/\Reg_File_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.874    */0.360         */0.141         U_system_control/\store_ALU_OUT_reg[8] /SI    1
@(R)->SCAN_CLK(R)	0.947    0.369/*         0.073/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.944    0.372/*         0.077/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.965    0.381/*         0.053/*         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.301    */0.386         */0.087         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.334    0.406/*         0.053/*         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.334    0.420/*         0.054/*         ALU/\ALU_OUT_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.869    0.427/*         0.070/*         clock_divider_RX/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.869    0.427/*         0.070/*         clock_divider_RX/\counter_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.870    0.428/*         0.070/*         clock_divider_RX/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.871    0.428/*         0.070/*         clock_divider_RX/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.872    0.428/*         0.070/*         clock_divider_TX/\counter_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.294    */0.428         */0.090         ALU/\ALU_OUT_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.871    0.428/*         0.070/*         clock_divider_TX/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.870    0.428/*         0.070/*         clock_divider_TX/\counter_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.871    0.428/*         0.070/*         clock_divider_TX/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.872    0.429/*         0.070/*         clock_divider_TX/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.872    0.429/*         0.070/*         clock_divider_TX/\counter_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.872    0.429/*         0.070/*         clock_divider_TX/\counter_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.872    0.429/*         0.070/*         clock_divider_TX/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.872    0.429/*         0.070/*         clock_divider_TX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	1.073    0.440/*         -0.059/*        REGISTER/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->ALU_CLK(R)	0.334    0.442/*         0.054/*         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	0.332    0.443/*         0.054/*         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.448/*         0.054/*         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.334    0.449/*         0.054/*         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	0.333    0.475/*         0.055/*         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.480/*         0.055/*         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	0.294    */0.491         */-0.039        CLK_GATE/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    */0.532         */0.092         REGISTER/RdData_Valid_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.536         */0.086         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.536         */0.086         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.537         */0.086         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.537         */0.086         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.302    */0.539         */0.087         ALU/\ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.495    0.540/*         0.062/*         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.495    0.541/*         0.062/*         clock_divider_TX/div_clk_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	0.301    */0.541         */0.087         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.301    */0.547         */0.088         ALU/\ALU_OUT_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.956    0.551/*         0.060/*         REGISTER/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.554/*         0.060/*         REGISTER/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.557/*         0.060/*         REGISTER/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.558/*         0.060/*         REGISTER/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.560/*         0.060/*         REGISTER/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.561/*         0.060/*         REGISTER/\Reg_File_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.562/*         0.060/*         REGISTER/\Reg_File_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.562/*         0.060/*         REGISTER/\Reg_File_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.563/*         0.060/*         REGISTER/\Reg_File_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.565/*         0.060/*         REGISTER/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.566/*         0.060/*         REGISTER/\Reg_File_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.566/*         0.060/*         REGISTER/\Reg_File_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.567/*         0.060/*         REGISTER/\Reg_File_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.567/*         0.060/*         REGISTER/\Reg_File_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.567/*         0.060/*         REGISTER/\Reg_File_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.568/*         0.060/*         REGISTER/\Reg_File_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.568/*         0.060/*         REGISTER/\Reg_File_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.568/*         0.060/*         REGISTER/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.960    0.568/*         0.060/*         REGISTER/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.569/*         0.060/*         REGISTER/\Reg_File_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.966    0.571/*         0.059/*         REGISTER/\Reg_File_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.571/*         0.059/*         REGISTER/\Reg_File_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.571/*         0.059/*         REGISTER/\Reg_File_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.964    0.572/*         0.059/*         REGISTER/\Reg_File_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.572/*         0.059/*         REGISTER/\Reg_File_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.964    0.572/*         0.059/*         REGISTER/\Reg_File_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.572/*         0.059/*         REGISTER/\Reg_File_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.963    0.572/*         0.059/*         REGISTER/\Reg_File_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.963    0.572/*         0.059/*         REGISTER/\Reg_File_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.963    0.574/*         0.059/*         REGISTER/\Reg_File_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.574/*         0.059/*         REGISTER/\Reg_File_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.574/*         0.059/*         REGISTER/\Reg_File_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.575/*         0.059/*         REGISTER/\Reg_File_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.963    0.575/*         0.059/*         REGISTER/\Reg_File_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.576/*         0.059/*         REGISTER/\Reg_File_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.576/*         0.059/*         REGISTER/\Reg_File_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.576/*         0.059/*         REGISTER/\Reg_File_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.964    0.576/*         0.059/*         REGISTER/\Reg_File_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.960    0.577/*         0.060/*         REGISTER/\Reg_File_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.577/*         0.059/*         REGISTER/\Reg_File_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.964    0.577/*         0.059/*         REGISTER/\Reg_File_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.964    0.577/*         0.059/*         REGISTER/\Reg_File_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.964    0.577/*         0.059/*         REGISTER/\Reg_File_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.578/*         0.059/*         REGISTER/\Reg_File_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.578/*         0.060/*         REGISTER/\Reg_File_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.959    0.578/*         0.059/*         REGISTER/\Reg_File_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.579/*         0.059/*         REGISTER/\Reg_File_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.579/*         0.060/*         REGISTER/\Reg_File_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.580/*         0.059/*         REGISTER/\Reg_File_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.580/*         0.059/*         REGISTER/\Reg_File_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.580/*         0.059/*         REGISTER/\Reg_File_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.580/*         0.059/*         REGISTER/\Reg_File_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.580/*         0.059/*         REGISTER/\Reg_File_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.965    0.580/*         0.059/*         REGISTER/\Reg_File_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.956    0.581/*         0.059/*         REGISTER/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.584/*         0.059/*         REGISTER/\Reg_File_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.586/*         0.059/*         REGISTER/\Reg_File_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.586/*         0.059/*         REGISTER/\Reg_File_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.587/*         0.059/*         REGISTER/\Reg_File_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.588/*         0.059/*         REGISTER/\Reg_File_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.589/*         0.059/*         REGISTER/\Reg_File_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.589/*         0.059/*         REGISTER/\Reg_File_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.597/*         0.059/*         REGISTER/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.598/*         0.059/*         REGISTER/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.598/*         0.059/*         REGISTER/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.598/*         0.059/*         REGISTER/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.599/*         0.059/*         REGISTER/\Reg_File_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.951    0.599/*         0.059/*         REGISTER/\Reg_File_reg[1][6] /RN    1
UART_CLK(R)->TX_CLK(R)	1.053    0.678/*         -0.061/*        FIFO/RD/rempty_reg/SN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.757/*         0.060/*         RX/DUT3/sampled_bit_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.759/*         0.060/*         RX/DUT3/\majority_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.761/*         0.060/*         RX/DUT3/\majority_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.761/*         0.060/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.769/*         0.059/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.769/*         0.059/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.770/*         0.059/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.774/*         0.059/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.915    0.780/*         0.059/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.876    0.782/*         0.061/*         clock_divider_RX/\counter_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.914    0.782/*         0.059/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.783/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.783/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.878    0.783/*         0.061/*         clock_divider_RX/\counter_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.785/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.786/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.914    0.787/*         0.059/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.788/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.878    0.788/*         0.061/*         clock_divider_RX/\counter_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.935    0.788/*         0.059/*         pulse_gen/pls_flop_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.789/*         0.059/*         pulse_gen/rcv_flop_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.914    0.789/*         0.059/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.790/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.879    0.791/*         0.061/*         clock_divider_RX/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.879    0.792/*         0.061/*         clock_divider_RX/\counter_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.793/*         0.059/*         FIFO/RD/\rptr_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.794/*         0.059/*         TX/DUT2/\current_state_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.913    0.794/*         0.059/*         RX/DUT5/\i_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.795/*         0.059/*         TX/DUT2/\current_state_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.795/*         0.059/*         TX/DUT1/\COUNT_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.795/*         0.059/*         TX/DUT1/\COUNT_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.932    0.796/*         0.059/*         TX/DUT1/\COUNT_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.797/*         0.059/*         FIFO/RD/\rptr_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.938    0.798/*         0.059/*         FIFO/RD/\r_binary_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.933    0.799/*         0.059/*         FIFO/RD/\rptr_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.913    0.800/*         0.059/*         RX/DUT5/\i_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.800/*         0.059/*         FIFO/RD/\rptr_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.938    0.801/*         0.059/*         FIFO/RD/\r_binary_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.937    0.801/*         0.059/*         FIFO/RD/\r_binary_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.801/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.934    0.801/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.938    0.801/*         0.059/*         TX/DUT1/\S_DATA_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.197    0.802/*         0.056/*         RSTSYNC2/\sync_reg_reg[1] /D    1
UART_CLK(R)->TX_CLK(R)	0.938    0.802/*         0.059/*         TX/DUT1/\S_DATA_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.938    0.803/*         0.059/*         TX/DUT1/\S_DATA_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.912    0.803/*         0.059/*         RX/DUT5/\i_reg[0] /RN    1
@(R)->UART_CLK(R)	0.159    0.803/*         0.077/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.938    0.803/*         0.059/*         TX/DUT1/\S_DATA_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.938    0.803/*         0.059/*         TX/DUT1/\S_DATA_reg[5] /RN    1
UART_CLK(R)->RX_CLK(R)	0.912    0.804/*         0.059/*         RX/DUT5/\P_DATA_reg[6] /RN    1
UART_CLK(R)->RX_CLK(R)	0.912    0.804/*         0.059/*         RX/DUT5/\P_DATA_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	0.937    0.804/*         0.059/*         TX/DUT1/\S_DATA_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.937    0.805/*         0.059/*         TX/DUT1/\S_DATA_reg[6] /RN    1
UART_CLK(R)->RX_CLK(R)	0.911    0.805/*         0.059/*         RX/DUT5/\P_DATA_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.937    0.805/*         0.059/*         TX/DUT3/par_bit_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.911    0.806/*         0.059/*         RX/DUT5/\P_DATA_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.911    0.806/*         0.059/*         RX/DUT5/\P_DATA_reg[5] /RN    1
UART_CLK(R)->TX_CLK(R)	0.936    0.806/*         0.059/*         TX/DUT2/\current_state_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.936    0.806/*         0.059/*         TX/DUT1/SER_DONE_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.935    0.807/*         0.059/*         TX/DUT1/SER_DATA_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.910    0.808/*         0.059/*         RX/DUT5/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.189    0.809/*         0.064/*         RSTSYNC2/\sync_reg_reg[1] /SI    1
UART_CLK(R)->TX_CLK(R)	0.933    0.809/*         0.059/*         FIFO/RD/\r_binary_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.910    0.810/*         0.059/*         RX/DUT6/strt_glitch_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.910    0.811/*         0.059/*         RX/DUT5/\P_DATA_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.909    0.811/*         0.059/*         RX/DUT5/\P_DATA_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.907    0.814/*         0.059/*         RX/DUT1/\current_state_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.906    0.815/*         0.059/*         RX/DUT7/stp_err_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.906    0.816/*         0.059/*         RX/DUT1/\current_state_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.905    0.817/*         0.059/*         RX/DUT1/\current_state_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.905    0.817/*         0.059/*         RX/DUT4/expected_parity_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.905    0.818/*         0.059/*         RX/DUT4/par_err_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.470    0.828/*         0.071/*         clock_divider_RX/div_clk_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.470    0.829/*         0.071/*         clock_divider_TX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.961    0.917/*         0.060/*         REGISTER/\Reg_File_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.960    0.918/*         0.060/*         REGISTER/\Reg_File_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.922/*         0.060/*         REGISTER/\Reg_File_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.961    0.922/*         0.060/*         REGISTER/\Reg_File_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.959    0.928/*         0.060/*         REGISTER/\Reg_File_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.959    0.932/*         0.060/*         REGISTER/\Reg_File_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.959    0.932/*         0.060/*         REGISTER/\Reg_File_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.933/*         0.060/*         REGISTER/\Reg_File_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.960    0.934/*         0.060/*         REGISTER/\Reg_File_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.939/*         0.060/*         REGISTER/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.946/*         0.059/*         REGISTER/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.948/*         0.059/*         REGISTER/\Reg_File_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.948/*         0.059/*         REGISTER/\Reg_File_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.949/*         0.059/*         REGISTER/\Reg_File_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.949/*         0.059/*         REGISTER/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.957    0.949/*         0.059/*         REGISTER/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.956    0.949/*         0.059/*         REGISTER/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.956    0.949/*         0.059/*         REGISTER/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.954    0.953/*         0.059/*         REGISTER/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.957/*         0.059/*         REGISTER/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.952    0.960/*         0.059/*         REGISTER/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.964/*         0.059/*         REGISTER/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.965/*         0.059/*         REGISTER/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.965/*         0.058/*         REGISTER/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.965/*         0.058/*         U_system_control/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.953    0.967/*         0.058/*         REGISTER/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.969/*         0.058/*         REGISTER/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.971/*         0.058/*         REGISTER/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.972/*         0.058/*         REGISTER/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.972/*         0.058/*         REGISTER/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.955    0.972/*         0.058/*         REGISTER/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.976/*         0.058/*         U_system_control/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.976/*         0.058/*         U_system_control/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.962    0.977/*         0.058/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
@(R)->SCAN_CLK(R)	0.956    0.984/*         0.058/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.955    0.984/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.963    0.990/*         0.058/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.948    0.991/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.948    0.991/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.963    0.992/*         0.058/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.996/*         0.058/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.996/*         0.058/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.997/*         0.058/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.997/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.958    0.998/*         0.058/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.001/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.001/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.950    1.005/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.950    1.005/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.948    1.008/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.948    1.008/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.948    1.008/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.326    1.271/*         0.058/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.327    1.272/*         0.058/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.328    1.273/*         0.058/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.329    1.275/*         0.058/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.330    1.275/*         0.058/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.329    1.278/*         0.058/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.330    1.278/*         0.058/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.330    1.278/*         0.058/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.330    1.280/*         0.058/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.330    1.283/*         0.058/*         ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    1.285/*         0.058/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    1.285/*         0.058/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.330    1.286/*         0.058/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    1.286/*         0.058/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    1.286/*         0.058/*         ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    1.287/*         0.058/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.331    1.287/*         0.058/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.958    1.337/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.958    1.337/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.958    1.341/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.348/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.966    1.354/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.354/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.966    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.966    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.966    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.356/*         0.059/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.963    1.356/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.963    1.357/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.962    1.358/*         0.059/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.359/*         0.060/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.961    1.359/*         0.059/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.965    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.960    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.965    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.962    1.361/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.962    1.361/*         0.059/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.966    1.361/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.362/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.967    1.365/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.366/*         0.059/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.366/*         0.059/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.366/*         0.059/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.958    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.959    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.374/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.959    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.960    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.960    1.375/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.375/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.962    1.380/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.961    1.380/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.962    1.381/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.963    1.381/*         0.058/*         FIFO/WR/\w_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.963    1.382/*         0.058/*         FIFO/WR/\w_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.382/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.383/*         0.058/*         FIFO/WR/\w_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.383/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.962    1.383/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.383/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.383/*         0.058/*         FIFO/WR/\w_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.964    1.384/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.956    1.386/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.387/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.957    1.387/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.960    1.388/*         0.058/*         FIFO/WR/wfull_reg/RN    1
@(R)->SCAN_CLK(R)	0.960    1.388/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.389/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.955    1.389/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.955    19.081/*        0.062/*         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    19.088/*        0.060/*         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.950    19.104/*        0.063/*         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.086        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.090        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.121        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.145        */20.000        SO[3]    1
RX_CLK(R)->RX_CLK(R)	-53.470  */54.578        */54.259        parity_error    1
RX_CLK(R)->RX_CLK(R)	-53.470  */54.822        */54.259        framing_error    1
TX_CLK(R)->TX_CLK(R)	-1735.511 */1736.669      */1736.300      UART_TX_O    1
