
---------- Begin Simulation Statistics ----------
final_tick                               13975927937478                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95801                       # Simulator instruction rate (inst/s)
host_mem_usage                               17329464                       # Number of bytes of host memory used
host_op_rate                                   133106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5163.65                       # Real time elapsed on the host
host_tick_rate                                5958862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   494682671                       # Number of instructions simulated
sim_ops                                     687311546                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030769                       # Number of seconds simulated
sim_ticks                                 30769453080                       # Number of ticks simulated
system.cpu0.committedInsts                         21                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       299402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       599557                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1335                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2057830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4101180                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          245                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     76.92%     76.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1271027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2539786                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          335                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1079260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2159273                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2799                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2092988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4203315                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1088092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2256262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        113026382                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        99854405                       # number of cc regfile writes
system.switch_cpus0.committedInsts          124607488                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            201765507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.741534                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.741534                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           125534                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          125641                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 152567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1666389                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22245526                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.746627                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            57733268                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17785416                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12971023                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     46179427                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        48827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     21428028                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    298825946                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     39947852                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3372241                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    253790326                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         26260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        54043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1508851                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        88746                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        54682                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       820422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       845967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        328675824                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            252661690                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.584215                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        192017460                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.734412                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             253461049                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       391352979                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      215072088                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.348555                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.348555                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       621131      0.24%      0.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    195392782     75.98%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1709176      0.66%     76.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       430729      0.17%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40672417     15.82%     92.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     18085145      7.03%     99.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       125640      0.05%     99.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       125555      0.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     257162575                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         251196                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       502391                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       251089                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       414842                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5513312                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021439                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3939841     71.46%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1142331     20.72%     92.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       431139      7.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     261803560                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    612290205                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    252410601                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    395524167                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         298825946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        257162575                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     97060300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       705980                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    150294211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92248162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.787726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.562411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28843973     31.27%     31.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      7998789      8.67%     39.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9950933     10.79%     50.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10091294     10.94%     61.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9590129     10.40%     72.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8074994      8.75%     80.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7978419      8.65%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5375010      5.83%     95.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4344621      4.71%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92248162                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.783123                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7757715                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3513441                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     46179427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     21428028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110000942                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                92400729                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         93351295                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        38022049                       # number of cc regfile writes
system.switch_cpus1.committedInsts           61656316                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            106194089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.498642                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.498642                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1447594                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24658598                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.834429                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            42145538                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8791109                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       35968102                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     38284862                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        55270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9913303                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    193300568                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     33354429                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4359490                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    169502535                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168318                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3346175                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1400844                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3662502                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3980                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       788860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       658734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        177094909                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            167458679                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655352                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        116059446                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.812309                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             168604845                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       242875994                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      136130397                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.667271                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.667271                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        71516      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    129196938     74.31%     74.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175969      0.10%     74.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       444532      0.26%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     34827386     20.03%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9145688      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     173862029                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3361249                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019333                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2961184     88.10%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        367855     10.94%     99.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        32210      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     177151762                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    444117480                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    167458679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    280410701                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         193300568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        173862029                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     87106372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       643141                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     92717105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     92389036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.881847                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.737958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55287941     59.84%     59.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5609557      6.07%     65.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3801637      4.11%     70.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2590660      2.80%     72.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3817684      4.13%     76.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5015705      5.43%     82.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      6064369      6.56%     88.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5470121      5.92%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4731362      5.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     92389036                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.881609                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3600374                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1148690                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     38284862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9913303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       91339652                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                92400729                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45137655                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54345302                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.369603                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.369603                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404199456                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198342726                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  20357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153370                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765392                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.247292                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98352447                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23617927                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       15760086                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75346677                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        65707                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23699083                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303147460                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74734520                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245603                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300052183                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        204171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       454862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153427                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       721890                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4111                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118877                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455469750                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299932018                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525706                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239443168                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.245992                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             300003347                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312020893                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73200929                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.705606                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.705606                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53212      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86555689     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187376      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55718197     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3366055      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55938923     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10869429      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012246      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63950711     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19615070      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300297787                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233482920                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453633363                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219943662                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224539246                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13910994                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77531      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           616      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967688     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           48      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6649140     47.80%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        286277      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168423      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705672     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55599      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80672649                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    253390762                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79988356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84608641                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303147460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300297787                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5996384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       137186                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9327721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     92380372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.250667                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.865828                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28621890     30.98%     30.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5824577      6.30%     37.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7741115      8.38%     45.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6912619      7.48%     53.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9657794     10.45%     63.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8696194      9.41%     73.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8852306      9.58%     82.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5563875      6.02%     88.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10510002     11.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     92380372                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.249950                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5171883                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1860682                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75346677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23699083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104156590                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                92400729                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21168010                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        24622006                       # number of cc regfile writes
system.switch_cpus3.committedInsts           58418797                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             82200842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.581695                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.581695                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         96007880                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        46954027                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  61397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6951                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3367184                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.890452                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            21652025                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4329699                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       28034250                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     17334864                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1653                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4335830                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     82359255                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     17322326                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17861                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     82278392                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        130285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      4980875                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7367                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5299639                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          539                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        103450965                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             82260803                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.617180                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         63847823                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.890261                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              82266369                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        70749820                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       25864153                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.632233                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.632233                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2202      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     31635654     38.44%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3511      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           91      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       363055      0.44%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          525      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     11486580     13.96%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1751815      2.13%     54.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       362030      0.44%     55.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14548796     17.68%     73.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       482572      0.59%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1262331      1.53%     75.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32044      0.04%     75.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     16067194     19.52%     94.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4297846      5.22%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      82296253                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       54541086                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    107563429                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     52998778                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     53168882                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1589888                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019319                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25737      1.62%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         86782      5.46%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      7.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       277707     17.47%     24.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1552      0.10%     24.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv           10      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1008715     63.45%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           17      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         45111      2.84%     90.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          415      0.03%     90.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       140232      8.82%     99.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3610      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      29342853                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    150959862                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     29262025                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     29349316                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          82359246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         82296253                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       158413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1565                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       272069                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     92339332                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.891237                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.119758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     74007415     80.15%     80.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3652264      3.96%     84.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1931063      2.09%     86.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1495255      1.62%     87.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1792682      1.94%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2265368      2.45%     92.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2033860      2.20%     94.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1696030      1.84%     96.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3465395      3.75%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     92339332                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.890645                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1049138                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       968249                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     17334864                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4335830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       34199011                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                92400729                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     47936843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47936847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     47937538                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47937542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       273423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        273428                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       273527                       # number of overall misses
system.cpu0.dcache.overall_misses::total       273532                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  12737443473                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12737443473                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  12737443473                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12737443473                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     48210266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48210275                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     48211065                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48211074                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.555556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005671                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.555556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005674                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 46585.120758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46584.268886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 46567.408238                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46566.557013                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       187359                       # number of writebacks
system.cpu0.dcache.writebacks::total           187359                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        85355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85355                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        85355                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85355                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       188068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       188068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       188168                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       188168                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5350657653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5350657653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5351365611                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5351365611                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003901                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003901                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003903                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003903                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 28450.654301                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28450.654301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 28439.296857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28439.296857                       # average overall mshr miss latency
system.cpu0.dcache.replacements                187359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     33260254                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33260254                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       210162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  12311232777                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12311232777                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     33470416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33470419                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006279                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006279                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 58579.727910                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58578.891714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        85135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       125027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       125027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4948226487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4948226487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 39577.263207                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39577.263207                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     14676589                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14676593                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        63261                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    426210696                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    426210696                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14739850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14739856                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.004292                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004292                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6737.337317                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6737.124322                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          220                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          220                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        63041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        63041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    402431166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    402431166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.004277                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004277                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6383.641852                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6383.641852                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       707958                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       707958                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  7079.580000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7079.580000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.159157                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48125739                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           187871                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           256.163745                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.058447                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   508.100710                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.992384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998358                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        385876463                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       385876463                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32758976                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32759001                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32758976                       # number of overall hits
system.cpu0.icache.overall_hits::total       32759001                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       115937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       115937                       # number of overall misses
system.cpu0.icache.overall_misses::total       115939                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    645244443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    645244443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    645244443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    645244443                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32874913                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32874940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32874913                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32874940                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.074074                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003527                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003527                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.074074                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003527                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003527                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5565.474723                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5565.378716                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5565.474723                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5565.378716                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       111750                       # number of writebacks
system.cpu0.icache.writebacks::total           111750                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3665                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3665                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       112272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       112272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       112272                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       112272                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    577128960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    577128960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    577128960                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    577128960                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003415                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003415                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  5140.453185                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5140.453185                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  5140.453185                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5140.453185                       # average overall mshr miss latency
system.cpu0.icache.replacements                111750                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32758976                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32759001                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       115937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    645244443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    645244443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32874913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32874940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003527                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003527                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5565.474723                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5565.378716                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       112272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       112272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    577128960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    577128960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003415                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  5140.453185                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5140.453185                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.368032                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32871275                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           112274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           292.777268                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.065513                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.302519                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.996685                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        263111794                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       263111794                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         237395                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       132419                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       203339                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          303                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          303                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         62750                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        62750                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       237395                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       336280                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       563707                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             899987                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14336384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     24014720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            38351104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        36667                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2346688                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        337097                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.005702                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.075294                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              335175     99.43%     99.43% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1922      0.57%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          337097                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       398856744                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      112171016                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      187780029                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       111195                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       149244                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         260439                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       111195                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       149244                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        260439                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1059                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        38622                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        39688                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1059                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        38622                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        39688                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     89043534                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   4661077257                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   4750120791                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     89043534                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   4661077257                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   4750120791                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       112254                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       187866                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       300127                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       112254                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       187866                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       300127                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.009434                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.205583                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.132237                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.009434                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.205583                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.132237                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 84082.657224                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 120684.512894                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 119686.575060                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 84082.657224                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 120684.512894                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 119686.575060                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        36649                       # number of writebacks
system.cpu0.l2cache.writebacks::total           36649                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1059                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        38622                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        39681                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1059                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        38622                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        39681                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     88690887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   4648216131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   4736907018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     88690887                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   4648216131                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   4736907018                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.009434                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.205583                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.132214                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.009434                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.205583                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.132214                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83749.657224                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 120351.512894                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 119374.688592                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83749.657224                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 120351.512894                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 119374.688592                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                36649                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       108930                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       108930                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       108930                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       108930                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       190048                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       190048                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       190048                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       190048                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          303                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          303                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          303                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          303                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        60970                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        60970                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1778                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1780                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    132100101                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    132100101                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        62748                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        62750                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.028336                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.028367                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 74297.019685                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 74213.539888                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1778                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1778                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    131508027                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    131508027                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.028336                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.028335                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73964.019685                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 73964.019685                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       111195                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        88274                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       199469                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1059                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        36844                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        37908                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     89043534                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4528977156                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4618020690                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       112254                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       125118                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       237377                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.009434                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.294474                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.159695                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 84082.657224                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 122923.058191                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 121821.797246                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1059                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36844                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        37903                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     88690887                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4516708104                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4605398991                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.009434                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.294474                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159674                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83749.657224                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 122590.058191                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 121504.867451                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3984.705470                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            599408                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           40745                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           14.711204                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   160.937029                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.339506                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.437166                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   350.431493                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3471.560277                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.039291                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000083                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000351                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.085555                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.847549                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.972828                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1260                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1670                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          974                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         9631273                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        9631273                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30769443080                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31478.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31478.numOps                      0                       # Number of Ops committed
system.cpu0.thread31478.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30834953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30834954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30834953                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30834954                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2867602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2867607                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2867602                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2867607                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 102085593552                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 102085593552                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 102085593552                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 102085593552                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     33702555                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33702561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     33702555                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33702561                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.085086                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085086                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.085086                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085086                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 35599.638148                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35599.576076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 35599.638148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35599.576076                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          925                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.411765                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2042755                       # number of writebacks
system.cpu1.dcache.writebacks::total          2042755                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       809302                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       809302                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       809302                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       809302                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2058300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2058300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2058300                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2058300                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55305566073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55305566073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55305566073                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55305566073                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061073                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26869.536060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26869.536060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26869.536060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26869.536060                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2042755                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25198342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25198342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2605501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2605506                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99062104401                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99062104401                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     27803843                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     27803848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 38020.367062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38020.294101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       809246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       809246                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1796255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1796255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52369552026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52369552026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 29154.853863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29154.853863                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      5636611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5636612                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       262101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       262101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   3023489151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3023489151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5898712                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5898713                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11535.588002                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11535.588002                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           56                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       262045                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       262045                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2936014047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2936014047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044424                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044424                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11204.236093                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11204.236093                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.843173                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32904491                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2043267                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.103863                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005847                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.837326                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999682                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          485                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        271663755                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       271663755                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           15                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     26282875                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26282890                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           15                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     26282875                       # number of overall hits
system.cpu1.icache.overall_hits::total       26282890                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          123                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          123                       # number of overall misses
system.cpu1.icache.overall_misses::total          127                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12395259                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12395259                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12395259                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12395259                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     26282998                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26283017                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     26282998                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26283017                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.210526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.210526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 100774.463415                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97600.464567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 100774.463415                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97600.464567                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           45                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           45                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8658333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8658333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8658333                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8658333                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 111004.269231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 111004.269231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 111004.269231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 111004.269231                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           15                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     26282875                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26282890                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12395259                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12395259                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     26282998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26283017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 100774.463415                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97600.464567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           45                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8658333                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8658333                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 111004.269231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 111004.269231                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.067744                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26282972                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         320524.048780                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     4.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.067744                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150523                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.158335                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        210264218                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       210264218                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1796340                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1329866                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1623186                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15075                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15075                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        247009                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       247009                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1796341                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      6159440                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            6159604                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    261505408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           261510656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       910297                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               58259008                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2968722                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000099                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009934                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2968429     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 293      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2968722                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2726164773                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          77922                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2046238713                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1129071                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1129071                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1129071                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1129071                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       914192                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       914279                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       914192                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       914279                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8605386                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49411882989                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49420488375                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8605386                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49411882989                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49420488375                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           78                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2043263                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2043350                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           78                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2043263                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2043350                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.447418                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.447441                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.447418                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.447441                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 110325.461538                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 54049.787122                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 54054.056120                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 110325.461538                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 54049.787122                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 54054.056120                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       910297                       # number of writebacks
system.cpu1.l2cache.writebacks::total          910297                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       914192                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       914270                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       914192                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       914270                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8579412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49107457386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49116036798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8579412                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49107457386                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49116036798                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.447418                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.447437                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.447418                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.447437                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109992.461538                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 53716.787487                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 53721.588588                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109992.461538                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 53716.787487                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 53721.588588                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               910297                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1129393                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1129393                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1129393                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1129393                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       913314                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       913314                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       913314                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       913314                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15075                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15075                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15075                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15075                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       128203                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       128203                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       118806                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       118806                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2193957180                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2193957180                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       247009                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       247009                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.480978                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.480978                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18466.720368                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18466.720368                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       118806                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       118806                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2154394782                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2154394782                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.480978                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.480978                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18133.720368                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18133.720368                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1000868                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1000868                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       795386                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       795473                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8605386                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47217925809                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47226531195                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1796254                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1796341                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.442803                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.442830                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110325.461538                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59364.793709                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 59369.118996                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       795386                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       795464                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8579412                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  46953062604                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  46961642016                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.442803                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.442825                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 109992.461538                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59031.794128                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59036.791126                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4077.176635                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4101131                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          914393                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.485086                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.866838                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.050881                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.072909                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.456255                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4075.729752                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000212                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000111                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995051                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995404                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2987                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          939                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        66532505                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       66532505                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30769443080                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31478.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31478.numOps                      0                       # Number of Ops committed
system.cpu1.thread31478.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89558346                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89558350                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89558346                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89558350                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5017819                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5017825                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5017820                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5017826                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  44176661451                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  44176661451                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  44176661451                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  44176661451                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94576165                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94576175                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94576166                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94576176                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053056                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053056                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053056                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053056                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  8803.956749                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8803.946222                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  8803.954995                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8803.944467                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1268113                       # number of writebacks
system.cpu2.dcache.writebacks::total          1268113                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3746284                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3746284                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3746284                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3746284                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1271535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1271535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1271536                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1271536                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  16753104792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16753104792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16753204692                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16753204692                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013445                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013445                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013445                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013445                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13175.496382                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13175.496382                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13175.564586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13175.564586                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1268113                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66043319                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66043320                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4985114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4985119                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  44009744868                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  44009744868                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71028433                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71028439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070185                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070185                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  8828.232387                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8828.223532                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3746278                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3746278                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238836                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238836                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  16597084968                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16597084968                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13397.322138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13397.322138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23515027                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23515030                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        32705                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        32706                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    166916583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    166916583                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5103.702278                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5103.546230                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            6                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        32699                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        32699                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    156019824                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    156019824                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4771.394355                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4771.394355                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.763526                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90830197                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268625                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.597357                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.006717                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.756808                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995619                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999538                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757878033                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757878033                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20651580                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20651603                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20651580                       # number of overall hits
system.cpu2.icache.overall_hits::total       20651603                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          146                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           148                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          146                       # number of overall misses
system.cpu2.icache.overall_misses::total          148                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12829491                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12829491                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12829491                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12829491                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20651726                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20651751                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20651726                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20651751                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 87873.226027                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 86685.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 87873.226027                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 86685.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          130                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     11657664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11657664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     11657664                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11657664                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89674.338462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 89674.338462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89674.338462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 89674.338462                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20651580                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20651603                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          146                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12829491                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12829491                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20651726                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20651751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 87873.226027                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 86685.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     11657664                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11657664                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 89674.338462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 89674.338462                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          129.639024                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20651735                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              132                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         156452.537879                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   127.639025                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.249295                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253201                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165214140                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165214140                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238971                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       304402                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1078476                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         2914                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         2914                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29786                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29786                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238973                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          264                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3811193                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3811457                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162351232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162359680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       114765                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7344960                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1386438                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000325                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.018033                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1385987     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 451      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1386438                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1690309332                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         129870                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1268320743                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1150097                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1150098                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1150097                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1150098                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       118524                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       118661                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       118524                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       118661                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     11563758                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11564904519                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11576468277                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     11563758                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11564904519                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11576468277                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          130                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268621                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268759                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          130                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268621                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268759                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.093427                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.093525                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.093427                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.093525                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 89641.534884                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 97574.369064                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 97559.166676                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 89641.534884                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 97574.369064                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 97559.166676                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       114765                       # number of writebacks
system.cpu2.l2cache.writebacks::total          114765                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       118524                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       118653                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       118524                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       118653                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     11520801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11525436027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11536956828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     11520801                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11525436027                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11536956828                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.093427                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.093519                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.093427                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.093519                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89308.534884                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97241.369064                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 97232.744457                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89308.534884                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97241.369064                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 97232.744457                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               114765                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289087                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289087                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289087                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289087                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978910                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978910                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978910                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978910                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         2914                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         2914                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         2914                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         2914                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29522                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29522                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          263                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     11018970                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     11018970                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.008830                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.008863                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 41897.224335                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 41738.522727                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     10931391                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     10931391                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.008830                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.008830                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 41564.224335                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 41564.224335                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1120575                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1120576                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       118261                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       118397                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11563758                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11553885549                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  11565449307                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238836                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238973                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.095461                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.095561                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89641.534884                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97698.189166                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97683.634780                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       118261                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       118390                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11520801                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11514504636                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11526025437                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.095461                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095555                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 89308.534884                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 97365.189166                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97356.410482                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.616733                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2539670                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          118861                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           21.366722                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    40.179758                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.035303                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.365997                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.867162                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4011.168514                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.009810                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000333                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000700                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.979289                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990141                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2688                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          686                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40753581                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40753581                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30769443080                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     16749959                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16749961                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     16960571                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16960573                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3361385                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3361388                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3419317                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3419320                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 153959321562                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 153959321562                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 153959321562                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 153959321562                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     20111344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20111349                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     20379888                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20379893                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.167139                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.167139                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.167779                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.167779                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 45802.346819                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45802.305941                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 45026.337588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45026.298083                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1006                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          796                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.947368                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.600000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1079026                       # number of writebacks
system.cpu3.dcache.writebacks::total          1079026                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2315285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2315285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2315285                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2315285                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1046100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1046100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1079756                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1079756                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  68073701154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  68073701154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  71811485628                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71811485628                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.052015                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052015                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.052981                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052981                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 65073.799019                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 65073.799019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 66507.142010                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66507.142010                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1079026                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     12685272                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12685274                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3097327                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3097330                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 136834589439                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 136834589439                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     15782599                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15782604                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.196249                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196250                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 44178.283223                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44178.240433                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2315257                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2315257                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       782070                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       782070                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  51037738839                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51037738839                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.049553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 65259.809018                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65259.809018                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      4064687                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4064687                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       264058                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       264058                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17124732123                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17124732123                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4328745                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4328745                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.061001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 64852.161733                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64852.161733                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           28                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       264030                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       264030                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17035962315                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17035962315                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060995                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060995                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 64522.828145                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64522.828145                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       210612                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       210612                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        57932                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57932                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       268544                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       268544                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.215726                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.215726                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33656                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33656                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3737784474                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3737784474                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125328                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125328                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 111058.488056                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 111058.488056                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.614274                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18040335                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1079538                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.711163                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158487062                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044339                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.569936                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000087                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999160                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999247                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        164118682                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       164118682                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      5110846                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5110864                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      5110846                       # number of overall hits
system.cpu3.icache.overall_hits::total        5110864                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          538                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           540                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          538                       # number of overall misses
system.cpu3.icache.overall_misses::total          540                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     49410540                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     49410540                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     49410540                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     49410540                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      5111384                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5111404                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      5111384                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5111404                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 91841.152416                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        91501                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 91841.152416                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        91501                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu3.icache.writebacks::total               13                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           66                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          472                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43405551                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43405551                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43405551                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43405551                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91960.913136                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 91960.913136                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91960.913136                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 91960.913136                       # average overall mshr miss latency
system.cpu3.icache.replacements                    13                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      5110846                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5110864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          538                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          540                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     49410540                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     49410540                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      5111384                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5111404                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 91841.152416                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        91501                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43405551                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43405551                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 91960.913136                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 91960.913136                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          258.897178                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5111338                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              474                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10783.413502                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   256.897178                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.501752                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.505659                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         40891706                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        40891706                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         816203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       627300                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1487158                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        263810                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       263809                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       816203                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          961                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3238545                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3239506                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        31168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    138148096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           138179264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1035419                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               66266816                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2115653                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001325                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036381                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2112849     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2804      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2115653                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1437676218                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         471528                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1078529058                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        42832                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          42833                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        42832                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         42833                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          471                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1036704                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1037180                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          471                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1036704                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1037180                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     43079877                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  70820672769                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  70863752646                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     43079877                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  70820672769                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  70863752646                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          472                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1079536                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1080013                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          472                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1079536                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1080013                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.960324                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.960340                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.960324                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.960340                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91464.707006                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 68313.301356                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 68323.485457                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91464.707006                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 68313.301356                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 68323.485457                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1035419                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1035419                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          471                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1036704                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1037175                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          471                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1036704                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1037175                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     42923034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  70475450670                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  70518373704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     42923034                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  70475450670                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  70518373704                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.960324                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.960336                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.960324                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.960336                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91131.707006                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 67980.301677                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 67990.815151                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91131.707006                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 67980.301677                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 67990.815151                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1035419                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       292401                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       292401                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       292401                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       292401                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       786633                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       786633                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       786633                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       786633                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          216                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          216                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          221                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          221                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.022624                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.022624                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.022624                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.022624                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       260702                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       260702                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  16821231597                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  16821231597                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       263810                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       263810                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.988219                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.988219                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 64522.832955                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 64522.832955                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       260702                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       260702                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16734418164                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16734418164                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.988219                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.988219                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 64189.834232                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64189.834232                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        39724                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39725                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          471                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       776002                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       776478                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43079877                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  53999441172                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  54042521049                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       815726                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       816203                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951302                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951330                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91464.707006                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 69586.729380                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 69599.552143                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          471                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       776002                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       776473                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42923034                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  53741032506                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  53783955540                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951302                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951323                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91131.707006                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69253.729380                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69267.000321                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4073.468037                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2159267                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1039515                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.077187                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    10.950132                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.018341                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.023876                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.486041                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4059.989646                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002673                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000607                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991208                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994499                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1929                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1982                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        35587803                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       35587803                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30769443080                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1728255                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        756749                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1518250                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            905464                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             381552                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            381551                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1728256                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       114690                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2738609                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       351752                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3106999                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 6312050                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4800128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    116757120                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     14917824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    132467776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                268942848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1088037                       # Total snoops (count)
system.l3bus.snoopTraffic                    11684672                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3198424                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3198424    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3198424                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2096805756                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            26568314                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           609420410                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            79423954                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           692365433                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          212                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         1340                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       545982                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        13015                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       381030                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              941583                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          212                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         1340                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       545982                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        13015                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       381030                       # number of overall hits
system.l3cache.overall_hits::total             941583                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          847                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        37282                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       368210                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       105509                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       655674                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1168225                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          847                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        37282                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       368210                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       105509                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       655674                       # number of overall misses
system.l3cache.overall_misses::total          1168225                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     81477774                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   4473729786                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8267058                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  37774563128                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11005317                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10865536551                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40981311                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  60975364475                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 114230925400                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     81477774                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   4473729786                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8267058                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  37774563128                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11005317                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10865536551                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40981311                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  60975364475                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 114230925400                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1059                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        38622                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           78                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       914192                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       118524                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          471                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1036704                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2109808                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1059                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        38622                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           78                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       914192                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       118524                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          471                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1036704                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2109808                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.799811                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.965305                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.402771                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.890191                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.632460                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.553712                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.799811                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.965305                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.402771                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.890191                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.632460                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.553712                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 96195.719008                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 119997.043774                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 105987.923077                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 102589.726319                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 85312.534884                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 102982.082581                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 87754.413276                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 92996.465431                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97781.613473                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 96195.719008                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 119997.043774                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 105987.923077                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 102589.726319                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 85312.534884                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 102982.082581                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 87754.413276                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 92996.465431                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97781.613473                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         182573                       # number of writebacks
system.l3cache.writebacks::total               182573                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          847                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        37282                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       368210                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       105509                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       655674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1168196                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          847                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        37282                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       368210                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       105509                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       655674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1168196                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     75836754                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   4225431666                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7747578                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  35322284528                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10146177                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10162846611                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37871091                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  56608582295                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 106450746700                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     75836754                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   4225431666                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7747578                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  35322284528                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10146177                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10162846611                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37871091                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  56608582295                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 106450746700                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.799811                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.965305                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.402771                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.890191                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.632460                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.553698                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.799811                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.965305                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.402771                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.890191                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.632460                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.553698                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89535.719008                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 113337.043774                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99327.923077                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 95929.726319                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 78652.534884                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96322.082581                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 81094.413276                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 86336.475588                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 91124.046564                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89535.719008                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 113337.043774                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99327.923077                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 95929.726319                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 78652.534884                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96322.082581                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 81094.413276                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86336.475588                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 91124.046564                       # average overall mshr miss latency
system.l3cache.replacements                   1088037                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       574176                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       574176                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       574176                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       574176                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1518250                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1518250                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1518250                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1518250                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          533                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       118667                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          194                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data        98964                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           218358                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1245                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          139                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           69                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       161738                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         163194                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    116900316                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     14615370                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      7155504                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  14301823508                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14440494698                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1778                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       118806                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          263                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       260702                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       381552                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.700225                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001170                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.262357                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.620394                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.427711                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93895.836145                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105146.546763                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 103702.956522                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88425.870902                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88486.676581                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1245                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          139                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           69                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       161738                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       163191                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    108608616                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     13689630                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      6695964                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13224655088                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13353649298                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.700225                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001170                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.262357                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.620394                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.427703                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87235.836145                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 98486.546763                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 97042.956522                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81765.912080                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81828.344075                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          212                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data          807                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       427315                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        12821                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       282066                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       723225                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          847                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        36037                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       368071                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       105440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       493936                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1005031                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     81477774                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4356829470                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8267058                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  37759947758                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11005317                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10858381047                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40981311                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  46673540967                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  99790430702                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1059                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        36844                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       795386                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       118261                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       776002                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1728256                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.799811                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.978097                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.462758                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.891587                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.636514                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.581529                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96195.719008                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 120898.783750                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 105987.923077                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102588.760750                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85312.534884                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102981.610840                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87754.413276                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 94493.094180                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 99290.898193                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          847                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36037                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       368071                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       105440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       493936                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1005005                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     75836754                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4116823050                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7747578                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  35308594898                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10146177                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10156150647                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37871091                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  43383927207                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  93097097402                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.799811                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.978097                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.462758                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.891587                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.636514                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.581514                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89535.719008                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 114238.783750                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 99327.923077                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95928.760750                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 78652.534884                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96321.610840                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 81094.413276                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 87833.094180                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92633.466900                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60704.712286                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3034014                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2092422                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.450001                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945353952068                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60704.712286                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.926280                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.926280                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62797                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          403                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4767                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        29229                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        28398                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.958206                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             69328246                       # Number of tag accesses
system.l3cache.tags.data_accesses            69328246                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    182573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     37277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    368210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    105477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    655660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001107457292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2253872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1168196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     182573                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1168196                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   182573                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1168196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               182573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  314557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  272834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  224886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  161154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   52372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  13002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  13210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  13165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  12168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.539940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.103295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    615.447914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11388     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64512-65535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.233968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11273     98.96%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.23%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67      0.59%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                74764544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11684672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2429.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30769359840                       # Total gap between requests
system.mem_ctrls.avgGap                      22779.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        54208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2385728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23565440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6750528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     41962240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11681344                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1761747.271199790994                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 77535599.797537907958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 162238.827808245202                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 765871266.503512382507                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 268318.061375174788                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 219390574.881157428026                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 971352.981877570739                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1363762946.676334142685                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 379640937.056265711784                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          847                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        37282                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       368210                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       105509                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       655674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       182573                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     44091098                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2826572277                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4824504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  21515136977                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5312339                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6207664309                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20367348                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  32034371927                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1658151923334                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     52055.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     75816.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     61852.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     58431.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     41180.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     58835.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     43613.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     48857.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9082131.11                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           517200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7579                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      277                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  12855                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        54208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2386048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23565440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6752576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     41963072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      74766336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        54208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        97984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11684672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11684672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          847                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        37282                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       368210                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       105509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       655673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1168224                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       182573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        182573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        10400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1761747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     77546000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       162239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    765871267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       268318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    219457134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       971353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1363789986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2429888364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1761747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       162239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       268318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       971353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3184457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    379749096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       379749096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    379749096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        10400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1761747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     77546000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       162239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    765871267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       268318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    219457134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       971353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1363789986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2809637460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1168145                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              182521                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        35278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        37285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        36654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        34963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        34557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        39147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        36618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        34002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        35296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        36889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        33569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        34529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        36765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        35942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        37861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        37390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        36894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        38246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        35461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        38308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        35773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        36143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        37334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        39127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        37482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        33656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        37666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        37821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        33548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5526                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5936                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             42225148439                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3892259140                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        62658340779                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36147.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53639.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              813440                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19964                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           10.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       517252                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   167.116500                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.495524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.648721                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       364331     70.44%     70.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        67147     12.98%     83.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21261      4.11%     87.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14666      2.84%     90.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10308      1.99%     92.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8118      1.57%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6112      1.18%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4525      0.87%     95.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20784      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       517252                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              74761280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11681344                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2429.724045                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              379.640937                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1613211897.023999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2144703071.481619                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4913587938.335987                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  686004448.415976                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10969420052.168688                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25949556079.978134                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 147602663.308795                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46424086150.713440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1508.771899                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       934331                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2771300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27997208749                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1005031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       182573                       # Transaction distribution
system.membus.trans_dist::CleanEvict           905464                       # Transaction distribution
system.membus.trans_dist::ReadExReq            163194                       # Transaction distribution
system.membus.trans_dist::ReadExResp           163193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1005031                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      3424486                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      3424486                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3424486                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     86451008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     86451008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                86451008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1168225                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1168225    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1168225                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           994513129                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2135335827                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       32867092                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     22692258                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1592544                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     17461975                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       16893842                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.746456                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        4058447                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1186                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        13208                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        12210                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          998                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          767                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     97060607                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1461954                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     79153781                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.549032                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.829887                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24966763     31.54%     31.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15874136     20.05%     51.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8680182     10.97%     62.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8015574     10.13%     72.69% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4394225      5.55%     78.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2131870      2.69%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1614399      2.04%     82.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1251415      1.58%     84.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     12225217     15.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     79153781                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    124607488                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     201765507                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           45938169                       # Number of memory references committed
system.switch_cpus0.commit.loads             31198319                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          18420293                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            250264                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          201069158                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2420806                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       449607      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    153304767     75.98%     76.20% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1655226      0.82%     77.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       417738      0.21%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     31073187     15.40%     92.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     14614718      7.24%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       125132      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       125132      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    201765507                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     12225217                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8958851                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     36831124                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         34105281                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10844044                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1508851                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     15432113                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       134079                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     322717385                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       627914                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           39947897                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17785416                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27166                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  765                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2710437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             219266259                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           32867092                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     20964499                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             87898244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3278890                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         32874913                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        38748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92248162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.840310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.362444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        31156626     33.77%     33.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4411851      4.78%     38.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4303154      4.66%     43.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3977422      4.31%     47.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4434188      4.81%     52.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8948399      9.70%     62.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4898110      5.31%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3503580      3.80%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26614832     28.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92248162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355702                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.372993                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32874919                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6473302                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       14981081                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        22278                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        54682                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6688165                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2643                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30769453080                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1508851                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13389516                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       21193656                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         40296771                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     15859357                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     313982526                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       346258                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12514245                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        763027                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        218063                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    404709265                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          801907892                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       509920807                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           168861                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    260460001                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       144249085                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         41043664                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               365754678                       # The number of ROB reads
system.switch_cpus0.rob.writes              610788158                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        124607488                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          201765507                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       35270299                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23432335                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1397474                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     12259335                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       12242144                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859772                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4898332                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4599451                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      4553221                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        46230                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         9772                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     87111650                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1397439                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     80097529                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.325810                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.524238                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     54428576     67.95%     67.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7238908      9.04%     76.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3121392      3.90%     80.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      3320085      4.15%     85.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2090024      2.61%     87.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       916832      1.14%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       523929      0.65%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       997952      1.25%     90.69% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7459831      9.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     80097529                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     61656316                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     106194089                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           27041849                       # Number of memory references committed
system.switch_cpus1.commit.loads             21143137                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15874838                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          106068351                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2051617                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        64613      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     78523503     73.94%     74.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       136164      0.13%     74.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       427960      0.40%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     21143137     19.91%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5898712      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    106194089                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7459831                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4391993                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     54028032                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         28661858                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3906308                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1400844                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11389769                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     214289677                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           33354404                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8791109                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               378124                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                69349                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1161111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             133010895                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           35270299                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21693697                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             89827046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2801758                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         26282998                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     92389036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.493137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.171135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        49872415     53.98%     53.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3466389      3.75%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3012083      3.26%     60.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5399806      5.84%     66.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5161801      5.59%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2944802      3.19%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2816898      3.05%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5342775      5.78%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14372067     15.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     92389036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.381710                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.439500                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           26282998                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5550062                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       17141705                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        99709                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3980                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4014588                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          479                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30769453080                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1400844                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6154520                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43892051                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         30357911                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10583709                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     206881393                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       752579                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4543644                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7243123                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         39329                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    215982906                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          553207090                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       308991985                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    111977882                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       104004913                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         11030051                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               265943437                       # The number of ROB reads
system.switch_cpus1.rob.writes              398976264                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         61656316                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          106194089                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148658                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927190                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149719                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775523                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775236                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989660                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111784                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          312                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5996555                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149700                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91537411                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.246225                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.416849                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     31117665     33.99%     33.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15298770     16.71%     50.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5944435      6.49%     57.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5491706      6.00%     63.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1419655      1.55%     64.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1042316      1.14%     65.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2770241      3.03%     68.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644373      1.80%     70.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26808250     29.29%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91537411                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus2.commit.loads             74300017                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648180                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26808250                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5447880                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     47917196                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27950021                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10911830                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153427                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689806                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305771766                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           86                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74734523                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23617927                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4885                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       118288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259236279                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148658                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887140                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             92108638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306892                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20651726                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     92380372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.344861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.569378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        43809280     47.42%     47.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2277293      2.47%     49.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2434998      2.64%     52.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1450125      1.57%     54.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7053980      7.64%     61.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1070299      1.16%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3374641      3.65%     66.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3591513      3.89%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27318243     29.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     92380372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.034076                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.805565                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20651726                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3706071                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1046640                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4111                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151348                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30769453080                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153427                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10470966                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18385168                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33756603                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29614190                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304773226                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       682245                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8588415                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      17735325                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         81679                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331544218                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878986765                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317201234                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409400717                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9387064                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57375197                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               367876731                       # The number of ROB reads
system.switch_cpus2.rob.writes              607143985                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3389104                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3385777                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7000                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1627549                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1627132                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974379                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          326                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          100                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          226                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       159291                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6897                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92316187                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.890427                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.349675                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     77700068     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      2018528      2.19%     86.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1607375      1.74%     88.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1181162      1.28%     89.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       607576      0.66%     90.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       662543      0.72%     90.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       235169      0.25%     91.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       160083      0.17%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      8143683      8.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92316187                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     58418797                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      82200842                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           21620447                       # Number of memory references committed
system.switch_cpus3.commit.loads             17291670                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3365186                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          52982156                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           49548704                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2066      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     31584665     38.42%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3480      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           80      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       363030      0.44%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     11485568     13.97%     52.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1751397      2.13%     54.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       361982      0.44%     55.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14545109     17.69%     73.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       482556      0.59%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1256327      1.53%     75.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        31296      0.04%     75.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     16035343     19.51%     94.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4297481      5.23%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     82200842                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      8143683                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1063683                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     80239474                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          8695674                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2333103                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7367                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1619061                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          104                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      82472954                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          493                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           17322195                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4329700                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38677                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 8751                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        42968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              58758301                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3389104                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1627398                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             92288894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          14940                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          5111384                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     92339332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.895179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.370029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        78900893     85.45%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1234353      1.34%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          600778      0.65%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1041989      1.13%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          881935      0.96%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          509824      0.55%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          484878      0.53%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1365188      1.48%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7319494      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     92339332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036678                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.635907                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            5111384                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975927937478                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1271004                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          43194                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          539                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          7053                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30769453080                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7367                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2090390                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       37801073                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          9928635                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     42511836                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      82421914                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       210452                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4157150                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2406738                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      36018362                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     97627574                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          222536554                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        70880750                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         96197330                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     97333214                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          294360                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13379634                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               166532637                       # The number of ROB reads
system.switch_cpus3.rob.writes              164743445                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         58418797                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           82200842                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
