Analysis & Synthesis Status : Successful - Sat Mar 05 19:59:22 2022
Quartus Prime Version : 17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name : TimingAnalyzer
Top-level Entity Name : TimingAnalyzer
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 546
Total pins : 1
Total virtual pins : 546
Total block memory bits : 0
Total DSP Blocks : 13
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
