<annotationInfo>
<annotationInfo>
<item  id="13" filename="pool/pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="14" filename="pool/pooling.cpp" linenumber="10" name="add_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln10_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="17" filename="pool/pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="20" filename="pool/pooling.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="pool/pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="22" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_272_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="pool/pooling.cpp" linenumber="25" name="zext_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln25_fu_280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="24" filename="pool/pooling.cpp" linenumber="25" name="zext_ln25_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln25_1_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="pool/pooling.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="pool/pooling.cpp" linenumber="28" name="xor_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln28_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="pool/pooling.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="pool/pooling.cpp" linenumber="13" name="or_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln13_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="pool/pooling.cpp" linenumber="13" name="select_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_fu_334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="pool/pooling.cpp" linenumber="25" name="shl_ln25_mid1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln25_mid1_fu_342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="pool/pooling.cpp" linenumber="13" name="select_ln13_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_1_fu_350_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="pool/pooling.cpp" linenumber="13" name="select_ln13_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_2_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln35_fu_370_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="pool/pooling.cpp" linenumber="35" name="mul_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln35_fu_370_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="pool/pooling.cpp" linenumber="26" name="shl_ln1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln1_fu_376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_1_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="pool/pooling.cpp" linenumber="20" name="mpr" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpr_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="pool/pooling.cpp" linenumber="20" name="select_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln20_fu_408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="pool/pooling.cpp" linenumber="20" name="select_ln20_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln20_1_fu_416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="pool/pooling.cpp" linenumber="20" name="zext_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln20_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="pool/pooling.cpp" linenumber="20" name="add_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_fu_428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="grp_fu_617_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mac_mucud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="pool/pooling.cpp" linenumber="23" name="zext_ln23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln23_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="pool/pooling.cpp" linenumber="26" name="j" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="j_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="grp_fu_617_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="pool/pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mac_mucud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="pool/pooling.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2_fu_450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="pool/pooling.cpp" linenumber="28" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_481_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="pool/pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_6_fu_499_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="pool/pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="pool/pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="pool/pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="pool/pooling.cpp" linenumber="28" name="max_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_2_fu_561_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="pool/pooling.cpp" linenumber="23" name="mpc" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpc_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="pool/pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="pool/pooling.cpp" linenumber="35" name="tmp_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1_fu_577_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_2_fu_585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_1_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_3_fu_594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="pool/pooling.cpp" linenumber="16" name="c" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="c_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="pool/pooling.cpp" linenumber="13" name="add_ln13_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln13_1_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="pool/pooling.cpp" linenumber="13" name="select_ln13_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_3_fu_610_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
