@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Removing sequential instance COREABC_C0_0.PENABLEI because it is equivalent to instance COREABC_C0_0.PSELI. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Sequential instance COREABC_C0_0.INSTR_SCMD[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Sequential instance COREABC_C0_0.INSTR_SCMD[1] is reduced to a combinational gate by constant propagation.
@W: MT420 |Found inferred clock COREABC_C0|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.
