

================================================================
== Vivado HLS Report for 'aes_round'
================================================================
* Date:           Tue Nov 19 21:04:39 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      234|      234| 2.340 us | 2.340 us |  234|  234|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mixColumns_fu_230  |mixColumns  |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 2  |       32|       32|         2|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     60|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     666|   1863|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    352|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     760|   2275|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------+------------+---------+-------+-----+------+-----+
    |grp_mixColumns_fu_230  |mixColumns  |        0|      0|  666|  1863|    0|
    +-----------------------+------------+---------+-------+-----+------+-----+
    |Total                  |            |        0|      0|  666|  1863|    0|
    +-----------------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |core_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |           |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_277_p2         |     +    |      0|  0|  15|           5|           1|
    |i_fu_255_p2           |     +    |      0|  0|  15|           5|           1|
    |icmp_ln170_fu_249_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln221_fu_271_p2  |   icmp   |      0|  0|  11|           5|           6|
    |xor_ln222_fu_289_p2   |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  60|          28|          22|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  89|         18|    1|         18|
    |i_0_i4_reg_219  |   9|          2|    5|         10|
    |i_0_i_reg_208   |   9|          2|    5|         10|
    |reg_236         |   9|          2|    8|         16|
    |reg_243         |   9|          2|    8|         16|
    |state_address0  |  59|         14|    4|         56|
    |state_address1  |  56|         13|    4|         52|
    |state_ce0       |  15|          3|    1|          3|
    |state_d0        |  41|          8|    8|         64|
    |state_d1        |  41|          8|    8|         64|
    |state_we0       |  15|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 352|         75|   53|        312|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  17|   0|   17|          0|
    |grp_mixColumns_fu_230_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i4_reg_219                      |   5|   0|    5|          0|
    |i_0_i_reg_208                       |   5|   0|    5|          0|
    |i_6_reg_402                         |   5|   0|    5|          0|
    |i_reg_299                           |   5|   0|    5|          0|
    |reg_236                             |   8|   0|    8|          0|
    |reg_243                             |   8|   0|    8|          0|
    |state_addr_13_reg_304               |   4|   0|    4|          0|
    |state_addr_14_reg_407               |   4|   0|    4|          0|
    |state_load_2_reg_335                |   8|   0|    8|          0|
    |state_load_5_reg_362                |   8|   0|    8|          0|
    |state_load_6_reg_367                |   8|   0|    8|          0|
    |tmp_2_reg_384                       |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  94|   0|   94|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   aes_round  | return value |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |    8|  ap_memory |     state    |     array    |
|state_q0           |  in |    8|  ap_memory |     state    |     array    |
|state_address1     | out |    4|  ap_memory |     state    |     array    |
|state_ce1          | out |    1|  ap_memory |     state    |     array    |
|state_we1          | out |    1|  ap_memory |     state    |     array    |
|state_d1           | out |    8|  ap_memory |     state    |     array    |
|state_q1           |  in |    8|  ap_memory |     state    |     array    |
|roundKey_address0  | out |    4|  ap_memory |   roundKey   |     array    |
|roundKey_ce0       | out |    1|  ap_memory |   roundKey   |     array    |
|roundKey_q0        |  in |    8|  ap_memory |   roundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [helper.cpp:170->encrypt.cpp:9]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 19 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln170 = icmp eq i5 %i_0_i, -16" [helper.cpp:170->encrypt.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%i = add i5 %i_0_i, 1" [helper.cpp:170->encrypt.cpp:9]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %subBytes.exit, label %2" [helper.cpp:170->encrypt.cpp:9]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i5 %i_0_i to i64" [helper.cpp:171->encrypt.cpp:9]   --->   Operation 24 'zext' 'zext_ln171' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln171" [helper.cpp:171->encrypt.cpp:9]   --->   Operation 25 'getelementptr' 'state_addr_13' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_13, align 1" [helper.cpp:171->encrypt.cpp:9]   --->   Operation 26 'load' 'state_load_13' <Predicate = (!icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 4" [helper.cpp:189->encrypt.cpp:10]   --->   Operation 27 'getelementptr' 'state_addr' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [helper.cpp:189->encrypt.cpp:10]   --->   Operation 28 'load' 'tmp' <Predicate = (icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 5" [helper.cpp:191->encrypt.cpp:10]   --->   Operation 29 'getelementptr' 'state_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_2, align 1" [helper.cpp:191->encrypt.cpp:10]   --->   Operation 30 'load' 'state_load' <Predicate = (icmp_ln170)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_13, align 1" [helper.cpp:171->encrypt.cpp:9]   --->   Operation 31 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %state_load_13 to i64" [helper.cpp:43->helper.cpp:171->encrypt.cpp:9]   --->   Operation 32 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln43" [helper.cpp:43->helper.cpp:171->encrypt.cpp:9]   --->   Operation 33 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [helper.cpp:43->helper.cpp:171->encrypt.cpp:9]   --->   Operation 34 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [helper.cpp:43->helper.cpp:171->encrypt.cpp:9]   --->   Operation 35 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 36 [1/1] (2.32ns)   --->   "store i8 %sbox_load, i8* %state_addr_13, align 1" [helper.cpp:171->encrypt.cpp:9]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [helper.cpp:170->encrypt.cpp:9]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.64>
ST_5 : Operation 38 [1/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [helper.cpp:189->encrypt.cpp:10]   --->   Operation 38 'load' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 39 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_2, align 1" [helper.cpp:191->encrypt.cpp:10]   --->   Operation 39 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 6" [helper.cpp:192->encrypt.cpp:10]   --->   Operation 40 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_3, align 1" [helper.cpp:192->encrypt.cpp:10]   --->   Operation 41 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 7" [helper.cpp:193->encrypt.cpp:10]   --->   Operation 42 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_4, align 1" [helper.cpp:193->encrypt.cpp:10]   --->   Operation 43 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 44 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_addr_4, align 1" [helper.cpp:194->encrypt.cpp:10]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 6 <SV = 3> <Delay = 2.32>
ST_6 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_3, align 1" [helper.cpp:192->encrypt.cpp:10]   --->   Operation 45 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 46 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_4, align 1" [helper.cpp:193->encrypt.cpp:10]   --->   Operation 46 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 8" [helper.cpp:198->encrypt.cpp:10]   --->   Operation 47 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.32ns)   --->   "%tmp_1 = load i8* %state_addr_5, align 1" [helper.cpp:198->encrypt.cpp:10]   --->   Operation 48 'load' 'tmp_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 9" [helper.cpp:199->encrypt.cpp:10]   --->   Operation 49 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%tmp2 = load i8* %state_addr_6, align 1" [helper.cpp:199->encrypt.cpp:10]   --->   Operation 50 'load' 'tmp2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 4> <Delay = 4.64>
ST_7 : Operation 51 [1/2] (2.32ns)   --->   "%tmp_1 = load i8* %state_addr_5, align 1" [helper.cpp:198->encrypt.cpp:10]   --->   Operation 51 'load' 'tmp_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 52 [1/2] (2.32ns)   --->   "%tmp2 = load i8* %state_addr_6, align 1" [helper.cpp:199->encrypt.cpp:10]   --->   Operation 52 'load' 'tmp2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 10" [helper.cpp:201->encrypt.cpp:10]   --->   Operation 53 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [2/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_7, align 1" [helper.cpp:201->encrypt.cpp:10]   --->   Operation 54 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 11" [helper.cpp:202->encrypt.cpp:10]   --->   Operation 55 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_8, align 1" [helper.cpp:202->encrypt.cpp:10]   --->   Operation 56 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 57 [1/1] (2.32ns)   --->   "store i8 %tmp_1, i8* %state_addr_7, align 1" [helper.cpp:203->encrypt.cpp:10]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 58 [1/1] (2.32ns)   --->   "store i8 %tmp2, i8* %state_addr_8, align 1" [helper.cpp:204->encrypt.cpp:10]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 5> <Delay = 2.32>
ST_8 : Operation 59 [1/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_7, align 1" [helper.cpp:201->encrypt.cpp:10]   --->   Operation 59 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 60 [1/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_8, align 1" [helper.cpp:202->encrypt.cpp:10]   --->   Operation 60 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr [16 x i8]* %state, i64 0, i64 12" [helper.cpp:208->encrypt.cpp:10]   --->   Operation 61 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (2.32ns)   --->   "%tmp_2 = load i8* %state_addr_9, align 1" [helper.cpp:208->encrypt.cpp:10]   --->   Operation 62 'load' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr [16 x i8]* %state, i64 0, i64 13" [helper.cpp:209->encrypt.cpp:10]   --->   Operation 63 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [2/2] (2.32ns)   --->   "%tmp2_1 = load i8* %state_addr_10, align 1" [helper.cpp:209->encrypt.cpp:10]   --->   Operation 64 'load' 'tmp2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 6> <Delay = 4.64>
ST_9 : Operation 65 [1/2] (2.32ns)   --->   "%tmp_2 = load i8* %state_addr_9, align 1" [helper.cpp:208->encrypt.cpp:10]   --->   Operation 65 'load' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 66 [1/2] (2.32ns)   --->   "%tmp2_1 = load i8* %state_addr_10, align 1" [helper.cpp:209->encrypt.cpp:10]   --->   Operation 66 'load' 'tmp2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr [16 x i8]* %state, i64 0, i64 14" [helper.cpp:210->encrypt.cpp:10]   --->   Operation 67 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (2.32ns)   --->   "%tmp3 = load i8* %state_addr_11, align 1" [helper.cpp:210->encrypt.cpp:10]   --->   Operation 68 'load' 'tmp3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr [16 x i8]* %state, i64 0, i64 15" [helper.cpp:212->encrypt.cpp:10]   --->   Operation 69 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_12, align 1" [helper.cpp:212->encrypt.cpp:10]   --->   Operation 70 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 71 [1/1] (2.32ns)   --->   "store i8 %tmp2_1, i8* %state_addr_11, align 1" [helper.cpp:214->encrypt.cpp:10]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 10 <SV = 7> <Delay = 2.32>
ST_10 : Operation 72 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %state_addr, align 1" [helper.cpp:191->encrypt.cpp:10]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 73 [1/1] (2.32ns)   --->   "store i8 %state_load_1, i8* %state_addr_2, align 1" [helper.cpp:192->encrypt.cpp:10]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 74 [1/2] (2.32ns)   --->   "%tmp3 = load i8* %state_addr_11, align 1" [helper.cpp:210->encrypt.cpp:10]   --->   Operation 74 'load' 'tmp3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 75 [1/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_12, align 1" [helper.cpp:212->encrypt.cpp:10]   --->   Operation 75 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 8> <Delay = 2.32>
ST_11 : Operation 76 [1/1] (2.32ns)   --->   "store i8 %state_load_2, i8* %state_addr_3, align 1" [helper.cpp:193->encrypt.cpp:10]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 77 [1/1] (2.32ns)   --->   "store i8 %state_load_5, i8* %state_addr_5, align 1" [helper.cpp:201->encrypt.cpp:10]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 78 [1/1] (2.32ns)   --->   "store i8 %state_load_6, i8* %state_addr_6, align 1" [helper.cpp:202->encrypt.cpp:10]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 79 [1/1] (2.32ns)   --->   "store i8 %state_load_10, i8* %state_addr_9, align 1" [helper.cpp:212->encrypt.cpp:10]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 80 [1/1] (2.32ns)   --->   "store i8 %tmp_2, i8* %state_addr_10, align 1" [helper.cpp:213->encrypt.cpp:10]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 81 [1/1] (2.32ns)   --->   "store i8 %tmp3, i8* %state_addr_12, align 1" [helper.cpp:215->encrypt.cpp:10]   --->   Operation 81 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @mixColumns([16 x i8]* %state)" [encrypt.cpp:11]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 1.76>
ST_15 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @mixColumns([16 x i8]* %state)" [encrypt.cpp:11]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 84 [1/1] (1.76ns)   --->   "br label %3" [helper.cpp:221->encrypt.cpp:12]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 13> <Delay = 2.32>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%i_0_i4 = phi i5 [ 0, %subBytes.exit ], [ %i_6, %4 ]"   --->   Operation 85 'phi' 'i_0_i4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln221 = icmp eq i5 %i_0_i4, -16" [helper.cpp:221->encrypt.cpp:12]   --->   Operation 86 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 87 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i_0_i4, 1" [helper.cpp:221->encrypt.cpp:12]   --->   Operation 88 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %addRoundKey.exit, label %4" [helper.cpp:221->encrypt.cpp:12]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i5 %i_0_i4 to i64" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 90 'zext' 'zext_ln222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln222" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 91 'getelementptr' 'state_addr_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 92 [2/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_14, align 1" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 92 'load' 'state_load_12' <Predicate = (!icmp_ln221)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i8]* %roundKey, i64 0, i64 %zext_ln222" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 93 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 94 [2/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 94 'load' 'roundKey_load' <Predicate = (!icmp_ln221)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [encrypt.cpp:13]   --->   Operation 95 'ret' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 5.63>
ST_17 : Operation 96 [1/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_14, align 1" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 96 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 97 [1/2] (2.32ns)   --->   "%roundKey_load = load i8* %roundKey_addr, align 1" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 97 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 98 [1/1] (0.99ns)   --->   "%xor_ln222 = xor i8 %roundKey_load, %state_load_12" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 98 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (2.32ns)   --->   "store i8 %xor_ln222, i8* %state_addr_14, align 1" [helper.cpp:222->encrypt.cpp:12]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "br label %3" [helper.cpp:221->encrypt.cpp:12]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln170      (br               ) [ 011110000000000000]
i_0_i         (phi              ) [ 001000000000000000]
icmp_ln170    (icmp             ) [ 001110000000000000]
empty         (speclooptripcount) [ 000000000000000000]
i             (add              ) [ 011110000000000000]
br_ln170      (br               ) [ 000000000000000000]
zext_ln171    (zext             ) [ 000000000000000000]
state_addr_13 (getelementptr    ) [ 000110000000000000]
state_addr    (getelementptr    ) [ 000001111110000000]
state_addr_2  (getelementptr    ) [ 000001111110000000]
state_load_13 (load             ) [ 000000000000000000]
zext_ln43     (zext             ) [ 000000000000000000]
sbox_addr     (getelementptr    ) [ 000010000000000000]
sbox_load     (load             ) [ 000000000000000000]
store_ln171   (store            ) [ 000000000000000000]
br_ln170      (br               ) [ 011110000000000000]
tmp           (load             ) [ 000000000000000000]
state_load    (load             ) [ 000000111110000000]
state_addr_3  (getelementptr    ) [ 000000111111000000]
state_addr_4  (getelementptr    ) [ 000000100000000000]
store_ln194   (store            ) [ 000000000000000000]
state_load_1  (load             ) [ 000000011110000000]
state_load_2  (load             ) [ 000000011111000000]
state_addr_5  (getelementptr    ) [ 000000011111000000]
state_addr_6  (getelementptr    ) [ 000000011111100000]
tmp_1         (load             ) [ 000000000000000000]
tmp2          (load             ) [ 000000000000000000]
state_addr_7  (getelementptr    ) [ 000000001000000000]
state_addr_8  (getelementptr    ) [ 000000001000000000]
store_ln203   (store            ) [ 000000000000000000]
store_ln204   (store            ) [ 000000000000000000]
state_load_5  (load             ) [ 000000000111000000]
state_load_6  (load             ) [ 000000000111100000]
state_addr_9  (getelementptr    ) [ 000000000111100000]
state_addr_10 (getelementptr    ) [ 000000000111110000]
tmp_2         (load             ) [ 000000000011110000]
tmp2_1        (load             ) [ 000000000000000000]
state_addr_11 (getelementptr    ) [ 000000000010000000]
state_addr_12 (getelementptr    ) [ 000000000011110000]
store_ln214   (store            ) [ 000000000000000000]
store_ln191   (store            ) [ 000000000000000000]
store_ln192   (store            ) [ 000000000000000000]
tmp3          (load             ) [ 000000000001110000]
state_load_10 (load             ) [ 000000000001100000]
store_ln193   (store            ) [ 000000000000000000]
store_ln201   (store            ) [ 000000000000000000]
store_ln202   (store            ) [ 000000000000000000]
store_ln212   (store            ) [ 000000000000000000]
store_ln213   (store            ) [ 000000000000000000]
store_ln215   (store            ) [ 000000000000000000]
call_ln11     (call             ) [ 000000000000000000]
br_ln221      (br               ) [ 000000000000000111]
i_0_i4        (phi              ) [ 000000000000000010]
icmp_ln221    (icmp             ) [ 000000000000000011]
empty_19      (speclooptripcount) [ 000000000000000000]
i_6           (add              ) [ 000000000000000111]
br_ln221      (br               ) [ 000000000000000000]
zext_ln222    (zext             ) [ 000000000000000000]
state_addr_14 (getelementptr    ) [ 000000000000000001]
roundKey_addr (getelementptr    ) [ 000000000000000001]
ret_ln13      (ret              ) [ 000000000000000000]
state_load_12 (load             ) [ 000000000000000000]
roundKey_load (load             ) [ 000000000000000000]
xor_ln222     (xor              ) [ 000000000000000000]
store_ln222   (store            ) [ 000000000000000000]
br_ln221      (br               ) [ 000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mixColumns"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="state_addr_13_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_13/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="4" slack="0"/>
<pin id="75" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
<pin id="77" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load_13/2 tmp/2 state_load/2 store_ln171/4 state_load_1/5 state_load_2/5 store_ln194/5 tmp_1/6 tmp2/6 state_load_5/7 state_load_6/7 store_ln203/7 store_ln204/7 tmp_2/8 tmp2_1/8 tmp3/9 state_load_10/9 store_ln214/9 store_ln191/10 store_ln192/10 store_ln193/11 store_ln201/11 store_ln202/12 store_ln212/12 store_ln213/13 store_ln215/13 state_load_12/16 store_ln222/17 "/>
</bind>
</comp>

<comp id="57" class="1004" name="state_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="state_addr_2_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sbox_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="state_addr_3_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_addr_4_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="state_addr_5_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="state_addr_6_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="state_addr_7_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="state_addr_8_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="state_addr_9_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="state_addr_10_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_addr_11_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="state_addr_12_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="state_addr_14_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="roundKey_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/16 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="roundKey_load/16 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_0_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_0_i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_0_i4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_0_i4_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i4/16 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_mixColumns_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/14 "/>
</bind>
</comp>

<comp id="236" class="1005" name="reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="3"/>
<pin id="238" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_load tmp3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2"/>
<pin id="245" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_1 state_load_10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln170_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln171_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln43_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln221_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/16 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/16 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln222_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/16 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln222_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/17 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="304" class="1005" name="state_addr_13_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_13 "/>
</bind>
</comp>

<comp id="310" class="1005" name="state_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="state_addr_2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="sbox_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="state_addr_3_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="state_addr_4_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="335" class="1005" name="state_load_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="5"/>
<pin id="337" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="state_addr_5_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="1"/>
<pin id="342" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="state_addr_6_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="352" class="1005" name="state_addr_7_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="state_addr_8_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="362" class="1005" name="state_load_5_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="3"/>
<pin id="364" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_load_5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="state_load_6_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="4"/>
<pin id="369" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="state_addr_9_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="378" class="1005" name="state_addr_10_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="4"/>
<pin id="386" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="state_addr_11_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="394" class="1005" name="state_addr_12_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="407" class="1005" name="state_addr_14_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

<comp id="413" class="1005" name="roundKey_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="65"><net_src comp="57" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="86" pin="3"/><net_sink comp="51" pin=4"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="111"><net_src comp="51" pin="3"/><net_sink comp="51" pin=4"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="148"><net_src comp="51" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="149"><net_src comp="51" pin="7"/><net_sink comp="51" pin=4"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="177" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="186"><net_src comp="51" pin="7"/><net_sink comp="51" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="51" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="241"><net_src comp="51" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="51" pin=4"/></net>

<net id="246"><net_src comp="51" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="51" pin=4"/></net>

<net id="248"><net_src comp="51" pin="7"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="212" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="212" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="212" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="269"><net_src comp="51" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="275"><net_src comp="223" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="223" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="223" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="293"><net_src comp="202" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="51" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="2"/><net_sink comp="51" pin=4"/></net>

<net id="302"><net_src comp="255" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="307"><net_src comp="44" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="313"><net_src comp="57" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="318"><net_src comp="66" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="323"><net_src comp="79" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="328"><net_src comp="93" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="333"><net_src comp="102" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="338"><net_src comp="51" pin="7"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="343"><net_src comp="112" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="349"><net_src comp="121" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="355"><net_src comp="130" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="360"><net_src comp="139" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="365"><net_src comp="51" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="51" pin=4"/></net>

<net id="370"><net_src comp="51" pin="7"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="375"><net_src comp="150" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="381"><net_src comp="159" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="387"><net_src comp="51" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="392"><net_src comp="168" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="397"><net_src comp="177" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="405"><net_src comp="277" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="410"><net_src comp="187" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="416"><net_src comp="195" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 5 7 9 10 11 12 13 14 15 17 }
	Port: sbox | {}
 - Input state : 
	Port: aes_round : state | {2 3 5 6 7 8 9 10 14 15 16 17 }
	Port: aes_round : roundKey | {16 17 }
	Port: aes_round : sbox | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln170 : 1
		i : 1
		br_ln170 : 2
		zext_ln171 : 1
		state_addr_13 : 2
		state_load_13 : 3
		tmp : 1
		state_load : 1
	State 3
		zext_ln43 : 1
		sbox_addr : 2
		sbox_load : 3
	State 4
		store_ln171 : 1
	State 5
		state_load_1 : 1
		state_load_2 : 1
		store_ln194 : 1
	State 6
		tmp_1 : 1
		tmp2 : 1
	State 7
		state_load_5 : 1
		state_load_6 : 1
		store_ln203 : 1
		store_ln204 : 1
	State 8
		tmp_2 : 1
		tmp2_1 : 1
	State 9
		tmp3 : 1
		state_load_10 : 1
		store_ln214 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		icmp_ln221 : 1
		i_6 : 1
		br_ln221 : 2
		zext_ln222 : 1
		state_addr_14 : 2
		state_load_12 : 3
		roundKey_addr : 2
		roundKey_load : 3
	State 17
		xor_ln222 : 1
		store_ln222 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   call   | grp_mixColumns_fu_230 | 30.1187 |   950   |   1055  |
|----------|-----------------------|---------|---------|---------|
|    add   |        i_fu_255       |    0    |    0    |    15   |
|          |       i_6_fu_277      |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln170_fu_249   |    0    |    0    |    11   |
|          |   icmp_ln221_fu_271   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln222_fu_289   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln171_fu_261   |    0    |    0    |    0    |
|   zext   |    zext_ln43_fu_266   |    0    |    0    |    0    |
|          |   zext_ln222_fu_283   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       | 30.1187 |   950   |   1115  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    i_0_i4_reg_219   |    5   |
|    i_0_i_reg_208    |    5   |
|     i_6_reg_402     |    5   |
|      i_reg_299      |    5   |
|       reg_236       |    8   |
|       reg_243       |    8   |
|roundKey_addr_reg_413|    4   |
|  sbox_addr_reg_320  |    8   |
|state_addr_10_reg_378|    4   |
|state_addr_11_reg_389|    4   |
|state_addr_12_reg_394|    4   |
|state_addr_13_reg_304|    4   |
|state_addr_14_reg_407|    4   |
| state_addr_2_reg_315|    4   |
| state_addr_3_reg_325|    4   |
| state_addr_4_reg_330|    4   |
| state_addr_5_reg_340|    4   |
| state_addr_6_reg_346|    4   |
| state_addr_7_reg_352|    4   |
| state_addr_8_reg_357|    4   |
| state_addr_9_reg_372|    4   |
|  state_addr_reg_310 |    4   |
| state_load_2_reg_335|    8   |
| state_load_5_reg_362|    8   |
| state_load_6_reg_367|    8   |
|    tmp_2_reg_384    |    8   |
+---------------------+--------+
|        Total        |   136  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_51 |  p0  |  18  |   4  |   72   ||    89   |
|  grp_access_fu_51 |  p1  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_51 |  p2  |  16  |   0  |    0   ||    65   |
|  grp_access_fu_51 |  p4  |   7  |   4  |   28   ||    38   |
|  grp_access_fu_86 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   4  |    8   ||    9    |
|      reg_236      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_243      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  || 15.4697 ||   261   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   30   |   950  |  1115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   261  |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |   45   |  1086  |  1376  |
+-----------+--------+--------+--------+
