#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 27 13:55:28 2023
# Process ID: 23408
# Current directory: E:/VMshare/e203/script/jichuang
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5776 E:\VMshare\e203\script\jichuang\jichuang.xpr
# Log file: E:/VMshare/e203/script/jichuang/vivado.log
# Journal file: E:/VMshare/e203/script/jichuang\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VMshare/e203/script/jichuang/jichuang.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'div_gen_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'c_shift_ram_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mig_7series_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'rd_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xlinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 886.031 ; gain = 216.633
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci' is already up-to-date
[Sat May 27 13:56:15 2023] Launched div_gen_0_synth_1, c_shift_ram_0_synth_1, clk_wiz_0_synth_1, mig_7series_0_synth_1, rd_fifo_synth_1, synth_1...
Run output will be captured here:
div_gen_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/div_gen_0_synth_1/runme.log
c_shift_ram_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/c_shift_ram_0_synth_1/runme.log
clk_wiz_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/clk_wiz_0_synth_1/runme.log
mig_7series_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/mig_7series_0_synth_1/runme.log
rd_fifo_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/rd_fifo_synth_1/runme.log
synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sat May 27 13:56:17 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/isp/u_clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2653.578 ; gain = 70.535
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2653.578 ; gain = 70.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2653.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 169 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 138 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 2741.477 ; gain = 1317.703
open_report: Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3066.875 ; gain = 273.500
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.309 ; gain = 5.738
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1.0"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1.0
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit
Writing file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1.mcs
Writing log file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002CAB2B    May 27 14:50:21 2023    E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4561.375 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci' is already up-to-date
[Sat May 27 16:33:15 2023] Launched synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sat May 27 16:33:15 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
[Sat May 27 17:05:50 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/VMshare/e203/script/jichuang/jichuang.ip_user_files/sim_scripts -ip_user_files_dir E:/VMshare/e203/script/jichuang/jichuang.ip_user_files -ipstatic_source_dir E:/VMshare/e203/script/jichuang/jichuang.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/modelsim} {questa=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/questa} {riviera=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/riviera} {activehdl=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips PLL]
generate_target all [get_files  E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL'...
catch { config_ip_cache -export [get_ips -all PLL] }
export_ip_user_files -of_objects [get_files E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci]
launch_runs -jobs 12 PLL_synth_1
[Sat May 27 17:06:34 2023] Launched PLL_synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/PLL_synth_1/runme.log
export_simulation -of_objects [get_files E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci] -directory E:/VMshare/e203/script/jichuang/jichuang.ip_user_files/sim_scripts -ip_user_files_dir E:/VMshare/e203/script/jichuang/jichuang.ip_user_files -ipstatic_source_dir E:/VMshare/e203/script/jichuang/jichuang.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/modelsim} {questa=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/questa} {riviera=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/riviera} {activehdl=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
[Sat May 27 17:08:24 2023] Launched synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sat May 27 17:08:24 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1
Creating config memory files...
ERROR: [Writecfgmem 68-5] Cannot overwrite file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V1.prm. Use "-force" flag.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V2"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V2
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit
Writing file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V2.mcs
Writing log file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002CB0B7    May 27 18:10:34 2023    E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-SMT2-210251A08870" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-SMT2-210251A08870" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 5621.270 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
[Sat May 27 18:31:43 2023] Launched synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sat May 27 18:31:43 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
close_hw_manager
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 5621.270 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 22:32:14 2023...
