# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../pipelineX.srcs/sources_1/new" \
"testbench_func_synth.v" \
"../../../../../pipelineX.srcs/sim_1/imports/new/testbench.v" \

# Do not sort compile order
nosort
