// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2021, Linaro Limited
 * Copyright (c) 2010-2020, The Linux Foundation. All rights reserved.
 */

#include <linux/delay.h>
#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/irqchip.h>
#include <linux/irqchip/arm-gic-v3.h>
#include <linux/irqdomain.h>
#include <linux/mailbox_client.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/spinlock.h>

/*
 * vMPM register layout:
 *
 *    31                              0
 *    +--------------------------------+
 *    |            TIMER0              | 0x00
 *    +--------------------------------+
 *    |            TIMER1              | 0x04
 *    +--------------------------------+
 *    |            ENABLE0             | 0x08
 *    +--------------------------------+
 *    |              ...               | ...
 *    +--------------------------------+
 *    |            ENABLEn             |
 *    +--------------------------------+
 *    |          FALLING_EDGE0         |
 *    +--------------------------------+
 *    |              ...               |
 *    +--------------------------------+
 *    |            STATUSn             |
 *    +--------------------------------+
 *
 * n = DIV_ROUND_UP(pin_num, 32)
 *
 */
#define MPM_REG_ENABLE		0
#define MPM_REG_FALLING_EDGE	1
#define MPM_REG_RISING_EDGE	2
#define MPM_REG_POLARITY	3
#define MPM_REG_STATUS		4

#define MPM_NO_PARENT_IRQ	~0UL

/* MPM pin and its GIC hwirq */
struct mpm_pin {
	int pin;
	irq_hw_number_t hwirq;
};

struct mpm_data {
	unsigned int pin_num;
	const struct mpm_pin *gic_pins;
};

struct qcom_mpm_priv {
	void __iomem *base;
	spinlock_t lock;
	struct mbox_client mbox_client;
	struct mbox_chan *mbox_chan;
	const struct mpm_data *data;
	unsigned int reg_stride;

	/* MPM pin to Linux irq number */
	unsigned int *pin_to_irq;
};

static inline u32
qcom_mpm_read(struct qcom_mpm_priv *priv, unsigned int reg, unsigned int index)
{
	unsigned int offset = (reg * priv->reg_stride + index + 2) * 4;

	return readl(priv->base + offset);
}

static inline void
qcom_mpm_write(struct qcom_mpm_priv *priv, unsigned int reg,
	       unsigned int index, u32 val)
{
	unsigned int offset = (reg * priv->reg_stride + index + 2) * 4;
	u32 r_val;

	writel(val, priv->base + offset);

	do {
		r_val = readl(priv->base + offset);
		udelay(5);
	} while (r_val != val);
}

static inline void qcom_mpm_enable_irq(struct irq_data *d, bool en)
{
	struct qcom_mpm_priv *priv = d->domain->host_data;
	int pin = d->hwirq;
	unsigned int index = pin / 32;
	unsigned int shift = pin % 32;
	unsigned long flags;
	u32 val;

	priv->pin_to_irq[pin] = d->irq;

	spin_lock_irqsave(&priv->lock, flags);

	val = qcom_mpm_read(priv, MPM_REG_ENABLE, index);
	if (en)
		val |= 1 << shift;
	else
		val &= ~(1 << shift);
	qcom_mpm_write(priv, MPM_REG_ENABLE, index, val);

	spin_unlock_irqrestore(&priv->lock, flags);
}

static void qcom_mpm_mask(struct irq_data *d)
{
	qcom_mpm_enable_irq(d, false);

	if (d->parent_data)
		irq_chip_mask_parent(d);
}

static void qcom_mpm_unmask(struct irq_data *d)
{
	qcom_mpm_enable_irq(d, true);

	if (d->parent_data)
		irq_chip_unmask_parent(d);
}

static inline void
mpm_set_type(struct qcom_mpm_priv *priv, bool set, unsigned int reg,
	     unsigned int index, unsigned int shift)
{
	u32 val;

	val = qcom_mpm_read(priv, reg, index);
	if (set)
		val |= 1 << shift;
	else
		val &= ~(1 << shift);
	qcom_mpm_write(priv, reg, index, val);
}

static int qcom_mpm_set_type(struct irq_data *d, unsigned int type)
{
	struct qcom_mpm_priv *priv = d->domain->host_data;
	int pin = d->hwirq;
	unsigned int index = pin / 32;
	unsigned int shift = pin % 32;
	unsigned long flags;

	spin_lock_irqsave(&priv->lock, flags);

	mpm_set_type(priv, (type & IRQ_TYPE_EDGE_RISING) ? 1 : 0,
		     MPM_REG_RISING_EDGE, index, shift);
	mpm_set_type(priv, (type & IRQ_TYPE_EDGE_FALLING) ? 1 : 0,
		     MPM_REG_FALLING_EDGE, index, shift);
	mpm_set_type(priv, (type & IRQ_TYPE_LEVEL_HIGH) ? 1 : 0,
		     MPM_REG_POLARITY, index, shift);

	spin_unlock_irqrestore(&priv->lock, flags);

	if (!d->parent_data)
		return 0;

	if (type & IRQ_TYPE_EDGE_BOTH)
		type = IRQ_TYPE_EDGE_RISING;

	if (type & IRQ_TYPE_LEVEL_MASK)
		type = IRQ_TYPE_LEVEL_HIGH;

	return irq_chip_set_type_parent(d, type);
}

static struct irq_chip qcom_mpm_chip = {
	.name = "mpm",
	.irq_eoi = irq_chip_eoi_parent,
	.irq_mask = qcom_mpm_mask,
	.irq_disable = qcom_mpm_mask,
	.irq_unmask = qcom_mpm_unmask,
	.irq_retrigger = irq_chip_retrigger_hierarchy,
	.irq_set_type = qcom_mpm_set_type,
	.flags = IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_SKIP_SET_WAKE,
	.irq_set_affinity = irq_chip_set_affinity_parent,
};

static irq_hw_number_t get_parent_hwirq(struct qcom_mpm_priv *priv, int pin)
{
	const struct mpm_pin *gic_pins = priv->data->gic_pins;
	int i;

	for (i = 0; gic_pins[i].pin >= 0; i++) {
		int p = gic_pins[i].pin;

		if (p < 0)
			break;

		if (p == pin)
			return gic_pins[i].hwirq;
	}

	return MPM_NO_PARENT_IRQ;
}

static int
qcom_mpm_translate(struct irq_domain *domain, struct irq_fwspec *fwspec,
		   unsigned long *hwirq, unsigned int *type)
{
	if (is_of_node(fwspec->fwnode)) {
		if (fwspec->param_count != 2)
			return -EINVAL;

		*hwirq = fwspec->param[0];
		*type = fwspec->param[1] & IRQ_TYPE_SENSE_MASK;
		return 0;
	}

	return -EINVAL;
}

static int qcom_mpm_gic_alloc(struct irq_domain *domain, unsigned int virq,
			      unsigned int nr_irqs, void *data)
{
	struct qcom_mpm_priv *priv = domain->host_data;
	struct irq_fwspec *fwspec = data;
	struct irq_fwspec parent_fwspec;
	irq_hw_number_t parent_hwirq;
	irq_hw_number_t hwirq;
	unsigned int type;
	int  ret;

	ret = qcom_mpm_translate(domain, fwspec, &hwirq, &type);
	if (ret)
		return ret;

	ret = irq_domain_set_hwirq_and_chip(domain, virq, hwirq,
					    &qcom_mpm_chip, NULL);
	if (ret)
		return ret;

	parent_hwirq = get_parent_hwirq(priv, hwirq);
	if (parent_hwirq == MPM_NO_PARENT_IRQ)
		return irq_domain_disconnect_hierarchy(domain->parent, virq);

	if (type & IRQ_TYPE_EDGE_BOTH)
		type = IRQ_TYPE_EDGE_RISING;

	if (type & IRQ_TYPE_LEVEL_MASK)
		type = IRQ_TYPE_LEVEL_HIGH;

	parent_fwspec.fwnode      = domain->parent->fwnode;
	parent_fwspec.param_count = 3;
	parent_fwspec.param[0]    = 0;
	parent_fwspec.param[1]    = parent_hwirq;
	parent_fwspec.param[2]    = type;

	return irq_domain_alloc_irqs_parent(domain, virq, nr_irqs,
					    &parent_fwspec);
}

static const struct irq_domain_ops qcom_mpm_gic_ops = {
	.alloc = qcom_mpm_gic_alloc,
	.free = irq_domain_free_irqs_common,
	.translate = qcom_mpm_translate,
};

static int qcom_mpm_gpio_alloc(struct irq_domain *domain, unsigned int virq,
			       unsigned int nr_irqs, void *data)
{
	struct irq_fwspec *fwspec = data;
	unsigned int type = IRQ_TYPE_NONE;
	irq_hw_number_t hwirq;
	int ret;

	ret = qcom_mpm_translate(domain, fwspec, &hwirq, &type);
	if (ret)
		return ret;

	return irq_domain_set_hwirq_and_chip(domain, virq, hwirq,
					     &qcom_mpm_chip, NULL);
}

static int qcom_mpm_gpio_domain_select(struct irq_domain *domain,
				       struct irq_fwspec *fwspec,
				       enum irq_domain_bus_token bus_token)
{
	return bus_token == DOMAIN_BUS_WAKEUP;
}

static const struct irq_domain_ops qcom_mpm_gpio_ops = {
	.select = qcom_mpm_gpio_domain_select,
	.alloc = qcom_mpm_gpio_alloc,
	.free = irq_domain_free_irqs_common,
	.translate = qcom_mpm_translate,
};

/* Triggered by RPM when system resumes from deep sleep */
static irqreturn_t qcom_mpm_handler(int irq, void *dev_id)
{
	struct qcom_mpm_priv *priv = dev_id;
	unsigned long enable, pending;
	int i, j;

	for (i = 0; i < priv->reg_stride; i++) {
		enable = qcom_mpm_read(priv, MPM_REG_ENABLE, i);
		pending = qcom_mpm_read(priv, MPM_REG_STATUS, i);
		pending &= enable;

		for_each_set_bit(j, &pending, 32) {
			unsigned int pin = 32 * i + j;
			int irq = priv->pin_to_irq[pin];
			struct irq_desc *desc = irq ? irq_to_desc(irq) : NULL;

			if (desc && !irqd_is_level_type(&desc->irq_data))
				irq_set_irqchip_state(irq,
						IRQCHIP_STATE_PENDING, true);

		}
	}

	return IRQ_HANDLED;
}

static int qcom_mpm_probe(struct platform_device *pdev)
{
	struct irq_domain *parent_domain, *mpm_gic_domain, *mpm_gpio_domain;
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	struct device_node *parent = of_irq_find_parent(np);
	struct qcom_mpm_priv *priv;
	unsigned int pin_num;
	int irq;
	int ret;

	/* See comments in platform_irqchip_probe() */
	if (parent && !irq_find_matching_host(parent, DOMAIN_BUS_ANY))
		return -EPROBE_DEFER;

	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->data = of_device_get_match_data(dev);
	if (!priv->data)
		return -ENODEV;

	pin_num = priv->data->pin_num;
	priv->pin_to_irq = devm_kcalloc(dev, pin_num, sizeof(*priv->pin_to_irq),
					GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->reg_stride = DIV_ROUND_UP(pin_num, 32);
	spin_lock_init(&priv->lock);

	priv->base = devm_platform_ioremap_resource(pdev, 0);
	if (!priv->base)
		return PTR_ERR(priv->base);

	irq = platform_get_irq(pdev, 0);
	if (irq < 0)
		return irq;

	parent_domain = irq_find_host(parent);
	if (!parent_domain) {
		dev_err(dev, "failed to find MPM parent domain\n");
		return -ENXIO;
	}

	mpm_gic_domain = irq_domain_create_hierarchy(parent_domain, 0, pin_num,
				of_node_to_fwnode(np), &qcom_mpm_gic_ops, priv);
	if (!mpm_gic_domain) {
		dev_err(dev, "failed to create GIC domain\n");
		return -ENOMEM;
	}

	mpm_gpio_domain = irq_domain_create_linear(of_node_to_fwnode(np),
				pin_num, &qcom_mpm_gpio_ops, priv);
	if (!mpm_gpio_domain) {
		dev_err(dev, "failed to create GPIO domain\n");
		goto remove_gic_domain;
	}

	irq_domain_update_bus_token(mpm_gpio_domain, DOMAIN_BUS_WAKEUP);

	priv->mbox_client.dev = dev;
	priv->mbox_chan = mbox_request_channel(&priv->mbox_client, 0);
	if (IS_ERR(priv->mbox_chan)) {
		ret = PTR_ERR(priv->mbox_chan);
		dev_err(dev, "failed to acquire IPC channel: %d\n", ret);
		goto remove_gpio_domain;
	}

	ret = devm_request_irq(dev, irq, qcom_mpm_handler,
			       IRQF_TRIGGER_RISING | IRQF_NO_SUSPEND,
			       "qcom_mpm", priv);
	if (ret) {
		dev_err(dev, "failed to request irq: %d\n", ret);
		goto free_mbox;
	}

	dev_set_drvdata(dev, priv);

	return 0;

free_mbox:
	mbox_free_channel(priv->mbox_chan);
remove_gpio_domain:
	irq_domain_remove(mpm_gpio_domain);
remove_gic_domain:
	irq_domain_remove(mpm_gic_domain);
	return ret;
}

static int __maybe_unused qcom_mpm_suspend_late(struct device *dev)
{
	struct qcom_mpm_priv *priv = dev_get_drvdata(dev);
	int i, ret;

	for (i = 0; i < priv->reg_stride; i++)
		qcom_mpm_write(priv, MPM_REG_STATUS, i, 0);

	/* Notify RPM to write vMPM into HW */
	ret = mbox_send_message(priv->mbox_chan, NULL);
	if (ret < 0)
		return ret;

	return 0;
}

static int __maybe_unused qcom_mpm_resume_early(struct device *dev)
{
	/* Nothing to do for now */
	return 0;
}

static const struct dev_pm_ops qcom_mpm_pm_ops = {
	SET_LATE_SYSTEM_SLEEP_PM_OPS(qcom_mpm_suspend_late,
				     qcom_mpm_resume_early)
};

/* Taken from downstream qcom-mpm-scuba.c with hwirq number minus 32 */
const struct mpm_pin qcm2290_gic_pins[] = {
	{ 2, 275 },	/* tsens0_tsens_upper_lower_int */
	{ 5, 296 },	/* lpass_irq_out_sdc */
	{ 12, 422 },	/* b3_lfps_rxterm_irq */
	{ 24, 79 },	/* bi_px_lpi_1_aoss_mx */
	{ 86, 183 },	/* mpm_wake,spmi_m */
	{ 90, 260 },	/* eud_p0_dpse_int_mx */
	{ 91, 260 },	/* eud_p0_dmse_int_mx */
	{ -1 },
};

const struct mpm_data qcm2290_data = {
	.pin_num = 96,
	.gic_pins = qcm2290_gic_pins,
};

static const struct of_device_id qcom_mpm_match_table[] = {
	{ .compatible = "qcom,qcm2290-mpm", &qcm2290_data, },
	{ },
};

static struct platform_driver qcom_mpm_driver = {
	.driver = {
		.name = "qcom_mpm",
		.owner = THIS_MODULE,
		.of_match_table = qcom_mpm_match_table,
		.pm = &qcom_mpm_pm_ops,
		.suppress_bind_attrs = true,
	},
	.probe  = qcom_mpm_probe,
};
builtin_platform_driver(qcom_mpm_driver)

MODULE_DESCRIPTION("Qualcomm Technologies, Inc. MSM Power Manager");
MODULE_LICENSE("GPL v2");
