{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615409330090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615409330105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 12:48:49 2021 " "Processing started: Wed Mar 10 12:48:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615409330105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409330105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409330105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615409330668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615409330668 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(126) " "Verilog HDL warning at alu.sv(126): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(131) " "Verilog HDL warning at alu.sv(131): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(136) " "Verilog HDL warning at alu.sv(136): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(141) " "Verilog HDL warning at alu.sv(141): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(146) " "Verilog HDL warning at alu.sv(146): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(151) " "Verilog HDL warning at alu.sv(151): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(179) " "Verilog HDL warning at alu.sv(179): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Found entity 1: branch_adder" {  } { { "branch_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/branch_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(47) " "Verilog HDL warning at control_signal.sv(47): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(48) " "Verilog HDL warning at control_signal.sv(48): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(66) " "Verilog HDL warning at control_signal.sv(66): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(67) " "Verilog HDL warning at control_signal.sv(67): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(68) " "Verilog HDL warning at control_signal.sv(68): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(80) " "Verilog HDL warning at control_signal.sv(80): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(81) " "Verilog HDL warning at control_signal.sv(81): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(82) " "Verilog HDL warning at control_signal.sv(82): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(90) " "Verilog HDL warning at control_signal.sv(90): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(91) " "Verilog HDL warning at control_signal.sv(91): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(92) " "Verilog HDL warning at control_signal.sv(92): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(93) " "Verilog HDL warning at control_signal.sv(93): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(94) " "Verilog HDL warning at control_signal.sv(94): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(107) " "Verilog HDL warning at control_signal.sv(107): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(108) " "Verilog HDL warning at control_signal.sv(108): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(109) " "Verilog HDL warning at control_signal.sv(109): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(120) " "Verilog HDL warning at control_signal.sv(120): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(121) " "Verilog HDL warning at control_signal.sv(121): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(122) " "Verilog HDL warning at control_signal.sv(122): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(123) " "Verilog HDL warning at control_signal.sv(123): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(124) " "Verilog HDL warning at control_signal.sv(124): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(127) " "Verilog HDL warning at control_signal.sv(127): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(128) " "Verilog HDL warning at control_signal.sv(128): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(129) " "Verilog HDL warning at control_signal.sv(129): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(130) " "Verilog HDL warning at control_signal.sv(130): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(131) " "Verilog HDL warning at control_signal.sv(131): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(132) " "Verilog HDL warning at control_signal.sv(132): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(133) " "Verilog HDL warning at control_signal.sv(133): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(134) " "Verilog HDL warning at control_signal.sv(134): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(150) " "Verilog HDL warning at control_signal.sv(150): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(162) " "Verilog HDL warning at control_signal.sv(162): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(168) " "Verilog HDL warning at control_signal.sv(168): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(181) " "Verilog HDL warning at control_signal.sv(181): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(187) " "Verilog HDL warning at control_signal.sv(187): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(195) " "Verilog HDL warning at control_signal.sv(195): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(223) " "Verilog HDL warning at control_signal.sv(223): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 223 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(238) " "Verilog HDL warning at control_signal.sv(238): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(243) " "Verilog HDL warning at control_signal.sv(243): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 243 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(248) " "Verilog HDL warning at control_signal.sv(248): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(253) " "Verilog HDL warning at control_signal.sv(253): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(258) " "Verilog HDL warning at control_signal.sv(258): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 258 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(262) " "Verilog HDL warning at control_signal.sv(262): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_signal.sv(263) " "Verilog HDL warning at control_signal.sv(263): extended using \"x\" or \"z\"" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal " "Found entity 1: control_signal" {  } { { "control_signal.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(91) " "Verilog HDL warning at data_memory.sv(91): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(112) " "Verilog HDL warning at data_memory.sv(112): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(137) " "Verilog HDL warning at data_memory.sv(137): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(138) " "Verilog HDL warning at data_memory.sv(138): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(139) " "Verilog HDL warning at data_memory.sv(139): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(140) " "Verilog HDL warning at data_memory.sv(140): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(143) " "Verilog HDL warning at data_memory.sv(143): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(144) " "Verilog HDL warning at data_memory.sv(144): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(145) " "Verilog HDL warning at data_memory.sv(145): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(146) " "Verilog HDL warning at data_memory.sv(146): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(149) " "Verilog HDL warning at data_memory.sv(149): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(150) " "Verilog HDL warning at data_memory.sv(150): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(151) " "Verilog HDL warning at data_memory.sv(151): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(152) " "Verilog HDL warning at data_memory.sv(152): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(155) " "Verilog HDL warning at data_memory.sv(155): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(156) " "Verilog HDL warning at data_memory.sv(156): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(157) " "Verilog HDL warning at data_memory.sv(157): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(158) " "Verilog HDL warning at data_memory.sv(158): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(160) " "Verilog HDL warning at data_memory.sv(160): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(161) " "Verilog HDL warning at data_memory.sv(161): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(162) " "Verilog HDL warning at data_memory.sv(162): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(163) " "Verilog HDL warning at data_memory.sv(163): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(170) " "Verilog HDL warning at data_memory.sv(170): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(171) " "Verilog HDL warning at data_memory.sv(171): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(172) " "Verilog HDL warning at data_memory.sv(172): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(173) " "Verilog HDL warning at data_memory.sv(173): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(177) " "Verilog HDL warning at data_memory.sv(177): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(178) " "Verilog HDL warning at data_memory.sv(178): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(179) " "Verilog HDL warning at data_memory.sv(179): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(180) " "Verilog HDL warning at data_memory.sv(180): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(184) " "Verilog HDL warning at data_memory.sv(184): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(185) " "Verilog HDL warning at data_memory.sv(185): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(186) " "Verilog HDL warning at data_memory.sv(186): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(187) " "Verilog HDL warning at data_memory.sv(187): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(189) " "Verilog HDL warning at data_memory.sv(189): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(190) " "Verilog HDL warning at data_memory.sv(190): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(191) " "Verilog HDL warning at data_memory.sv(191): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(192) " "Verilog HDL warning at data_memory.sv(192): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(200) " "Verilog HDL warning at data_memory.sv(200): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(201) " "Verilog HDL warning at data_memory.sv(201): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(202) " "Verilog HDL warning at data_memory.sv(202): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(203) " "Verilog HDL warning at data_memory.sv(203): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(205) " "Verilog HDL warning at data_memory.sv(205): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 205 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(206) " "Verilog HDL warning at data_memory.sv(206): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(207) " "Verilog HDL warning at data_memory.sv(207): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 207 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(208) " "Verilog HDL warning at data_memory.sv(208): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(225) " "Verilog HDL warning at data_memory.sv(225): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(232) " "Verilog HDL warning at data_memory.sv(232): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(242) " "Verilog HDL warning at data_memory.sv(242): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(253) " "Verilog HDL warning at data_memory.sv(253): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.sv(262) " "Verilog HDL warning at data_memory.sv(262): extended using \"x\" or \"z\"" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/mollyle/EE469/Lab2/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_memory.sv(27) " "Verilog HDL warning at instruction_memory.sv(27): extended using \"x\" or \"z\"" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_type.sv(36) " "Verilog HDL warning at instruction_type.sv(36): extended using \"x\" or \"z\"" {  } { { "instruction_type.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_type.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_type " "Found entity 1: instruction_type" {  } { { "instruction_type.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_type.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jalr_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file jalr_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jalr_adder " "Found entity 1: jalr_adder" {  } { { "jalr_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/jalr_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_in_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_in_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_in_out " "Found entity 1: pc_in_out" {  } { { "pc_in_out.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_in_out.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_top_level " "Found entity 1: pc_top_level" {  } { { "pc_top_level.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_top_level_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_top_level_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_top_level_tb " "Found entity 1: pc_top_level_tb" {  } { { "pc_top_level_tb.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "INPUT_FILE instruction_memory.sv 9 register_file.sv(4) " "Verilog HDL macro warning at register_file.sv(4): overriding existing definition for macro \"INPUT_FILE\", which was defined in \"instruction_memory.sv\", line 9" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/register_file.sv" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/register_file.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter " "Found entity 1: serial_transmitter" {  } { { "serial_transmitter.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/serial_transmitter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 display.sv(58) " "Verilog HDL Expression warning at display.sv(58): truncated literal to match 7 bits" {  } { { "display.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/display.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/display.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/clock_divider.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/forwarding.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_tb " "Found entity 2: forwarding_tb" {  } { { "forwarding.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/forwarding.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset top.sv(16) " "Verilog HDL Implicit Net warning at top.sv(16): created implicit net for \"reset\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "intruction top.sv(118) " "Verilog HDL Implicit Net warning at top.sv(118): created implicit net for \"intruction\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_read_f top.sv(124) " "Verilog HDL Implicit Net warning at top.sv(124): created implicit net for \"mem_read_f\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_write_f top.sv(124) " "Verilog HDL Implicit Net warning at top.sv(124): created implicit net for \"mem_write_f\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_write_f top.sv(125) " "Verilog HDL Implicit Net warning at top.sv(125): created implicit net for \"reg_write_f\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_branch_f top.sv(126) " "Verilog HDL Implicit Net warning at top.sv(126): created implicit net for \"control_branch_f\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615409343544 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.sv(10) " "Output port \"LEDR\" at top.sv(10) has no driver" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615409343560 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "top.sv" "cdiv" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_top_level pc_top_level:pc_top " "Elaborating entity \"pc_top_level\" for hierarchy \"pc_top_level:pc_top\"" {  } { { "top.sv" "pc_top" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc_top_level:pc_top\|pc:my_pc " "Elaborating entity \"pc\" for hierarchy \"pc_top_level:pc_top\|pc:my_pc\"" {  } { { "pc_top_level.sv" "my_pc" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder pc_top_level:pc_top\|pc_adder:p_adder " "Elaborating entity \"pc_adder\" for hierarchy \"pc_top_level:pc_top\|pc_adder:p_adder\"" {  } { { "pc_top_level.sv" "p_adder" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_adder pc_top_level:pc_top\|branch_adder:b_adder " "Elaborating entity \"branch_adder\" for hierarchy \"pc_top_level:pc_top\|branch_adder:b_adder\"" {  } { { "pc_top_level.sv" "b_adder" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jalr_adder pc_top_level:pc_top\|jalr_adder:j_adder " "Elaborating entity \"jalr_adder\" for hierarchy \"pc_top_level:pc_top\|jalr_adder:j_adder\"" {  } { { "pc_top_level.sv" "j_adder" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux pc_top_level:pc_top\|pc_mux:p_mux " "Elaborating entity \"pc_mux\" for hierarchy \"pc_top_level:pc_top\|pc_mux:p_mux\"" {  } { { "pc_top_level.sv" "p_mux" { Text "C:/Users/mollyle/EE469/Lab2/pc_top_level.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inst_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inst_mem\"" {  } { { "top.sv" "inst_mem" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343668 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading instruction memory... instruction_memory.sv(21) " "Verilog HDL Display System Task info at instruction_memory.sv(21): Loading instruction memory..." {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409343668 "|top|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "550 0 1023 instruction_memory.sv(22) " "Verilog HDL warning at instruction_memory.sv(22): number of words (550) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1615409343668 "|top|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 instruction_memory.sv(18) " "Net \"instruction_memory.data_a\" at instruction_memory.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615409343668 "|top|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 instruction_memory.sv(18) " "Net \"instruction_memory.waddr_a\" at instruction_memory.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615409343668 "|top|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 instruction_memory.sv(18) " "Net \"instruction_memory.we_a\" at instruction_memory.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/instruction_memory.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615409343668 "|top|instruction_memory:inst_mem"}
{ "Warning" "WSGN_SEARCH_FILE" "if_id.sv 1 1 " "Using design file if_id.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/if_id.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615409343684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615409343684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:stage1 " "Elaborating entity \"if_id\" for hierarchy \"if_id:stage1\"" {  } { { "top.sv" "stage1" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signal control_signal:control " "Elaborating entity \"control_signal\" for hierarchy \"control_signal:control\"" {  } { { "top.sv" "control" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_type control_signal:control\|instruction_type:inst_tp " "Elaborating entity \"instruction_type\" for hierarchy \"control_signal:control\|instruction_type:inst_tp\"" {  } { { "control_signal.sv" "inst_tp" { Text "C:/Users/mollyle/EE469/Lab2/control_signal.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "top.sv" "reg_file" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"alu:my_alu\"" {  } { { "top.sv" "my_alu" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:d_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:d_mem\"" {  } { { "top.sv" "d_mem" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343715 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.sv(98) " "Verilog HDL warning at data_memory.sv(98): ignoring unsupported system task" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 98 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615409343715 "|top|data_memory:d_mem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.sv(106) " "Verilog HDL warning at data_memory.sv(106): ignoring unsupported system task" {  } { { "data_memory.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/data_memory.sv" 106 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615409343715 "|top|data_memory:d_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:h3 " "Elaborating entity \"display\" for hierarchy \"display:h3\"" {  } { { "top.sv" "h3" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:f3 " "Elaborating entity \"fsm\" for hierarchy \"fsm:f3\"" {  } { { "top.sv" "f3" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409343715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615409344449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615409344465 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615409344465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "694 " "694 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615409344496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mollyle/EE469/Lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/mollyle/EE469/Lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409344590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615409344871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615409344871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615409344996 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615409344996 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615409344996 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615409344996 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "top.sv" "" { Text "C:/Users/mollyle/EE469/Lab2/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615409344996 "|top|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615409344996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615409344996 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615409344996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615409344996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615409345090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 12:49:05 2021 " "Processing ended: Wed Mar 10 12:49:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615409345090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615409345090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615409345090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615409345090 ""}
