Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 16:07:27 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.991        0.000                      0                  127        0.218        0.000                      0                  127        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.991        0.000                      0                  127        0.218        0.000                      0                  127        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.123ns (22.235%)  route 3.928ns (77.765%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          1.019    10.006    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.130 r  U_Counter_tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.130    U_Counter_tick/counter_next[0]
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[0]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.077    15.121    U_Counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.123ns (22.279%)  route 3.918ns (77.721%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          1.009     9.996    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  U_Counter_tick/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    10.120    U_Counter_tick/counter_next[10]
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[10]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.081    15.125    U_Counter_tick/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.149ns (22.633%)  route 3.928ns (77.367%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          1.019    10.006    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.150    10.156 r  U_Counter_tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.156    U_Counter_tick/counter_next[1]
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[1]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.118    15.162    U_Counter_tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.151ns (22.708%)  route 3.918ns (77.291%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          1.009     9.996    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.152    10.148 r  U_Counter_tick/counter_reg[13]_i_2/O
                         net (fo=1, routed)           0.000    10.148    U_Counter_tick/counter_next[13]
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[13]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.118    15.162    U_Counter_tick/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.123ns (22.996%)  route 3.760ns (77.004%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.852     9.839    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.963 r  U_Counter_tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.963    U_Counter_tick/counter_next[2]
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[2]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.077    15.098    U_Counter_tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.123ns (22.934%)  route 3.774ns (77.066%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.865     9.852    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.976 r  U_Counter_tick/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.976    U_Counter_tick/counter_next[6]
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[6]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.079    15.123    U_Counter_tick/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.123ns (23.043%)  route 3.750ns (76.957%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.842     9.829    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.953 r  U_Counter_tick/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.953    U_Counter_tick/counter_next[4]
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[4]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.081    15.102    U_Counter_tick/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.149ns (23.404%)  route 3.760ns (76.596%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.852     9.839    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.989 r  U_Counter_tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.989    U_Counter_tick/counter_next[3]
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[3]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.118    15.139    U_Counter_tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.151ns (23.483%)  route 3.750ns (76.517%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.842     9.829    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.152     9.981 r  U_Counter_tick/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.981    U_Counter_tick/counter_next[5]
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y19         FDCE                                         r  U_Counter_tick/counter_reg_reg[5]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.118    15.139    U_Counter_tick/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.149ns (23.341%)  route 3.774ns (76.659%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.558     5.079    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=47, routed)          1.871     7.469    U_Counter_tick/Q[11]
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.154     7.623 r  U_Counter_tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.037     8.660    U_Counter_tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.987 r  U_Counter_tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.865     9.852    U_Counter_tick/counter_reg[13]_i_3_n_0
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.150    10.002 r  U_Counter_tick/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.002    U_Counter_tick/counter_next[9]
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442    14.783    U_Counter_tick/CLK
    SLICE_X56Y20         FDCE                                         r  U_Counter_tick/counter_reg_reg[9]/C
                         clock pessimism              0.296    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.118    15.162    U_Counter_tick/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  5.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.083     1.654    U_control_unit/w_clear
    SLICE_X53Y17         LUT5 (Prop_lut5_I4_O)        0.099     1.753 r  U_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    U_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y17         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_control_unit/CLK
    SLICE_X53Y17         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDPE (Hold_fdpe_C_D)         0.092     1.535    U_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.179     1.764    U_control_unit/w_run_stop
    SLICE_X53Y17         LUT5 (Prop_lut5_I1_O)        0.042     1.806 r  U_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDCE (Hold_fdce_C_D)         0.107     1.550    U_control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_tick_100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.558     1.441    U_Tick_100hz/CLK
    SLICE_X55Y19         FDRE                                         r  U_Tick_100hz/r_tick_100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_Tick_100hz/r_tick_100hz_reg/Q
                         net (fo=2, routed)           0.168     1.750    U_Tick_100hz/w_tick_100hz
    SLICE_X55Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  U_Tick_100hz/r_tick_100hz_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_Tick_100hz/r_tick_100hz_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.827     1.954    U_Tick_100hz/CLK
    SLICE_X55Y19         FDRE                                         r  U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.091     1.532    U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.179     1.764    U_control_unit/w_run_stop
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  U_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    U_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDCE (Hold_fdce_C_D)         0.091     1.534    U_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.557     1.440    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X51Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.762    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X51Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.807 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X51Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.826     1.953    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X51Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.091     1.531    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.564     1.447    U_Tick_100hz/CLK
    SLICE_X57Y14         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.819    U_Tick_100hz/r_counter[0]
    SLICE_X57Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    U_Tick_100hz/r_counter_0[0]
    SLICE_X57Y14         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.832     1.959    U_Tick_100hz/CLK
    SLICE_X57Y14         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDCE (Hold_fdce_C_D)         0.092     1.539    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.226     1.810    U_Tick_100hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Hold_fdce_C_CE)       -0.039     1.439    U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.226     1.810    U_Tick_100hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Hold_fdce_C_CE)       -0.039     1.439    U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.226     1.810    U_Tick_100hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Hold_fdce_C_CE)       -0.039     1.439    U_Tick_100hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.560     1.443    U_control_unit/CLK
    SLICE_X53Y17         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.226     1.810    U_Tick_100hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.829     1.956    U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Hold_fdce_C_CE)       -0.039     1.439    U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y14   U_BTN_Debounce_CLEAR/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y14   U_BTN_Debounce_CLEAR/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   U_BTN_Debounce_CLEAR/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   U_BTN_Debounce_CLEAR/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   U_BTN_Debounce_CLEAR/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_BTN_Debounce_RUN_STOP/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Tick_100hz/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Tick_100hz/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Tick_100hz/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Tick_100hz/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Tick_100hz/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   U_BTN_Debounce_CLEAR/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_BTN_Debounce_RUN_STOP/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_BTN_Debounce_RUN_STOP/counter_reg[6]/C



