-- Project:   peaberry
-- Generated: 10/22/2015 22:07:20
-- PSoC Creator  3.3

ENTITY peaberry IS
    PORT(
        \USBFS:VBUS(0)_PAD\ : IN std_ulogic;
        LRCK1(0)_PAD : OUT std_ulogic;
        BCK1(0)_PAD : OUT std_ulogic;
        DOUT(0)_PAD : IN std_ulogic;
        SCL(0)_PAD : INOUT std_ulogic;
        SDA(0)_PAD : INOUT std_ulogic;
        DIN(0)_PAD : OUT std_ulogic;
        BCK2(0)_PAD : OUT std_ulogic;
        ATU_0(0)_PAD : INOUT std_ulogic;
        LRCK2(0)_PAD : OUT std_ulogic;
        RX(0)_PAD : OUT std_ulogic;
        SCK2(0)_PAD : OUT std_ulogic;
        TX(0)_PAD : OUT std_ulogic;
        SCK1(0)_PAD : OUT std_ulogic;
        XK(0)_PAD : OUT std_ulogic;
        ATU_1(0)_PAD : OUT std_ulogic;
        BOOT(0)_PAD : IN std_ulogic;
        LED1(0)_PAD : OUT std_ulogic;
        LED2(0)_PAD : OUT std_ulogic;
        AMP(0)_PAD : OUT std_ulogic;
        KEY_0(0)_PAD : IN std_ulogic;
        KEY_1(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDOPAMP OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END peaberry;

ARCHITECTURE __DEFAULT__ OF peaberry IS
    SIGNAL AMP(0)__PA : bit;
    SIGNAL ATU_0(0)__PA : bit;
    SIGNAL ATU_1(0)__PA : bit;
    SIGNAL BCK1(0)__PA : bit;
    SIGNAL BCK2(0)__PA : bit;
    SIGNAL BOOT(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DIN(0)__PA : bit;
    SIGNAL DOUT(0)__PA : bit;
    SIGNAL KEY_0(0)__PA : bit;
    SIGNAL KEY_1(0)__PA : bit;
    SIGNAL Key_wire_0 : bit;
    ATTRIBUTE placement_force OF Key_wire_0 : SIGNAL IS "U(0,4,A)1";
    SIGNAL Key_wire_1 : bit;
    ATTRIBUTE placement_force OF Key_wire_1 : SIGNAL IS "U(0,4,A)0";
    SIGNAL LED1(0)__PA : bit;
    SIGNAL LED2(0)__PA : bit;
    SIGNAL LRCK1(0)__PA : bit;
    SIGNAL LRCK2(0)__PA : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_206 : bit;
    SIGNAL Net_217 : bit;
    ATTRIBUTE placement_force OF Net_217 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_3640 : bit;
    SIGNAL Net_3836 : bit;
    SIGNAL Net_4292_0 : bit;
    SIGNAL Net_4293_0 : bit;
    SIGNAL Net_6655_0 : bit;
    ATTRIBUTE placement_force OF Net_6655_0 : SIGNAL IS "U(3,4,B)3";
    SIGNAL Net_6748 : bit;
    ATTRIBUTE placement_force OF Net_6748 : SIGNAL IS "U(2,4,A)1";
    SIGNAL Net_7265 : bit;
    SIGNAL Net_7267 : bit;
    SIGNAL Net_7567 : bit;
    SIGNAL Net_7579 : bit;
    SIGNAL Net_7580 : bit;
    ATTRIBUTE udbclken_assigned OF Net_7580 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_7580 : SIGNAL IS true;
    SIGNAL Net_7580_local : bit;
    SIGNAL Net_7589 : bit;
    SIGNAL Net_7597 : bit;
    SIGNAL Net_7603 : bit;
    SIGNAL Net_7604 : bit;
    SIGNAL Net_7629 : bit;
    SIGNAL Net_7639 : bit;
    ATTRIBUTE global_signal OF Net_7639 : SIGNAL IS true;
    SIGNAL Net_7639_local : bit;
    SIGNAL Net_7699 : bit;
    SIGNAL Net_7720 : bit;
    SIGNAL Net_7800 : bit;
    SIGNAL Net_7801 : bit;
    SIGNAL Net_7872 : bit;
    SIGNAL Net_8153 : bit;
    SIGNAL Net_8259 : bit;
    SIGNAL Net_8748 : bit;
    ATTRIBUTE global_signal OF Net_8748 : SIGNAL IS true;
    SIGNAL Net_8748_local : bit;
    SIGNAL Net_8914 : bit;
    ATTRIBUTE udbclken_assigned OF Net_8914 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_8914 : SIGNAL IS true;
    SIGNAL Net_8914_local : bit;
    SIGNAL Net_8919 : bit;
    ATTRIBUTE global_signal OF Net_8919 : SIGNAL IS true;
    SIGNAL Net_8919_local : bit;
    SIGNAL Net_8968 : bit;
    SIGNAL Net_8968_SYNCOUT : bit;
    SIGNAL Net_8984 : bit;
    SIGNAL Net_8985 : bit;
    ATTRIBUTE udbclken_assigned OF Net_8985 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_8985 : SIGNAL IS true;
    SIGNAL Net_8985_local : bit;
    SIGNAL Net_9004 : bit;
    ATTRIBUTE global_signal OF Net_9004 : SIGNAL IS true;
    SIGNAL Net_9004_local : bit;
    SIGNAL RX(0)__PA : bit;
    SIGNAL SCK1(0)__PA : bit;
    SIGNAL SCK2(0)__PA : bit;
    SIGNAL SCL(0)__PA : bit;
    SIGNAL SDA(0)__PA : bit;
    SIGNAL TX(0)__PA : bit;
    SIGNAL XK(0)__PA : bit;
    SIGNAL \CW_Control:control_1\ : bit;
    SIGNAL \CW_Control:control_2\ : bit;
    SIGNAL \CW_Control:control_3\ : bit;
    SIGNAL \CW_Control:control_4\ : bit;
    SIGNAL \CW_Control:control_5\ : bit;
    SIGNAL \CW_Control:control_6\ : bit;
    SIGNAL \CW_Control:control_7\ : bit;
    SIGNAL \CW_Hold_Timer:Net_261\ : bit;
    SIGNAL \CW_Hold_Timer:Net_51\ : bit;
    SIGNAL \CW_Hold_Timer:Net_57\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\ : bit;
    SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\ : bit;
    SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_0\ : bit;
    ATTRIBUTE placement_force OF \FracN:MODULE_4:g1:a0:s_0\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \FracN:MODULE_4:g1:a0:s_1\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_2\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_3\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_4\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_5\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_6\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_7\ : bit;
    SIGNAL \FracN:MODULE_4:g1:a0:s_7_cout\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : bit;
    SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7_cout\ : bit;
    SIGNAL \FracN:acc1_0\ : bit;
    ATTRIBUTE placement_force OF \FracN:acc1_0\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \FracN:acc1_10\ : bit;
    SIGNAL \FracN:acc1_11\ : bit;
    SIGNAL \FracN:acc1_12\ : bit;
    SIGNAL \FracN:acc1_13\ : bit;
    SIGNAL \FracN:acc1_1\ : bit;
    SIGNAL \FracN:acc1_2\ : bit;
    SIGNAL \FracN:acc1_3\ : bit;
    SIGNAL \FracN:acc1_4\ : bit;
    SIGNAL \FracN:acc1_5\ : bit;
    SIGNAL \FracN:acc1_6\ : bit;
    SIGNAL \FracN:acc1_7\ : bit;
    SIGNAL \FracN:acc1_8\ : bit;
    SIGNAL \FracN:acc1_9\ : bit;
    SIGNAL \FracN:acc2_0\ : bit;
    ATTRIBUTE placement_force OF \FracN:acc2_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \FracN:acc2_10\ : bit;
    SIGNAL \FracN:acc2_11\ : bit;
    SIGNAL \FracN:acc2_12\ : bit;
    SIGNAL \FracN:acc2_13\ : bit;
    SIGNAL \FracN:acc2_1\ : bit;
    SIGNAL \FracN:acc2_2\ : bit;
    SIGNAL \FracN:acc2_3\ : bit;
    SIGNAL \FracN:acc2_4\ : bit;
    SIGNAL \FracN:acc2_5\ : bit;
    SIGNAL \FracN:acc2_6\ : bit;
    SIGNAL \FracN:acc2_7\ : bit;
    SIGNAL \FracN:acc2_8\ : bit;
    SIGNAL \FracN:acc2_9\ : bit;
    SIGNAL \FracN:adder1_14\ : bit;
    SIGNAL \FracN:adder1_14_cout\ : bit;
    SIGNAL \FracN:adder2_14\ : bit;
    SIGNAL \FracN:adder2_14_cout\ : bit;
    SIGNAL \FracN:fHigh_6\ : bit;
    SIGNAL \FracN:fHigh_7\ : bit;
    SIGNAL \FracN:frac_0\ : bit;
    SIGNAL \FracN:frac_10\ : bit;
    SIGNAL \FracN:frac_11\ : bit;
    SIGNAL \FracN:frac_12\ : bit;
    SIGNAL \FracN:frac_13\ : bit;
    SIGNAL \FracN:frac_1\ : bit;
    SIGNAL \FracN:frac_2\ : bit;
    SIGNAL \FracN:frac_3\ : bit;
    SIGNAL \FracN:frac_4\ : bit;
    SIGNAL \FracN:frac_5\ : bit;
    SIGNAL \FracN:frac_6\ : bit;
    SIGNAL \FracN:frac_7\ : bit;
    SIGNAL \FracN:frac_8\ : bit;
    SIGNAL \FracN:frac_9\ : bit;
    SIGNAL \FracN:minus1\ : bit;
    ATTRIBUTE placement_force OF \FracN:minus1\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \FracN:pOut_0\ : bit;
    ATTRIBUTE placement_force OF \FracN:pOut_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \FracN:pOut_1\ : bit;
    SIGNAL \FracN:pOut_2\ : bit;
    SIGNAL \FracN:pOut_3\ : bit;
    SIGNAL \FracN:pOut_4\ : bit;
    SIGNAL \FracN:pOut_5\ : bit;
    SIGNAL \FracN:pOut_6\ : bit;
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C:Net_643_0\ : bit;
    SIGNAL \I2C:Net_643_1\ : bit;
    SIGNAL \I2C:Net_643_2\ : bit;
    SIGNAL \I2S:bI2S:count_1\ : bit;
    SIGNAL \I2S:bI2S:count_2\ : bit;
    SIGNAL \I2S:bI2S:count_3\ : bit;
    SIGNAL \I2S:bI2S:count_4\ : bit;
    SIGNAL \I2S:bI2S:count_5\ : bit;
    SIGNAL \I2S:bI2S:count_6\ : bit;
    SIGNAL \I2S:bI2S:ctrl_0\ : bit;
    SIGNAL \I2S:bI2S:ctrl_1\ : bit;
    SIGNAL \I2S:bI2S:ctrl_2\ : bit;
    SIGNAL \I2S:bI2S:ctrl_3\ : bit;
    SIGNAL \I2S:bI2S:ctrl_4\ : bit;
    SIGNAL \I2S:bI2S:ctrl_5\ : bit;
    SIGNAL \I2S:bI2S:ctrl_6\ : bit;
    SIGNAL \I2S:bI2S:ctrl_7\ : bit;
    SIGNAL \I2S:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:reset\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \I2S:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_data_in_0\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \I2S:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2S:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_f0_load\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \I2S:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2S:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_overflow_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \I2S:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \I2S:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_state_0\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \I2S:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_state_1\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \I2S:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rx_state_2\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \I2S:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:rxenable\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \I2S:bI2S:tx_data_out_0\ : bit;
    SIGNAL \I2S:bI2S:tx_f0_empty_0\ : bit;
    SIGNAL \I2S:bI2S:tx_int_out_0\ : bit;
    SIGNAL \I2S:bI2S:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:tx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \I2S:bI2S:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:tx_state_1\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \I2S:bI2S:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:tx_state_2\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \I2S:bI2S:tx_underflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:tx_underflow_0\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \I2S:bI2S:tx_underflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:tx_underflow_sticky\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \I2S:bI2S:txenable\ : bit;
    ATTRIBUTE placement_force OF \I2S:bI2S:txenable\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Iambic_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_0\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_1\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_2\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_3\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_4\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_5\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_6\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:control_7\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Iambic_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \Iambic_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Iambic_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \Iambic_Counter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Iambic_Counter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \Iambic_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Iambic_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \Iambic_Counter:CounterUDB:reload\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Iambic_Counter:CounterUDB:status_0\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \Iambic_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Iambic_Counter:CounterUDB:status_2\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \Iambic_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \SyncSOF:MODULE_7:g1:a0:xneq\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:MODULE_7:g1:a0:xneq\ : SIGNAL IS "U(3,4,A)2";
    ATTRIBUTE soft OF \SyncSOF:MODULE_7:g1:a0:xneq\ : SIGNAL IS 1;
    SIGNAL \SyncSOF:buffer_0\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:buffer_0\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \SyncSOF:buffer_1\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:buffer_1\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \SyncSOF:clockcount1_0\ : bit;
    SIGNAL \SyncSOF:clockcount1_1\ : bit;
    SIGNAL \SyncSOF:clockcount1_2\ : bit;
    SIGNAL \SyncSOF:clockcount1_3\ : bit;
    SIGNAL \SyncSOF:clockcount1_4\ : bit;
    SIGNAL \SyncSOF:clockcount1_5\ : bit;
    SIGNAL \SyncSOF:clockcount1_6\ : bit;
    SIGNAL \SyncSOF:clockcount2_0\ : bit;
    SIGNAL \SyncSOF:clockcount2_1\ : bit;
    SIGNAL \SyncSOF:clockcount2_2\ : bit;
    SIGNAL \SyncSOF:clockcount2_3\ : bit;
    SIGNAL \SyncSOF:clockcount2_4\ : bit;
    SIGNAL \SyncSOF:clockcount2_5\ : bit;
    SIGNAL \SyncSOF:clockcount2_6\ : bit;
    SIGNAL \SyncSOF:clockcount3_0\ : bit;
    SIGNAL \SyncSOF:clockcount3_1\ : bit;
    SIGNAL \SyncSOF:clockcount3_2\ : bit;
    SIGNAL \SyncSOF:clockcount3_3\ : bit;
    SIGNAL \SyncSOF:clockcount3_4\ : bit;
    SIGNAL \SyncSOF:clockcount3_5\ : bit;
    SIGNAL \SyncSOF:clockcount3_6\ : bit;
    SIGNAL \SyncSOF:clocktc1\ : bit;
    SIGNAL \SyncSOF:clocktc2\ : bit;
    SIGNAL \SyncSOF:frame_pos_hi_0\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_0\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \SyncSOF:frame_pos_hi_1\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_1\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \SyncSOF:frame_pos_hi_2\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_2\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \SyncSOF:frame_pos_hi_3\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_3\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \SyncSOF:frame_pos_hi_4\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_4\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \SyncSOF:frame_pos_hi_5\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_5\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \SyncSOF:frame_pos_hi_6\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_6\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \SyncSOF:frame_pos_hi_7\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_hi_7\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \SyncSOF:frame_pos_lo_0\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \SyncSOF:frame_pos_lo_1\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_1\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \SyncSOF:frame_pos_lo_2\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_2\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \SyncSOF:frame_pos_lo_3\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_3\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \SyncSOF:frame_pos_lo_4\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_4\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \SyncSOF:frame_pos_lo_5\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_5\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \SyncSOF:frame_pos_lo_6\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_lo_6\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \SyncSOF:frame_pos_ready\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:frame_pos_ready\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \SyncSOF:sof_prev\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:sof_prev\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \SyncSOF:sof_sync\ : bit;
    ATTRIBUTE placement_force OF \SyncSOF:sof_sync\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \\\USBFS:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBFS:Dp(0)\\__PA\ : bit;
    SIGNAL \USBFS:Net_1010\ : bit;
    SIGNAL \USBFS:Net_1498\ : bit;
    SIGNAL \USBFS:Net_1522\ : bit;
    SIGNAL \USBFS:Net_1559\ : bit;
    SIGNAL \USBFS:Net_1768\ : bit;
    SIGNAL \USBFS:Net_79\ : bit;
    SIGNAL \USBFS:Net_81\ : bit;
    SIGNAL \USBFS:Net_824\ : bit;
    SIGNAL \USBFS:Net_95\ : bit;
    SIGNAL \\\USBFS:VBUS(0)\\__PA\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_0\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_1\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_2\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_3\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_4\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_5\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_6\ : bit;
    SIGNAL \USBFS:dma_nrq_sync_7\ : bit;
    SIGNAL \USBFS:dma_req_0\ : bit;
    SIGNAL \USBFS:dma_req_1\ : bit;
    SIGNAL \USBFS:dma_req_2\ : bit;
    SIGNAL \USBFS:dma_req_3\ : bit;
    SIGNAL \USBFS:dma_req_4\ : bit;
    SIGNAL \USBFS:dma_req_5\ : bit;
    SIGNAL \USBFS:dma_req_6\ : bit;
    SIGNAL \USBFS:dma_req_7\ : bit;
    SIGNAL \USBFS:ept_int_0\ : bit;
    SIGNAL \USBFS:ept_int_1\ : bit;
    SIGNAL \USBFS:ept_int_2\ : bit;
    SIGNAL \USBFS:ept_int_3\ : bit;
    SIGNAL \USBFS:ept_int_4\ : bit;
    SIGNAL \USBFS:ept_int_5\ : bit;
    SIGNAL \USBFS:ept_int_6\ : bit;
    SIGNAL \USBFS:ept_int_7\ : bit;
    SIGNAL \USBFS:ept_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,2,A)1";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_tff_1 : bit;
    ATTRIBUTE placement_force OF cy_tff_1 : SIGNAL IS "U(0,5,B)1";
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL tmpOE__ATU_0_net_0 : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF \USBFS:VBUS(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \USBFS:VBUS(0)\ : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF \USBFS:Dm(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \USBFS:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBFS:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBFS:Dp(0)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \USBFS:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF LRCK1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF LRCK1(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF BCK1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF BCK1(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF DOUT(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF DOUT(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF SCL(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF SCL(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF SDA(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF SDA(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF DIN(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DIN(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF BCK2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF BCK2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF ATU_0(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF ATU_0(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF LRCK2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF LRCK2(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF RX(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF RX(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF SCK2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF SCK2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF TX(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF TX(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF SCK1(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF SCK1(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF XK(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF XK(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF ATU_1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF ATU_1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF BOOT(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF BOOT(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF LED1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF LED1(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF LED2(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF LED2(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF AMP(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF AMP(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF KEY_0(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF KEY_0(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF KEY_1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF KEY_1(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \FracN:adder1_0\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \FracN:adder1_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_1\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \FracN:adder1_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \FracN:adder1_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_3\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \FracN:adder1_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_4\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \FracN:adder1_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_5\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \FracN:adder1_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_6\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \FracN:adder1_6\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_7\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \FracN:adder1_7\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_8\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \FracN:adder1_8\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_9\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \FracN:adder1_9\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_10\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \FracN:adder1_10\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_11\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \FracN:adder1_11\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_12\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \FracN:adder1_12\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_13\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \FracN:adder1_13\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder1_14\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \FracN:adder1_14\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \FracN:adder2_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \FracN:adder2_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \FracN:adder2_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_3\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \FracN:adder2_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_4\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \FracN:adder2_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_5\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \FracN:adder2_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_6\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \FracN:adder2_6\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_7\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \FracN:adder2_7\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_8\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \FracN:adder2_8\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_9\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \FracN:adder2_9\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_10\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \FracN:adder2_10\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_11\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \FracN:adder2_11\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_12\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \FracN:adder2_12\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_13\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \FracN:adder2_13\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:adder2_14\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \FracN:adder2_14\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_3\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_4\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_5\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_6\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_6\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_4:g1:a0:s_7\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \FracN:MODULE_4:g1:a0:s_7\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_1\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_2\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_3\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_3\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_4\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_4\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_5\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_5\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:s_6\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:s_6\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_underflow_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \I2S:bI2S:tx_underflow_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_overflow_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \I2S:bI2S:rx_overflow_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SyncSOF:MODULE_7:g1:a0:xneq\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \SyncSOF:MODULE_7:g1:a0:xneq\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:status_0\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:status_2\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:status_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:count_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \USBFS:ep3\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \USBFS:ep3\ : LABEL IS "[DrqContainer=(0)][DrqId=(2)]";
    ATTRIBUTE lib_model OF \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \USBFS:ep2\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \USBFS:ep2\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE Location OF \USBFS:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBFS:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBFS:EP_DMA_Done_isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \USBFS:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBFS:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \USBFS:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBFS:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBFS:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBFS:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[0]:INST\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[1]:INST\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[2]:INST\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[3]:INST\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[4]:INST\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[5]:INST\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[6]:INST\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \USBFS:nrqSync:genblk1[7]:INST\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \I2C:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE lib_model OF \I2S:bI2S:CtlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \I2S:bI2S:CtlReg\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \I2S:bI2S:BitCounter\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:Tx:STS[0]:Sts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \I2S:bI2S:Tx:STS[0]:Sts\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2S:bI2S:Tx:CH[0]:dpTx:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \I2S:bI2S:Tx:CH[0]:dpTx:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2S:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \I2S:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \I2S:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Status:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status:sts:sts_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \FracN:FRAC_HI\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \FracN:FRAC_HI\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FracN:FRAC_LO\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \FracN:FRAC_LO\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FracN:PLL_P\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \FracN:PLL_P\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF RxI2S_Buff : LABEL IS "drqcell3";
    ATTRIBUTE Location OF RxI2S_Buff : LABEL IS "[DrqContainer=(0)][DrqId=(3)]";
    ATTRIBUTE lib_model OF RxI2S_Stage : LABEL IS "drqcell4";
    ATTRIBUTE Location OF RxI2S_Stage : LABEL IS "[DrqContainer=(0)][DrqId=(4)]";
    ATTRIBUTE lib_model OF \Control:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Control:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \SyncSOF:Counter0\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \SyncSOF:Counter1\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \SyncSOF:Counter2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:FRAME_POS_HI\ : LABEL IS "statuscell3";
    ATTRIBUTE Location OF \SyncSOF:FRAME_POS_HI\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:FRAME_POS_LO\ : LABEL IS "statuscell4";
    ATTRIBUTE Location OF \SyncSOF:FRAME_POS_LO\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SyncSOF:BUFFER\ : LABEL IS "statuscell5";
    ATTRIBUTE Location OF \SyncSOF:BUFFER\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF TxI2S_Buff : LABEL IS "drqcell5";
    ATTRIBUTE Location OF TxI2S_Buff : LABEL IS "[DrqContainer=(0)][DrqId=(5)]";
    ATTRIBUTE lib_model OF TxI2S_Stage : LABEL IS "drqcell6";
    ATTRIBUTE Location OF TxI2S_Stage : LABEL IS "[DrqContainer=(0)][DrqId=(6)]";
    ATTRIBUTE lib_model OF TxI2S_Zero : LABEL IS "drqcell7";
    ATTRIBUTE Location OF TxI2S_Zero : LABEL IS "[DrqContainer=(0)][DrqId=(7)]";
    ATTRIBUTE lib_model OF P_DMA : LABEL IS "drqcell8";
    ATTRIBUTE Location OF P_DMA : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF \CW_Control:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \CW_Control:Sync:ctrl_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \CW_Hold_Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \Sync_1:genblk1[0]:INST\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2S:bI2S:reset\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \I2S:bI2S:reset\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_6748 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF Net_6748 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_underflow_sticky\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \I2S:bI2S:tx_underflow_sticky\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2S:bI2S:txenable\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \I2S:bI2S:txenable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_state_2\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \I2S:bI2S:tx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_state_1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \I2S:bI2S:tx_state_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2S:bI2S:tx_state_0\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \I2S:bI2S:tx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_6655_0 : LABEL IS "macrocell61";
    ATTRIBUTE Location OF Net_6655_0 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_f0_load\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \I2S:bI2S:rx_f0_load\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_state_2\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \I2S:bI2S:rx_state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_state_1\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \I2S:bI2S:rx_state_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_state_0\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \I2S:bI2S:rx_state_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \I2S:bI2S:rx_overflow_sticky\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rxenable\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \I2S:bI2S:rxenable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2S:bI2S:rx_data_in_0\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2S:bI2S:rx_data_in_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Key_wire_0 : LABEL IS "macrocell69";
    ATTRIBUTE Location OF Key_wire_0 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \FracN:minus1\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \FracN:minus1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Key_wire_1 : LABEL IS "macrocell71";
    ATTRIBUTE Location OF Key_wire_1 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_7\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_7\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_6\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_6\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_5\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_5\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_4\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_4\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_3\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_2\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_1\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_hi_0\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_hi_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_6\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_6\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_5\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_5\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_4\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_3\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_2\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_1\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_lo_0\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_lo_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SyncSOF:frame_pos_ready\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \SyncSOF:frame_pos_ready\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SyncSOF:buffer_1\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \SyncSOF:buffer_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:buffer_0\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \SyncSOF:buffer_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SyncSOF:sof_sync\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \SyncSOF:sof_sync\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SyncSOF:sof_prev\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \SyncSOF:sof_prev\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF cy_tff_1 : LABEL IS "macrocell92";
    ATTRIBUTE Location OF cy_tff_1 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF ATU_0(0)_SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF SDA(0)_SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:prevCompare\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF SCL(0)_SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Iambic_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Iambic_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_217 : LABEL IS "macrocell96";
    ATTRIBUTE Location OF Net_217 : LABEL IS "U(2,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_7639,
            dclk_0 => Net_7639_local,
            dclk_glb_1 => Net_7580,
            dclk_1 => Net_7580_local,
            dclk_glb_2 => Net_8914,
            dclk_2 => Net_8914_local,
            dclk_glb_3 => Net_8919,
            dclk_3 => Net_8919_local,
            dclk_glb_4 => Net_8748,
            dclk_4 => Net_8748_local,
            dclk_glb_5 => Net_9004,
            dclk_5 => Net_9004_local,
            dclk_glb_6 => Net_8985,
            dclk_6 => Net_8985_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\);

    \USBFS:VBUS\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "cc5e29c8-ab2a-404e-a028-803a51429b48/605a40d2-572d-4c7a-818e-3bfd37f14d87",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    \USBFS:VBUS(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:VBUS\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\USBFS:VBUS(0)\\__PA\,
            oe => open,
            pad_in => \USBFS:VBUS(0)_PAD\,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc5e29c8-ab2a-404e-a028-803a51429b48/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBFS:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBFS:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc5e29c8-ab2a-404e-a028-803a51429b48/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBFS:Net_1010\,
            in_clock => open);

    \USBFS:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBFS:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBFS:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LRCK1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0412e7a3-7bb2-4490-8a7d-0675b098c5ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LRCK1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LRCK1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LRCK1(0)__PA,
            oe => open,
            pin_input => Net_6748,
            pad_out => LRCK1(0)_PAD,
            pad_in => LRCK1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BCK1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c8e19693-67d9-4f29-a02f-cee5400c223a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BCK1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BCK1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BCK1(0)__PA,
            oe => open,
            pin_input => Net_7720,
            pad_out => BCK1(0)_PAD,
            pad_in => BCK1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOUT:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOUT(0)__PA,
            oe => open,
            fb => Net_7579,
            pad_in => DOUT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dc7f02c-beae-4363-8d62-5cfea396508c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_0\,
            pad_out => SCL(0)_PAD,
            pad_in => SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:Net_643_1\,
            pad_out => SDA(0)_PAD,
            pad_in => SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIN(0)__PA,
            oe => open,
            pin_input => Net_6655_0,
            pad_out => DIN(0)_PAD,
            pad_in => DIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BCK2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "36abfd5d-4ca8-47ef-bb79-df928d3de44f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BCK2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BCK2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BCK2(0)__PA,
            oe => open,
            pin_input => Net_7720,
            pad_out => BCK2(0)_PAD,
            pad_in => BCK2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ATU_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5c1decb5-69e3-4a8d-bb0c-281221d15217",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ATU_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ATU_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ATU_0(0)__PA,
            oe => tmpOE__ATU_0_net_0,
            pin_input => Net_7699,
            fb => Net_8968,
            pad_out => ATU_0(0)_PAD,
            pad_in => ATU_0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LRCK2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0b0bdb19-3de0-4c34-a7bb-170fbad6bf2d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LRCK2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LRCK2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LRCK2(0)__PA,
            oe => open,
            pin_input => Net_6748,
            pad_out => LRCK2(0)_PAD,
            pad_in => LRCK2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RX:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "58c485df-ae6f-4453-8ee1-9f2b17650e2f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX(0)__PA,
            oe => open,
            pin_input => Net_7597,
            pad_out => RX(0)_PAD,
            pad_in => RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCK2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1d03375a-0d73-4b00-946e-a3652c93e928",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCK2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCK2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCK2(0)__PA,
            oe => open,
            pin_input => ClockBlock_BUS_CLK_local,
            pad_out => SCK2(0)_PAD,
            pad_in => SCK2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "ee9c2b5c-be99-4aff-be2a-90912fe4cf4f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX(0)__PA,
            oe => open,
            pin_input => Net_7267,
            pad_out => TX(0)_PAD,
            pad_in => TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCK1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d276195d-2de4-4806-9b99-7fb377f87845",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCK1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCK1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCK1(0)__PA,
            oe => open,
            pin_input => ClockBlock_BUS_CLK_local,
            pad_out => SCK1(0)_PAD,
            pad_in => SCK1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    XK:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "92babf0e-f0e6-4167-ad5c-7803b12fdafe",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "",
            sio_vtrip => "1",
            slew_rate => "1",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    XK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "XK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100101")
        PORT MAP(
            pa_out => XK(0)__PA,
            oe => open,
            pin_input => Net_7603,
            pad_out => XK(0)_PAD,
            pad_in => XK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ATU_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ATU_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ATU_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ATU_1(0)__PA,
            oe => open,
            pin_input => Net_8259,
            pad_out => ATU_1(0)_PAD,
            pad_in => ATU_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BOOT:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b94499f5-8157-45de-8497-096caf4159b4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BOOT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BOOT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BOOT(0)__PA,
            oe => open,
            fb => Net_7589,
            pad_in => BOOT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "5a8226f5-fba4-47ac-a6cc-8c9afee36e34",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED1(0)__PA,
            oe => open,
            pin_input => Net_7604,
            pad_out => LED1(0)_PAD,
            pad_in => LED1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "d10efdb0-850d-462e-8e6e-6e4960812a2e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED2(0)__PA,
            oe => open,
            pin_input => Net_7604,
            pad_out => LED2(0)_PAD,
            pad_in => LED2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AMP:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "bd04bde3-3e93-4434-b520-ad3839365cae",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AMP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AMP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AMP(0)__PA,
            oe => open,
            pin_input => Net_7265,
            pad_out => AMP(0)_PAD,
            pad_in => AMP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    KEY_0:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "75705a6f-89f9-4965-8f32-2843585e0f43",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    KEY_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "KEY_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => KEY_0(0)__PA,
            oe => open,
            fb => Net_8153,
            pad_in => KEY_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    KEY_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d5325bb1-04fa-4350-b9c1-03255f94e216",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    KEY_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "KEY_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => KEY_1(0)__PA,
            oe => open,
            fb => Net_8984,
            pad_in => KEY_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \FracN:adder1_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_0\,
            cpt0_1 => \FracN:acc1_0\,
            cpt1_0 => \FracN:frac_0\,
            cpt1_1 => \FracN:acc1_0\,
            main_0 => \FracN:frac_0\,
            main_1 => \FracN:acc1_0\,
            q_fixed => \FracN:acc1_0\);

    \FracN:adder1_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_1\,
            cpt0_1 => \FracN:acc1_1\,
            cpt1_0 => \FracN:frac_1\,
            cpt1_1 => \FracN:acc1_1\,
            main_0 => \FracN:frac_1\,
            main_1 => \FracN:acc1_1\,
            q_fixed => \FracN:acc1_1\);

    \FracN:adder1_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_2\,
            cpt0_1 => \FracN:acc1_2\,
            cpt1_0 => \FracN:frac_2\,
            cpt1_1 => \FracN:acc1_2\,
            main_0 => \FracN:frac_2\,
            main_1 => \FracN:acc1_2\,
            q_fixed => \FracN:acc1_2\);

    \FracN:adder1_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_3\,
            cpt0_1 => \FracN:acc1_3\,
            cpt1_0 => \FracN:frac_3\,
            cpt1_1 => \FracN:acc1_3\,
            main_0 => \FracN:frac_3\,
            main_1 => \FracN:acc1_3\,
            q_fixed => \FracN:acc1_3\);

    \FracN:adder1_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_4\,
            cpt0_1 => \FracN:acc1_4\,
            cpt1_0 => \FracN:frac_4\,
            cpt1_1 => \FracN:acc1_4\,
            main_0 => \FracN:frac_4\,
            main_1 => \FracN:acc1_4\,
            q_fixed => \FracN:acc1_4\);

    \FracN:adder1_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_5\,
            cpt0_1 => \FracN:acc1_5\,
            cpt1_0 => \FracN:frac_5\,
            cpt1_1 => \FracN:acc1_5\,
            main_0 => \FracN:frac_5\,
            main_1 => \FracN:acc1_5\,
            q_fixed => \FracN:acc1_5\);

    \FracN:adder1_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_6\,
            cpt0_1 => \FracN:acc1_6\,
            cpt1_0 => \FracN:frac_6\,
            cpt1_1 => \FracN:acc1_6\,
            main_0 => \FracN:frac_6\,
            main_1 => \FracN:acc1_6\,
            q_fixed => \FracN:acc1_6\);

    \FracN:adder1_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_7\,
            cpt0_1 => \FracN:acc1_7\,
            cpt1_0 => \FracN:frac_7\,
            cpt1_1 => \FracN:acc1_7\,
            main_0 => \FracN:frac_7\,
            main_1 => \FracN:acc1_7\,
            q_fixed => \FracN:acc1_7\);

    \FracN:adder1_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_8\,
            cpt0_1 => \FracN:acc1_8\,
            cpt1_0 => \FracN:frac_8\,
            cpt1_1 => \FracN:acc1_8\,
            main_0 => \FracN:frac_8\,
            main_1 => \FracN:acc1_8\,
            q_fixed => \FracN:acc1_8\);

    \FracN:adder1_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_9\,
            cpt0_1 => \FracN:acc1_9\,
            cpt1_0 => \FracN:frac_9\,
            cpt1_1 => \FracN:acc1_9\,
            main_0 => \FracN:frac_9\,
            main_1 => \FracN:acc1_9\,
            q_fixed => \FracN:acc1_9\);

    \FracN:adder1_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_10\,
            cpt0_1 => \FracN:acc1_10\,
            cpt1_0 => \FracN:frac_10\,
            cpt1_1 => \FracN:acc1_10\,
            main_0 => \FracN:frac_10\,
            main_1 => \FracN:acc1_10\,
            q_fixed => \FracN:acc1_10\);

    \FracN:adder1_11\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_11\,
            cpt0_1 => \FracN:acc1_11\,
            cpt1_0 => \FracN:frac_11\,
            cpt1_1 => \FracN:acc1_11\,
            main_0 => \FracN:frac_11\,
            main_1 => \FracN:acc1_11\,
            q_fixed => \FracN:acc1_11\);

    \FracN:adder1_12\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_12\,
            cpt0_1 => \FracN:acc1_12\,
            cpt1_0 => \FracN:frac_12\,
            cpt1_1 => \FracN:acc1_12\,
            main_0 => \FracN:frac_12\,
            main_1 => \FracN:acc1_12\,
            q_fixed => \FracN:acc1_12\);

    \FracN:adder1_13\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\,
            cout => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:frac_13\,
            cpt0_1 => \FracN:acc1_13\,
            cpt1_0 => \FracN:frac_13\,
            cpt1_1 => \FracN:acc1_13\,
            main_0 => \FracN:frac_13\,
            main_1 => \FracN:acc1_13\,
            q_fixed => \FracN:acc1_13\);

    \FracN:adder1_14\:macrocell
        GENERIC MAP(
            eqn_main => "1'b1",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b1",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\,
            cout => \FracN:adder1_14_cout\,
            q => open,
            q_fixed => \FracN:adder1_14\);

    \FracN:adder2_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_0\,
            cpt0_1 => \FracN:acc2_0\,
            cpt1_0 => \FracN:acc1_0\,
            cpt1_1 => \FracN:acc2_0\,
            main_0 => \FracN:acc1_0\,
            main_1 => \FracN:acc2_0\,
            q_fixed => \FracN:acc2_0\);

    \FracN:adder2_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_1\,
            cpt0_1 => \FracN:acc2_1\,
            cpt1_0 => \FracN:acc1_1\,
            cpt1_1 => \FracN:acc2_1\,
            main_0 => \FracN:acc1_1\,
            main_1 => \FracN:acc2_1\,
            q_fixed => \FracN:acc2_1\);

    \FracN:adder2_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_2\,
            cpt0_1 => \FracN:acc2_2\,
            cpt1_0 => \FracN:acc1_2\,
            cpt1_1 => \FracN:acc2_2\,
            main_0 => \FracN:acc1_2\,
            main_1 => \FracN:acc2_2\,
            q_fixed => \FracN:acc2_2\);

    \FracN:adder2_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_3\,
            cpt0_1 => \FracN:acc2_3\,
            cpt1_0 => \FracN:acc1_3\,
            cpt1_1 => \FracN:acc2_3\,
            main_0 => \FracN:acc1_3\,
            main_1 => \FracN:acc2_3\,
            q_fixed => \FracN:acc2_3\);

    \FracN:adder2_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_4\,
            cpt0_1 => \FracN:acc2_4\,
            cpt1_0 => \FracN:acc1_4\,
            cpt1_1 => \FracN:acc2_4\,
            main_0 => \FracN:acc1_4\,
            main_1 => \FracN:acc2_4\,
            q_fixed => \FracN:acc2_4\);

    \FracN:adder2_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_5\,
            cpt0_1 => \FracN:acc2_5\,
            cpt1_0 => \FracN:acc1_5\,
            cpt1_1 => \FracN:acc2_5\,
            main_0 => \FracN:acc1_5\,
            main_1 => \FracN:acc2_5\,
            q_fixed => \FracN:acc2_5\);

    \FracN:adder2_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_6\,
            cpt0_1 => \FracN:acc2_6\,
            cpt1_0 => \FracN:acc1_6\,
            cpt1_1 => \FracN:acc2_6\,
            main_0 => \FracN:acc1_6\,
            main_1 => \FracN:acc2_6\,
            q_fixed => \FracN:acc2_6\);

    \FracN:adder2_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_7\,
            cpt0_1 => \FracN:acc2_7\,
            cpt1_0 => \FracN:acc1_7\,
            cpt1_1 => \FracN:acc2_7\,
            main_0 => \FracN:acc1_7\,
            main_1 => \FracN:acc2_7\,
            q_fixed => \FracN:acc2_7\);

    \FracN:adder2_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_8\,
            cpt0_1 => \FracN:acc2_8\,
            cpt1_0 => \FracN:acc1_8\,
            cpt1_1 => \FracN:acc2_8\,
            main_0 => \FracN:acc1_8\,
            main_1 => \FracN:acc2_8\,
            q_fixed => \FracN:acc2_8\);

    \FracN:adder2_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_9\,
            cpt0_1 => \FracN:acc2_9\,
            cpt1_0 => \FracN:acc1_9\,
            cpt1_1 => \FracN:acc2_9\,
            main_0 => \FracN:acc1_9\,
            main_1 => \FracN:acc2_9\,
            q_fixed => \FracN:acc2_9\);

    \FracN:adder2_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_10\,
            cpt0_1 => \FracN:acc2_10\,
            cpt1_0 => \FracN:acc1_10\,
            cpt1_1 => \FracN:acc2_10\,
            main_0 => \FracN:acc1_10\,
            main_1 => \FracN:acc2_10\,
            q_fixed => \FracN:acc2_10\);

    \FracN:adder2_11\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_11\,
            cpt0_1 => \FracN:acc2_11\,
            cpt1_0 => \FracN:acc1_11\,
            cpt1_1 => \FracN:acc2_11\,
            main_0 => \FracN:acc1_11\,
            main_1 => \FracN:acc2_11\,
            q_fixed => \FracN:acc2_11\);

    \FracN:adder2_12\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_12\,
            cpt0_1 => \FracN:acc2_12\,
            cpt1_0 => \FracN:acc1_12\,
            cpt1_1 => \FracN:acc2_12\,
            main_0 => \FracN:acc1_12\,
            main_1 => \FracN:acc2_12\,
            q_fixed => \FracN:acc2_12\);

    \FracN:adder2_13\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\,
            cout => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:acc1_13\,
            cpt0_1 => \FracN:acc2_13\,
            cpt1_0 => \FracN:acc1_13\,
            cpt1_1 => \FracN:acc2_13\,
            main_0 => \FracN:acc1_13\,
            main_1 => \FracN:acc2_13\,
            q_fixed => \FracN:acc2_13\);

    \FracN:adder2_14\:macrocell
        GENERIC MAP(
            eqn_main => "1'b1",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b1",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\,
            cout => \FracN:adder2_14_cout\,
            q => open,
            q_fixed => \FracN:adder2_14\);

    \FracN:MODULE_4:g1:a0:s_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            eqn_cpt0 => "(!cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(cpt1_0 * !cpt1_1)",
            clken_mode => 1)
        PORT MAP(
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            q => open,
            cpt0_0 => \FracN:adder1_14\,
            cpt0_1 => \FracN:adder2_14\,
            cpt1_0 => \FracN:adder1_14\,
            cpt1_1 => \FracN:adder2_14\,
            main_0 => \FracN:adder1_14\,
            main_1 => \FracN:adder2_14\,
            q_fixed => \FracN:MODULE_4:g1:a0:s_0\);

    \FracN:MODULE_4:g1:a0:s_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "(cpt1_0)",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            q => open,
            cpt1_0 => \FracN:adder1_14\,
            main_0 => \FracN:adder1_14\,
            q_fixed => \FracN:MODULE_4:g1:a0:s_1\);

    \FracN:MODULE_4:g1:a0:s_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "(!cpt1_0)",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            q => open,
            cpt1_0 => \FracN:adder1_14\,
            main_0 => \FracN:adder1_14\,
            q_fixed => \FracN:MODULE_4:g1:a0:s_2\);

    \FracN:MODULE_4:g1:a0:s_3\:macrocell
        GENERIC MAP(
            eqn_main => "1'b1",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b1",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            q => open,
            q_fixed => \FracN:MODULE_4:g1:a0:s_3\);

    \FracN:MODULE_4:g1:a0:s_4\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b0",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            q => open,
            q_fixed => \FracN:MODULE_4:g1:a0:s_4\);

    \FracN:MODULE_4:g1:a0:s_5\:macrocell
        GENERIC MAP(
            eqn_main => "1'b1",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b1",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            q => open,
            q_fixed => \FracN:MODULE_4:g1:a0:s_5\);

    \FracN:MODULE_4:g1:a0:s_6\:macrocell
        GENERIC MAP(
            eqn_main => "1'b1",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b1",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            cout => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            q => open,
            q_fixed => \FracN:MODULE_4:g1:a0:s_6\);

    \FracN:MODULE_4:g1:a0:s_7\:macrocell
        GENERIC MAP(
            eqn_main => "1'b1",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "1'b1",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            cout => \FracN:MODULE_4:g1:a0:s_7_cout\,
            q => open,
            q_fixed => \FracN:MODULE_4:g1:a0:s_7\);

    \FracN:MODULE_5:g1:a0:s_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_0\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_0\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_0\,
            q_fixed => \FracN:pOut_0\);

    \FracN:MODULE_5:g1:a0:s_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_1\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_1\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_1\,
            q_fixed => \FracN:pOut_1\);

    \FracN:MODULE_5:g1:a0:s_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_2\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_2\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_2\,
            q_fixed => \FracN:pOut_2\);

    \FracN:MODULE_5:g1:a0:s_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_3\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_3\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_3\,
            q_fixed => \FracN:pOut_3\);

    \FracN:MODULE_5:g1:a0:s_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_4\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_4\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_4\,
            q_fixed => \FracN:pOut_4\);

    \FracN:MODULE_5:g1:a0:s_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_5\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_5\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_5\,
            q_fixed => \FracN:pOut_5\);

    \FracN:MODULE_5:g1:a0:s_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            eqn_cpt0 => "(cpt0_0 * cpt0_1)",
            eqn_cpt1 => "(!cpt1_0 * !cpt1_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            q => open,
            clock_0 => Net_7639,
            cpt0_0 => \FracN:minus1\,
            cpt0_1 => \FracN:MODULE_4:g1:a0:s_6\,
            cpt1_0 => \FracN:minus1\,
            cpt1_1 => \FracN:MODULE_4:g1:a0:s_6\,
            main_0 => \FracN:minus1\,
            main_1 => \FracN:MODULE_4:g1:a0:s_6\,
            q_fixed => \FracN:pOut_6\);

    \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            eqn_cpt0 => "1'b0",
            eqn_cpt1 => "(!cpt1_0)",
            clken_mode => 1)
        PORT MAP(
            cin => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
            cout => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7_cout\,
            q => open,
            cpt1_0 => \FracN:MODULE_4:g1:a0:s_7\,
            main_0 => \FracN:MODULE_4:g1:a0:s_7\,
            q_fixed => \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\);

    \I2S:bI2S:tx_underflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_underflow_0\,
            main_0 => \I2S:bI2S:tx_state_2\,
            main_1 => \I2S:bI2S:tx_state_1\,
            main_2 => \I2S:bI2S:tx_state_0\,
            main_3 => \I2S:bI2S:tx_f0_empty_0\);

    \I2S:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_overflow_0\,
            main_0 => \I2S:bI2S:rx_f0_load\,
            main_1 => \I2S:bI2S:rx_f0_full_0\);

    \SyncSOF:MODULE_7:g1:a0:xneq\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:MODULE_7:g1:a0:xneq\,
            main_0 => \SyncSOF:sof_sync\,
            main_1 => \SyncSOF:sof_prev\);

    \Iambic_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Iambic_Counter:CounterUDB:status_0\,
            main_0 => \Iambic_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Iambic_Counter:CounterUDB:prevCompare\);

    \Iambic_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Iambic_Counter:CounterUDB:status_2\,
            main_0 => \Iambic_Counter:CounterUDB:reload\,
            main_1 => \Iambic_Counter:CounterUDB:overflow_reg_i\);

    \Iambic_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Iambic_Counter:CounterUDB:count_enable\,
            main_0 => \Iambic_Counter:CounterUDB:control_7\,
            main_1 => \Iambic_Counter:CounterUDB:count_stored_i\,
            main_2 => Net_206);

    \USBFS:ep3\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_req_2\,
            termin => \USBFS:Net_824\,
            termout => \USBFS:Net_1559\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1111111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \USBFS:dma_nrq_sync_6\,
            status_5 => \USBFS:dma_nrq_sync_5\,
            status_4 => \USBFS:dma_nrq_sync_4\,
            status_3 => \USBFS:dma_nrq_sync_3\,
            status_2 => \USBFS:dma_nrq_sync_2\,
            status_1 => \USBFS:dma_nrq_sync_1\,
            status_0 => \USBFS:dma_nrq_sync_0\,
            interrupt => \USBFS:Net_1768\);

    \USBFS:ep2\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USBFS:dma_req_1\,
            termin => \USBFS:Net_824\,
            termout => \USBFS:Net_1498\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_7567,
            arb_int => \USBFS:Net_79\,
            usb_int => \USBFS:Net_81\,
            ept_int_8 => \USBFS:ept_int_8\,
            ept_int_7 => \USBFS:ept_int_7\,
            ept_int_6 => \USBFS:ept_int_6\,
            ept_int_5 => \USBFS:ept_int_5\,
            ept_int_4 => \USBFS:ept_int_4\,
            ept_int_3 => \USBFS:ept_int_3\,
            ept_int_2 => \USBFS:ept_int_2\,
            ept_int_1 => \USBFS:ept_int_1\,
            ept_int_0 => \USBFS:ept_int_0\,
            ord_int => \USBFS:Net_95\,
            dma_req_7 => \USBFS:dma_req_7\,
            dma_req_6 => \USBFS:dma_req_6\,
            dma_req_5 => \USBFS:dma_req_5\,
            dma_req_4 => \USBFS:dma_req_4\,
            dma_req_3 => \USBFS:dma_req_3\,
            dma_req_2 => \USBFS:dma_req_2\,
            dma_req_1 => \USBFS:dma_req_1\,
            dma_req_0 => \USBFS:dma_req_0\,
            dma_termin => \USBFS:Net_824\);

    \USBFS:EP_DMA_Done_isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_1522\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000011",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => \USBFS:dma_nrq_sync_7\,
            status_0 => \USBFS:Net_1768\,
            interrupt => \USBFS:Net_1522\);

    \USBFS:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBFS:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBFS:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_7567,
            clock => ClockBlock_BUS_CLK);

    \USBFS:nrqSync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USBFS:dma_nrq_sync_0\);

    \USBFS:nrqSync:genblk1[1]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \USBFS:Net_1498\,
            out => \USBFS:dma_nrq_sync_1\);

    \USBFS:nrqSync:genblk1[2]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \USBFS:Net_1559\,
            out => \USBFS:dma_nrq_sync_2\);

    \USBFS:nrqSync:genblk1[3]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USBFS:dma_nrq_sync_3\);

    \USBFS:nrqSync:genblk1[4]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USBFS:dma_nrq_sync_4\);

    \USBFS:nrqSync:genblk1[5]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USBFS:dma_nrq_sync_5\);

    \USBFS:nrqSync:genblk1[6]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USBFS:dma_nrq_sync_6\);

    \USBFS:nrqSync:genblk1[7]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USBFS:dma_nrq_sync_7\);

    \I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C:Net_1109_0\,
            sda_in => \I2C:Net_1109_1\,
            scl_out => \I2C:Net_643_0\,
            sda_out => \I2C:Net_643_1\,
            interrupt => \I2C:Net_643_2\);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C:Net_643_2\,
            clock => ClockBlock_BUS_CLK);

    \I2S:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7580,
            control_7 => \I2S:bI2S:ctrl_7\,
            control_6 => \I2S:bI2S:ctrl_6\,
            control_5 => \I2S:bI2S:ctrl_5\,
            control_4 => \I2S:bI2S:ctrl_4\,
            control_3 => \I2S:bI2S:ctrl_3\,
            control_2 => \I2S:bI2S:ctrl_2\,
            control_1 => \I2S:bI2S:ctrl_1\,
            control_0 => \I2S:bI2S:ctrl_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2S:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7580,
            load => open,
            enable => \I2S:bI2S:ctrl_2\,
            count_6 => \I2S:bI2S:count_6\,
            count_5 => \I2S:bI2S:count_5\,
            count_4 => \I2S:bI2S:count_4\,
            count_3 => \I2S:bI2S:count_3\,
            count_2 => \I2S:bI2S:count_2\,
            count_1 => \I2S:bI2S:count_1\,
            count_0 => Net_7720);

    \I2S:bI2S:Tx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7580,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_4292_0,
            status_0 => \I2S:bI2S:tx_underflow_0\,
            interrupt => \I2S:bI2S:tx_int_out_0\);

    \I2S:bI2S:Tx:CH[0]:dpTx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7580,
            cs_addr_2 => \I2S:bI2S:tx_state_2\,
            cs_addr_1 => \I2S:bI2S:tx_state_1\,
            cs_addr_0 => \I2S:bI2S:tx_state_0\,
            d0_load => open,
            so_comb => \I2S:bI2S:tx_data_out_0\,
            f0_bus_stat_comb => Net_4292_0,
            f0_blk_stat_comb => \I2S:bI2S:tx_f0_empty_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2S:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7580,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_4293_0,
            status_0 => \I2S:bI2S:rx_overflow_0\,
            interrupt => \I2S:bI2S:rx_int_out_0\);

    \I2S:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_7580,
            cs_addr_2 => \I2S:bI2S:rx_state_2\,
            cs_addr_1 => \I2S:bI2S:rx_state_1\,
            cs_addr_0 => \I2S:bI2S:rx_state_0\,
            route_si => \I2S:bI2S:rx_data_in_0\,
            f0_load => \I2S:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_4293_0,
            f0_blk_stat_comb => \I2S:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    \Status:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => Net_8968_SYNCOUT,
            status_3 => Net_9004_local,
            status_2 => Net_7589,
            status_1 => Key_wire_1,
            status_0 => Key_wire_0);

    \FracN:FRAC_HI\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00111101",
            clken_mode => 1)
        PORT MAP(
            control_7 => \FracN:fHigh_7\,
            control_6 => \FracN:fHigh_6\,
            control_5 => \FracN:frac_13\,
            control_4 => \FracN:frac_12\,
            control_3 => \FracN:frac_11\,
            control_2 => \FracN:frac_10\,
            control_1 => \FracN:frac_9\,
            control_0 => \FracN:frac_8\,
            busclk => ClockBlock_BUS_CLK);

    \FracN:FRAC_LO\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "11110100",
            clken_mode => 1)
        PORT MAP(
            control_7 => \FracN:frac_7\,
            control_6 => \FracN:frac_6\,
            control_5 => \FracN:frac_5\,
            control_4 => \FracN:frac_4\,
            control_3 => \FracN:frac_3\,
            control_2 => \FracN:frac_2\,
            control_1 => \FracN:frac_1\,
            control_0 => \FracN:frac_0\,
            busclk => ClockBlock_BUS_CLK);

    \FracN:PLL_P\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => open,
            status_6 => \FracN:pOut_6\,
            status_5 => \FracN:pOut_5\,
            status_4 => \FracN:pOut_4\,
            status_3 => \FracN:pOut_3\,
            status_2 => \FracN:pOut_2\,
            status_1 => \FracN:pOut_1\,
            status_0 => \FracN:pOut_0\,
            clock => open);

    RxI2S_Buff:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_3836,
            termin => '0',
            termout => Net_3640,
            clock => ClockBlock_BUS_CLK);

    RxI2S_Stage:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_4293_0,
            termin => '0',
            termout => Net_3836,
            clock => ClockBlock_BUS_CLK);

    \Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00011011",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_8259,
            control_6 => tmpOE__ATU_0_net_0,
            control_5 => Net_7699,
            control_4 => Net_7603,
            control_3 => Net_7265,
            control_2 => Net_7267,
            control_1 => Net_7597,
            control_0 => Net_7604,
            busclk => ClockBlock_BUS_CLK);

    \SyncSOF:Counter0\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0111111",
            cy_route_en => 0,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            reset => Net_7872,
            load => open,
            enable => open,
            count_6 => \SyncSOF:clockcount1_6\,
            count_5 => \SyncSOF:clockcount1_5\,
            count_4 => \SyncSOF:clockcount1_4\,
            count_3 => \SyncSOF:clockcount1_3\,
            count_2 => \SyncSOF:clockcount1_2\,
            count_1 => \SyncSOF:clockcount1_1\,
            count_0 => \SyncSOF:clockcount1_0\,
            tc => \SyncSOF:clocktc1\);

    \SyncSOF:Counter1\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0111111",
            cy_route_en => 0,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            reset => Net_7872,
            load => open,
            enable => open,
            count_6 => \SyncSOF:clockcount2_6\,
            count_5 => \SyncSOF:clockcount2_5\,
            count_4 => \SyncSOF:clockcount2_4\,
            count_3 => \SyncSOF:clockcount2_3\,
            count_2 => \SyncSOF:clockcount2_2\,
            count_1 => \SyncSOF:clockcount2_1\,
            count_0 => \SyncSOF:clockcount2_0\,
            tc => \SyncSOF:clocktc2\,
            clk_en => \SyncSOF:clocktc1\);

    \SyncSOF:Counter2\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001000",
            cy_route_en => 0,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            reset => Net_7872,
            load => open,
            enable => open,
            count_6 => \SyncSOF:clockcount3_6\,
            count_5 => \SyncSOF:clockcount3_5\,
            count_4 => \SyncSOF:clockcount3_4\,
            count_3 => \SyncSOF:clockcount3_3\,
            count_2 => \SyncSOF:clockcount3_2\,
            count_1 => \SyncSOF:clockcount3_1\,
            count_0 => \SyncSOF:clockcount3_0\,
            clk_en => \SyncSOF:clocktc2\);

    \SyncSOF:FRAME_POS_HI\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => \SyncSOF:frame_pos_hi_7\,
            status_6 => \SyncSOF:frame_pos_hi_6\,
            status_5 => \SyncSOF:frame_pos_hi_5\,
            status_4 => \SyncSOF:frame_pos_hi_4\,
            status_3 => \SyncSOF:frame_pos_hi_3\,
            status_2 => \SyncSOF:frame_pos_hi_2\,
            status_1 => \SyncSOF:frame_pos_hi_1\,
            status_0 => \SyncSOF:frame_pos_hi_0\,
            clock => open);

    \SyncSOF:FRAME_POS_LO\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => \SyncSOF:frame_pos_lo_6\,
            status_6 => \SyncSOF:frame_pos_lo_5\,
            status_5 => \SyncSOF:frame_pos_lo_4\,
            status_4 => \SyncSOF:frame_pos_lo_3\,
            status_3 => \SyncSOF:frame_pos_lo_2\,
            status_2 => \SyncSOF:frame_pos_lo_1\,
            status_1 => \SyncSOF:frame_pos_lo_0\,
            status_0 => \SyncSOF:frame_pos_ready\);

    \SyncSOF:BUFFER\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => \SyncSOF:buffer_1\,
            status_0 => \SyncSOF:buffer_0\,
            clock => open);

    TxI2S_Buff:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_7800,
            termin => '0',
            termout => Net_7872,
            clock => ClockBlock_BUS_CLK);

    TxI2S_Stage:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_4292_0,
            termin => '0',
            termout => Net_7800,
            clock => ClockBlock_BUS_CLK);

    TxI2S_Zero:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_7872,
            termin => '0',
            termout => Net_7801,
            clock => ClockBlock_BUS_CLK);

    P_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_7639_local,
            termin => '0',
            termout => Net_7629,
            clock => ClockBlock_BUS_CLK);

    \CW_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_8748,
            control_7 => \CW_Control:control_7\,
            control_6 => \CW_Control:control_6\,
            control_5 => \CW_Control:control_5\,
            control_4 => \CW_Control:control_4\,
            control_3 => \CW_Control:control_3\,
            control_2 => \CW_Control:control_2\,
            control_1 => \CW_Control:control_1\,
            control_0 => Net_12,
            clk_en => cy_tff_1,
            busclk => ClockBlock_BUS_CLK);

    \CW_Hold_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_12,
            tc => \CW_Hold_Timer:Net_51\,
            cmp => \CW_Hold_Timer:Net_261\,
            irq => \CW_Hold_Timer:Net_57\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \Iambic_Counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            control_7 => \Iambic_Counter:CounterUDB:control_7\,
            control_6 => \Iambic_Counter:CounterUDB:control_6\,
            control_5 => \Iambic_Counter:CounterUDB:control_5\,
            control_4 => \Iambic_Counter:CounterUDB:control_4\,
            control_3 => \Iambic_Counter:CounterUDB:control_3\,
            control_2 => \Iambic_Counter:CounterUDB:control_2\,
            control_1 => \Iambic_Counter:CounterUDB:control_1\,
            control_0 => \Iambic_Counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Iambic_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            status_6 => \Iambic_Counter:CounterUDB:status_6\,
            status_5 => \Iambic_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Iambic_Counter:CounterUDB:status_2\,
            status_1 => \Iambic_Counter:CounterUDB:status_1\,
            status_0 => \Iambic_Counter:CounterUDB:status_0\);

    \Iambic_Counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Iambic_Counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Iambic_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Iambic_Counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Iambic_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Iambic_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Iambic_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Iambic_Counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Iambic_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Iambic_Counter:CounterUDB:reload\,
            ce0_comb => \Iambic_Counter:CounterUDB:reload\,
            z0_comb => \Iambic_Counter:CounterUDB:status_1\,
            ce1_comb => \Iambic_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Iambic_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Iambic_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Iambic_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Iambic_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Iambic_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_8914,
            in => Net_217,
            out => Net_206);

    \I2S:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:reset\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:ctrl_2\);

    Net_6748:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_6748,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:reset\,
            main_1 => \I2S:bI2S:count_6\);

    \I2S:bI2S:tx_underflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * !main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_underflow_sticky\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:ctrl_0\,
            main_1 => \I2S:bI2S:tx_underflow_sticky\,
            main_2 => \I2S:bI2S:tx_state_2\,
            main_3 => \I2S:bI2S:tx_state_1\,
            main_4 => \I2S:bI2S:tx_state_0\,
            main_5 => \I2S:bI2S:tx_f0_empty_0\);

    \I2S:bI2S:txenable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9) + (main_0 * main_1 * !main_9 * main_10) + (main_1 * main_3 * !main_9 * main_10) + (main_1 * main_4 * !main_9 * main_10) + (main_1 * main_5 * !main_9 * main_10) + (main_1 * main_6 * !main_9 * main_10) + (main_1 * main_7 * !main_9 * main_10) + (main_1 * main_8 * !main_9 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:txenable\,
            clock_0 => Net_7580,
            main_0 => Net_7720,
            main_1 => \I2S:bI2S:ctrl_2\,
            main_2 => \I2S:bI2S:ctrl_0\,
            main_3 => \I2S:bI2S:count_6\,
            main_4 => \I2S:bI2S:count_5\,
            main_5 => \I2S:bI2S:count_4\,
            main_6 => \I2S:bI2S:count_3\,
            main_7 => \I2S:bI2S:count_2\,
            main_8 => \I2S:bI2S:count_1\,
            main_9 => \I2S:bI2S:tx_underflow_sticky\,
            main_10 => \I2S:bI2S:txenable\);

    \I2S:bI2S:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_state_2\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:txenable\);

    \I2S:bI2S:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_6 * !main_7 * !main_8) + (!main_2 * !main_6 * !main_7 * !main_8) + (!main_3 * !main_6 * !main_7 * !main_8) + (!main_4 * !main_6 * !main_7 * !main_8) + (!main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_state_1\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => \I2S:bI2S:txenable\,
            main_6 => \I2S:bI2S:tx_state_2\,
            main_7 => \I2S:bI2S:tx_state_1\,
            main_8 => \I2S:bI2S:tx_state_0\);

    \I2S:bI2S:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4 * !main_6 * !main_7 * !main_8) + (main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7 * !main_8) + (!main_5) + (main_6 * main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:tx_state_0\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => \I2S:bI2S:txenable\,
            main_6 => \I2S:bI2S:tx_state_2\,
            main_7 => \I2S:bI2S:tx_state_1\,
            main_8 => \I2S:bI2S:tx_state_0\);

    Net_6655_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_6655_0,
            clock_0 => Net_7580,
            main_0 => Net_7720,
            main_1 => \I2S:bI2S:tx_data_out_0\,
            main_2 => Net_6655_0);

    \I2S:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_f0_load\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:rx_state_2\,
            main_1 => \I2S:bI2S:rx_state_1\,
            main_2 => \I2S:bI2S:rx_state_0\);

    \I2S:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_state_2\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:rx_state_2\,
            main_1 => \I2S:bI2S:rx_state_1\,
            main_2 => \I2S:bI2S:rx_state_0\,
            main_3 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_5 * !main_6 * main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_state_1\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => \I2S:bI2S:rx_state_2\,
            main_6 => \I2S:bI2S:rx_state_1\,
            main_7 => \I2S:bI2S:rx_state_0\,
            main_8 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * !main_4 * !main_5 * main_8) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_8) + (!main_5 * main_6 * main_8) + (main_5 * !main_6 * main_8) + (main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_state_0\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:count_5\,
            main_1 => \I2S:bI2S:count_4\,
            main_2 => \I2S:bI2S:count_3\,
            main_3 => \I2S:bI2S:count_2\,
            main_4 => \I2S:bI2S:count_1\,
            main_5 => \I2S:bI2S:rx_state_2\,
            main_6 => \I2S:bI2S:rx_state_1\,
            main_7 => \I2S:bI2S:rx_state_0\,
            main_8 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_overflow_sticky\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:ctrl_1\,
            main_1 => \I2S:bI2S:rx_f0_load\,
            main_2 => \I2S:bI2S:rx_overflow_sticky\,
            main_3 => \I2S:bI2S:rx_f0_full_0\);

    \I2S:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_8 * main_9) + (main_0 * !main_3 * !main_8 * main_9) + (main_0 * !main_4 * !main_8 * main_9) + (main_0 * !main_5 * !main_8 * main_9) + (main_0 * !main_6 * !main_8 * main_9) + (main_0 * main_7 * !main_8 * main_9) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rxenable\,
            clock_0 => Net_7580,
            main_0 => \I2S:bI2S:ctrl_2\,
            main_1 => \I2S:bI2S:ctrl_1\,
            main_2 => \I2S:bI2S:count_6\,
            main_3 => \I2S:bI2S:count_5\,
            main_4 => \I2S:bI2S:count_4\,
            main_5 => \I2S:bI2S:count_3\,
            main_6 => \I2S:bI2S:count_2\,
            main_7 => \I2S:bI2S:count_1\,
            main_8 => \I2S:bI2S:rx_overflow_sticky\,
            main_9 => \I2S:bI2S:rxenable\);

    \I2S:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2S:bI2S:rx_data_in_0\,
            clock_0 => Net_7580,
            main_0 => Net_7720,
            main_1 => Net_7579,
            main_2 => \I2S:bI2S:rx_data_in_0\);

    Key_wire_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Key_wire_0,
            clock_0 => Net_8985,
            main_0 => Net_8153);

    \FracN:minus1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FracN:minus1\,
            clock_0 => Net_7639,
            main_0 => \FracN:adder2_14\);

    Key_wire_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Key_wire_1,
            clock_0 => Net_8985,
            main_0 => Net_8984);

    \SyncSOF:frame_pos_hi_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_7\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount3_3\,
            main_1 => \SyncSOF:frame_pos_hi_7\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_6\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount3_2\,
            main_1 => \SyncSOF:frame_pos_hi_6\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_5\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount3_1\,
            main_1 => \SyncSOF:frame_pos_hi_5\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_4\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount3_0\,
            main_1 => \SyncSOF:frame_pos_hi_4\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_3\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount2_5\,
            main_1 => \SyncSOF:frame_pos_hi_3\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount2_4\,
            main_1 => \SyncSOF:frame_pos_hi_2\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount2_3\,
            main_1 => \SyncSOF:frame_pos_hi_1\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_hi_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_hi_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount2_2\,
            main_1 => \SyncSOF:frame_pos_hi_0\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_6\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount2_1\,
            main_1 => \SyncSOF:frame_pos_lo_6\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_5\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount2_0\,
            main_1 => \SyncSOF:frame_pos_lo_5\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_4\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount1_5\,
            main_1 => \SyncSOF:frame_pos_lo_4\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_3\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount1_4\,
            main_1 => \SyncSOF:frame_pos_lo_3\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_2\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount1_3\,
            main_1 => \SyncSOF:frame_pos_lo_2\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount1_2\,
            main_1 => \SyncSOF:frame_pos_lo_1\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_lo_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_lo_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:clockcount1_1\,
            main_1 => \SyncSOF:frame_pos_lo_0\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    \SyncSOF:frame_pos_ready\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:frame_pos_ready\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:sof_sync\,
            main_1 => \SyncSOF:sof_prev\);

    \SyncSOF:buffer_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \SyncSOF:buffer_1\,
            clk_en => open,
            clock_0 => Net_7567,
            ar_0 => Net_7872,
            main_0 => \SyncSOF:buffer_1\,
            main_1 => \SyncSOF:buffer_0\);

    \SyncSOF:buffer_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:buffer_0\,
            clk_en => open,
            clock_0 => Net_7567,
            ap_0 => Net_7872,
            main_0 => \SyncSOF:buffer_1\,
            main_1 => \SyncSOF:buffer_0\);

    \SyncSOF:sof_sync\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:sof_sync\,
            clk_en => open,
            clock_0 => Net_7567);

    \SyncSOF:sof_prev\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SyncSOF:sof_prev\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SyncSOF:sof_sync\,
            main_1 => \SyncSOF:sof_prev\,
            main_2 => \SyncSOF:MODULE_7:g1:a0:xneq\);

    cy_tff_1:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_tff_1,
            clock_0 => Net_8748);

    \Iambic_Counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Iambic_Counter:CounterUDB:overflow_reg_i\,
            clock_0 => Net_8914,
            main_0 => \Iambic_Counter:CounterUDB:reload\);

    ATU_0(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_8968,
            out => Net_8968_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    SDA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_1\,
            out => \I2C:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Iambic_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Iambic_Counter:CounterUDB:prevCompare\,
            clock_0 => Net_8914,
            main_0 => \Iambic_Counter:CounterUDB:cmp_out_i\);

    SCL(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C:Net_1109_0\,
            out => \I2C:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Iambic_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Iambic_Counter:CounterUDB:count_stored_i\,
            clock_0 => Net_8914,
            main_0 => Net_206);

    Net_217:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_217,
            clock_0 => Net_8919);

END __DEFAULT__;
