INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/OneDrive/Escritorio/Project_Arqui/Project_Arqui.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
