[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-07T20:44:06+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey <a href=\"/r/RISCV\">r/RISCV</a>,</p> <p>I recently experimented with the Neorv32 RISC\u2011V core on a ULX3S Lattice ECP5 FPGA board using the open source toolchain GHDL, Yosys, Netpnr, and Trellis. I also took a different approach by exploring how Ada can be used bare-metal in FPGA design.</p> <p>If you&#39;re curious, check out my blog post:</p> <p><a href=\"https://blog.adacore.com/open-source-ada-from-gateware-to-application\"><strong>Open-Source Ada: From Gateware to Application</strong></a></p> <p>I&#39;d appreciate your thoughts and feedback.</p> <p>If this doesn&#39;t fit the subreddit&#39;s CoC, no worries\u2014just remove my post!</p> <p>Cheers,<br/> Olivier</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ohenley\"> /u/ohenley </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ik56q8/opensource_ada_from_gateware_to_application/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISC",
        "id": 2067573,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ik56q8/opensource_ada_from_gateware_to_application",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Open-Source Ada: From Gateware to Application",
        "vote": 0
    }
]