{
  "module_name": "stv0367_regs.h",
  "hash_id": "3d4e495a812f707113a9f768a9ca93aec0bef1ffd5b6b36ff46cd9bb073e8466",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/stv0367_regs.h",
  "human_readable_source": " \n \n\n#ifndef STV0367_REGS_H\n#define STV0367_REGS_H\n\n \n#define\tR367TER_ID\t0xf000\n#define\tF367TER_IDENTIFICATIONREG\t0xf00000ff\n\n \n#define\tR367TER_I2CRPT\t0xf001\n#define\tF367TER_I2CT_ON\t0xf0010080\n#define\tF367TER_ENARPT_LEVEL\t0xf0010070\n#define\tF367TER_SCLT_DELAY\t0xf0010008\n#define\tF367TER_SCLT_NOD\t0xf0010004\n#define\tF367TER_STOP_ENABLE\t0xf0010002\n#define\tF367TER_SDAT_NOD\t0xf0010001\n\n \n#define\tR367TER_TOPCTRL\t0xf002\n#define\tF367TER_STDBY\t0xf0020080\n#define\tF367TER_STDBY_FEC\t0xf0020040\n#define\tF367TER_STDBY_CORE\t0xf0020020\n#define\tF367TER_QAM_COFDM\t0xf0020010\n#define\tF367TER_TS_DIS\t0xf0020008\n#define\tF367TER_DIR_CLK_216\t0xf0020004\n#define\tF367TER_TUNER_BB\t0xf0020002\n#define\tF367TER_DVBT_H\t0xf0020001\n\n \n#define\tR367TER_IOCFG0\t0xf003\n#define\tF367TER_OP0_SD\t0xf0030080\n#define\tF367TER_OP0_VAL\t0xf0030040\n#define\tF367TER_OP0_OD\t0xf0030020\n#define\tF367TER_OP0_INV\t0xf0030010\n#define\tF367TER_OP0_DACVALUE_HI\t0xf003000f\n\n \n#define\tR367TER_DAC0R\t0xf004\n#define\tF367TER_OP0_DACVALUE_LO\t0xf00400ff\n\n \n#define\tR367TER_IOCFG1\t0xf005\n#define\tF367TER_IP0\t0xf0050040\n#define\tF367TER_OP1_OD\t0xf0050020\n#define\tF367TER_OP1_INV\t0xf0050010\n#define\tF367TER_OP1_DACVALUE_HI\t0xf005000f\n\n \n#define\tR367TER_DAC1R\t0xf006\n#define\tF367TER_OP1_DACVALUE_LO\t0xf00600ff\n\n \n#define\tR367TER_IOCFG2\t0xf007\n#define\tF367TER_OP2_LOCK_CONF\t0xf00700e0\n#define\tF367TER_OP2_OD\t0xf0070010\n#define\tF367TER_OP2_VAL\t0xf0070008\n#define\tF367TER_OP1_LOCK_CONF\t0xf0070007\n\n \n#define\tR367TER_SDFR\t0xf008\n#define\tF367TER_OP0_FREQ\t0xf00800f0\n#define\tF367TER_OP1_FREQ\t0xf008000f\n\n \n#define\tR367TER_STATUS\t0xf009\n#define\tF367TER_TPS_LOCK\t0xf0090080\n#define\tF367TER_SYR_LOCK\t0xf0090040\n#define\tF367TER_AGC_LOCK\t0xf0090020\n#define\tF367TER_PRF\t0xf0090010\n#define\tF367TER_LK\t0xf0090008\n#define\tF367TER_PR\t0xf0090007\n\n \n#define\tR367TER_AUX_CLK\t0xf00a\n#define\tF367TER_AUXFEC_CTL\t0xf00a00c0\n#define\tF367TER_DIS_CKX4\t0xf00a0020\n#define\tF367TER_CKSEL\t0xf00a0018\n#define\tF367TER_CKDIV_PROG\t0xf00a0006\n#define\tF367TER_AUXCLK_ENA\t0xf00a0001\n\n \n#define\tR367TER_FREESYS1\t0xf00b\n#define\tF367TER_FREE_SYS1\t0xf00b00ff\n\n \n#define\tR367TER_FREESYS2\t0xf00c\n#define\tF367TER_FREE_SYS2\t0xf00c00ff\n\n \n#define\tR367TER_FREESYS3\t0xf00d\n#define\tF367TER_FREE_SYS3\t0xf00d00ff\n\n \n#define\tR367TER_GPIO_CFG\t0xf00e\n#define\tF367TER_GPIO7_NOD\t0xf00e0080\n#define\tF367TER_GPIO7_CFG\t0xf00e0040\n#define\tF367TER_GPIO6_NOD\t0xf00e0020\n#define\tF367TER_GPIO6_CFG\t0xf00e0010\n#define\tF367TER_GPIO5_NOD\t0xf00e0008\n#define\tF367TER_GPIO5_CFG\t0xf00e0004\n#define\tF367TER_GPIO4_NOD\t0xf00e0002\n#define\tF367TER_GPIO4_CFG\t0xf00e0001\n\n \n#define\tR367TER_GPIO_CMD\t0xf00f\n#define\tF367TER_GPIO7_VAL\t0xf00f0008\n#define\tF367TER_GPIO6_VAL\t0xf00f0004\n#define\tF367TER_GPIO5_VAL\t0xf00f0002\n#define\tF367TER_GPIO4_VAL\t0xf00f0001\n\n \n#define\tR367TER_AGC2MAX\t0xf010\n#define\tF367TER_AGC2_MAX\t0xf01000ff\n\n \n#define\tR367TER_AGC2MIN\t0xf011\n#define\tF367TER_AGC2_MIN\t0xf01100ff\n\n \n#define\tR367TER_AGC1MAX\t0xf012\n#define\tF367TER_AGC1_MAX\t0xf01200ff\n\n \n#define\tR367TER_AGC1MIN\t0xf013\n#define\tF367TER_AGC1_MIN\t0xf01300ff\n\n \n#define\tR367TER_AGCR\t0xf014\n#define\tF367TER_RATIO_A\t0xf01400e0\n#define\tF367TER_RATIO_B\t0xf0140018\n#define\tF367TER_RATIO_C\t0xf0140007\n\n \n#define\tR367TER_AGC2TH\t0xf015\n#define\tF367TER_AGC2_THRES\t0xf01500ff\n\n \n#define\tR367TER_AGC12C\t0xf016\n#define\tF367TER_AGC1_IV\t0xf0160080\n#define\tF367TER_AGC1_OD\t0xf0160040\n#define\tF367TER_AGC1_LOAD\t0xf0160020\n#define\tF367TER_AGC2_IV\t0xf0160010\n#define\tF367TER_AGC2_OD\t0xf0160008\n#define\tF367TER_AGC2_LOAD\t0xf0160004\n#define\tF367TER_AGC12_MODE\t0xf0160003\n\n \n#define\tR367TER_AGCCTRL1\t0xf017\n#define\tF367TER_DAGC_ON\t0xf0170080\n#define\tF367TER_INVERT_AGC12\t0xf0170040\n#define\tF367TER_AGC1_MODE\t0xf0170008\n#define\tF367TER_AGC2_MODE\t0xf0170007\n\n \n#define\tR367TER_AGCCTRL2\t0xf018\n#define\tF367TER_FRZ2_CTRL\t0xf0180060\n#define\tF367TER_FRZ1_CTRL\t0xf0180018\n#define\tF367TER_TIME_CST\t0xf0180007\n\n \n#define\tR367TER_AGC1VAL1\t0xf019\n#define\tF367TER_AGC1_VAL_LO\t0xf01900ff\n\n \n#define\tR367TER_AGC1VAL2\t0xf01a\n#define\tF367TER_AGC1_VAL_HI\t0xf01a000f\n\n \n#define\tR367TER_AGC2VAL1\t0xf01b\n#define\tF367TER_AGC2_VAL_LO\t0xf01b00ff\n\n \n#define\tR367TER_AGC2VAL2\t0xf01c\n#define\tF367TER_AGC2_VAL_HI\t0xf01c000f\n\n \n#define\tR367TER_AGC2PGA\t0xf01d\n#define\tF367TER_AGC2_PGA\t0xf01d00ff\n\n \n#define\tR367TER_OVF_RATE1\t0xf01e\n#define\tF367TER_OVF_RATE_HI\t0xf01e000f\n\n \n#define\tR367TER_OVF_RATE2\t0xf01f\n#define\tF367TER_OVF_RATE_LO\t0xf01f00ff\n\n \n#define\tR367TER_GAIN_SRC1\t0xf020\n#define\tF367TER_INV_SPECTR\t0xf0200080\n#define\tF367TER_IQ_INVERT\t0xf0200040\n#define\tF367TER_INR_BYPASS\t0xf0200020\n#define\tF367TER_STATUS_INV_SPECRUM\t0xf0200010\n#define\tF367TER_GAIN_SRC_HI\t0xf020000f\n\n \n#define\tR367TER_GAIN_SRC2\t0xf021\n#define\tF367TER_GAIN_SRC_LO\t0xf02100ff\n\n \n#define\tR367TER_INC_DEROT1\t0xf022\n#define\tF367TER_INC_DEROT_HI\t0xf02200ff\n\n \n#define\tR367TER_INC_DEROT2\t0xf023\n#define\tF367TER_INC_DEROT_LO\t0xf02300ff\n\n \n#define\tR367TER_PPM_CPAMP_DIR\t0xf024\n#define\tF367TER_PPM_CPAMP_DIRECT\t0xf02400ff\n\n \n#define\tR367TER_PPM_CPAMP_INV\t0xf025\n#define\tF367TER_PPM_CPAMP_INVER\t0xf02500ff\n\n \n#define\tR367TER_FREESTFE_1\t0xf026\n#define\tF367TER_SYMBOL_NUMBER_INC\t0xf02600c0\n#define\tF367TER_SEL_LSB\t0xf0260004\n#define\tF367TER_AVERAGE_ON\t0xf0260002\n#define\tF367TER_DC_ADJ\t0xf0260001\n\n \n#define\tR367TER_FREESTFE_2\t0xf027\n#define\tF367TER_SEL_SRCOUT\t0xf02700c0\n#define\tF367TER_SEL_SYRTHR\t0xf027001f\n\n \n#define\tR367TER_DCOFFSET\t0xf028\n#define\tF367TER_SELECT_I_Q\t0xf0280080\n#define\tF367TER_DC_OFFSET\t0xf028007f\n\n \n#define\tR367TER_EN_PROCESS\t0xf029\n#define\tF367TER_FREE\t0xf02900f0\n#define\tF367TER_ENAB_MANUAL\t0xf0290001\n\n \n#define\tR367TER_SDI_SMOOTHER\t0xf02a\n#define\tF367TER_DIS_SMOOTH\t0xf02a0080\n#define\tF367TER_SDI_INC_SMOOTHER\t0xf02a007f\n\n \n#define\tR367TER_FE_LOOP_OPEN\t0xf02b\n#define\tF367TER_TRL_LOOP_OP\t0xf02b0002\n#define\tF367TER_CRL_LOOP_OP\t0xf02b0001\n\n \n#define\tR367TER_FREQOFF1\t0xf02c\n#define\tF367TER_FREQ_OFFSET_LOOP_OPEN_VHI\t0xf02c00ff\n\n \n#define\tR367TER_FREQOFF2\t0xf02d\n#define\tF367TER_FREQ_OFFSET_LOOP_OPEN_HI\t0xf02d00ff\n\n \n#define\tR367TER_FREQOFF3\t0xf02e\n#define\tF367TER_FREQ_OFFSET_LOOP_OPEN_LO\t0xf02e00ff\n\n \n#define\tR367TER_TIMOFF1\t0xf02f\n#define\tF367TER_TIM_OFFSET_LOOP_OPEN_HI\t0xf02f00ff\n\n \n#define\tR367TER_TIMOFF2\t0xf030\n#define\tF367TER_TIM_OFFSET_LOOP_OPEN_LO\t0xf03000ff\n\n \n#define\tR367TER_EPQ\t0xf031\n#define\tF367TER_EPQ1\t0xf03100ff\n\n \n#define\tR367TER_EPQAUTO\t0xf032\n#define\tF367TER_EPQ2\t0xf03200ff\n\n \n#define\tR367TER_SYR_UPDATE\t0xf033\n#define\tF367TER_SYR_PROTV\t0xf0330080\n#define\tF367TER_SYR_PROTV_GAIN\t0xf0330060\n#define\tF367TER_SYR_FILTER\t0xf0330010\n#define\tF367TER_SYR_TRACK_THRES\t0xf033000c\n\n \n#define\tR367TER_CHPFREE\t0xf034\n#define\tF367TER_CHP_FREE\t0xf03400ff\n\n \n#define\tR367TER_PPM_STATE_MAC\t0xf035\n#define\tF367TER_PPM_STATE_MACHINE_DECODER\t0xf035003f\n\n \n#define\tR367TER_INR_THRESHOLD\t0xf036\n#define\tF367TER_INR_THRESH\t0xf03600ff\n\n \n#define\tR367TER_EPQ_TPS_ID_CELL\t0xf037\n#define\tF367TER_ENABLE_LGTH_TO_CF\t0xf0370080\n#define\tF367TER_DIS_TPS_RSVD\t0xf0370040\n#define\tF367TER_DIS_BCH\t0xf0370020\n#define\tF367TER_DIS_ID_CEL\t0xf0370010\n#define\tF367TER_TPS_ADJUST_SYM\t0xf037000f\n\n \n#define\tR367TER_EPQ_CFG\t0xf038\n#define\tF367TER_EPQ_RANGE\t0xf0380002\n#define\tF367TER_EPQ_SOFT\t0xf0380001\n\n \n#define\tR367TER_EPQ_STATUS\t0xf039\n#define\tF367TER_SLOPE_INC\t0xf03900fc\n#define\tF367TER_TPS_FIELD\t0xf0390003\n\n \n#define\tR367TER_AUTORELOCK\t0xf03a\n#define\tF367TER_BYPASS_BER_TEMPO\t0xf03a0080\n#define\tF367TER_BER_TEMPO\t0xf03a0070\n#define\tF367TER_BYPASS_COFDM_TEMPO\t0xf03a0008\n#define\tF367TER_COFDM_TEMPO\t0xf03a0007\n\n \n#define\tR367TER_BER_THR_VMSB\t0xf03b\n#define\tF367TER_BER_THRESHOLD_HI\t0xf03b00ff\n\n \n#define\tR367TER_BER_THR_MSB\t0xf03c\n#define\tF367TER_BER_THRESHOLD_MID\t0xf03c00ff\n\n \n#define\tR367TER_BER_THR_LSB\t0xf03d\n#define\tF367TER_BER_THRESHOLD_LO\t0xf03d00ff\n\n \n#define\tR367TER_CCD\t0xf03e\n#define\tF367TER_CCD_DETECTED\t0xf03e0080\n#define\tF367TER_CCD_RESET\t0xf03e0040\n#define\tF367TER_CCD_THRESHOLD\t0xf03e000f\n\n \n#define\tR367TER_SPECTR_CFG\t0xf03f\n#define\tF367TER_SPECT_CFG\t0xf03f0003\n\n \n#define\tR367TER_CONSTMU_MSB\t0xf040\n#define\tF367TER_CONSTMU_FREEZE\t0xf0400080\n#define\tF367TER_CONSTNU_FORCE_EN\t0xf0400040\n#define\tF367TER_CONST_MU_MSB\t0xf040003f\n\n \n#define\tR367TER_CONSTMU_LSB\t0xf041\n#define\tF367TER_CONST_MU_LSB\t0xf04100ff\n\n \n#define\tR367TER_CONSTMU_MAX_MSB\t0xf042\n#define\tF367TER_CONST_MU_MAX_MSB\t0xf042003f\n\n \n#define\tR367TER_CONSTMU_MAX_LSB\t0xf043\n#define\tF367TER_CONST_MU_MAX_LSB\t0xf04300ff\n\n \n#define\tR367TER_ALPHANOISE\t0xf044\n#define\tF367TER_USE_ALLFILTER\t0xf0440080\n#define\tF367TER_INTER_ON\t0xf0440040\n#define\tF367TER_ALPHA_NOISE\t0xf044001f\n\n \n#define\tR367TER_MAXGP_MSB\t0xf045\n#define\tF367TER_MUFILTER_LENGTH\t0xf04500f0\n#define\tF367TER_MAX_GP_MSB\t0xf045000f\n\n \n#define\tR367TER_MAXGP_LSB\t0xf046\n#define\tF367TER_MAX_GP_LSB\t0xf04600ff\n\n \n#define\tR367TER_ALPHAMSB\t0xf047\n#define\tF367TER_CHC_DATARATE\t0xf04700c0\n#define\tF367TER_ALPHA_MSB\t0xf047003f\n\n \n#define\tR367TER_ALPHALSB\t0xf048\n#define\tF367TER_ALPHA_LSB\t0xf04800ff\n\n \n#define\tR367TER_PILOT_ACCU\t0xf049\n#define\tF367TER_USE_SCAT4ADDAPT\t0xf0490080\n#define\tF367TER_PILOT_ACC\t0xf049001f\n\n \n#define\tR367TER_PILOTMU_ACCU\t0xf04a\n#define\tF367TER_DISCARD_BAD_SP\t0xf04a0080\n#define\tF367TER_DISCARD_BAD_CP\t0xf04a0040\n#define\tF367TER_PILOT_MU_ACCU\t0xf04a001f\n\n \n#define\tR367TER_FILT_CHANNEL_EST\t0xf04b\n#define\tF367TER_USE_FILT_PILOT\t0xf04b0080\n#define\tF367TER_FILT_CHANNEL\t0xf04b007f\n\n \n#define\tR367TER_ALPHA_NOPISE_FREQ\t0xf04c\n#define\tF367TER_NOISE_FREQ_FILT\t0xf04c0040\n#define\tF367TER_ALPHA_NOISE_FREQ\t0xf04c003f\n\n \n#define\tR367TER_RATIO_PILOT\t0xf04d\n#define\tF367TER_RATIO_MEAN_SP\t0xf04d00f0\n#define\tF367TER_RATIO_MEAN_CP\t0xf04d000f\n\n \n#define\tR367TER_CHC_CTL\t0xf04e\n#define\tF367TER_TRACK_EN\t0xf04e0080\n#define\tF367TER_NOISE_NORM_EN\t0xf04e0040\n#define\tF367TER_FORCE_CHC_RESET\t0xf04e0020\n#define\tF367TER_SHORT_TIME\t0xf04e0010\n#define\tF367TER_FORCE_STATE_EN\t0xf04e0008\n#define\tF367TER_FORCE_STATE\t0xf04e0007\n\n \n#define\tR367TER_EPQ_ADJUST\t0xf04f\n#define\tF367TER_ADJUST_SCAT_IND\t0xf04f00c0\n#define\tF367TER_ONE_SYMBOL\t0xf04f0010\n#define\tF367TER_EPQ_DECAY\t0xf04f000e\n#define\tF367TER_HOLD_SLOPE\t0xf04f0001\n\n \n#define\tR367TER_EPQ_THRES\t0xf050\n#define\tF367TER_EPQ_THR\t0xf05000ff\n\n \n#define\tR367TER_OMEGA_CTL\t0xf051\n#define\tF367TER_OMEGA_RST\t0xf0510080\n#define\tF367TER_FREEZE_OMEGA\t0xf0510040\n#define\tF367TER_OMEGA_SEL\t0xf051003f\n\n \n#define\tR367TER_GP_CTL\t0xf052\n#define\tF367TER_CHC_STATE\t0xf05200e0\n#define\tF367TER_FREEZE_GP\t0xf0520010\n#define\tF367TER_GP_SEL\t0xf052000f\n\n \n#define\tR367TER_MUMSB\t0xf053\n#define\tF367TER_MU_MSB\t0xf053007f\n\n \n#define\tR367TER_MULSB\t0xf054\n#define\tF367TER_MU_LSB\t0xf05400ff\n\n \n#define\tR367TER_GPMSB\t0xf055\n#define\tF367TER_CSI_THRESHOLD\t0xf05500e0\n#define\tF367TER_GP_MSB\t0xf055000f\n\n \n#define\tR367TER_GPLSB\t0xf056\n#define\tF367TER_GP_LSB\t0xf05600ff\n\n \n#define\tR367TER_OMEGAMSB\t0xf057\n#define\tF367TER_OMEGA_MSB\t0xf057007f\n\n \n#define\tR367TER_OMEGALSB\t0xf058\n#define\tF367TER_OMEGA_LSB\t0xf05800ff\n\n \n#define\tR367TER_SCAT_NB\t0xf059\n#define\tF367TER_CHC_TEST\t0xf05900f8\n#define\tF367TER_SCAT_NUMB\t0xf0590003\n\n \n#define\tR367TER_CHC_DUMMY\t0xf05a\n#define\tF367TER_CHC_DUM\t0xf05a00ff\n\n \n#define\tR367TER_INC_CTL\t0xf05b\n#define\tF367TER_INC_BYPASS\t0xf05b0080\n#define\tF367TER_INC_NDEPTH\t0xf05b000c\n#define\tF367TER_INC_MADEPTH\t0xf05b0003\n\n \n#define\tR367TER_INCTHRES_COR1\t0xf05c\n#define\tF367TER_INC_THRES_COR1\t0xf05c00ff\n\n \n#define\tR367TER_INCTHRES_COR2\t0xf05d\n#define\tF367TER_INC_THRES_COR2\t0xf05d00ff\n\n \n#define\tR367TER_INCTHRES_DET1\t0xf05e\n#define\tF367TER_INC_THRES_DET1\t0xf05e003f\n\n \n#define\tR367TER_INCTHRES_DET2\t0xf05f\n#define\tF367TER_INC_THRES_DET2\t0xf05f003f\n\n \n#define\tR367TER_IIR_CELLNB\t0xf060\n#define\tF367TER_NRST_IIR\t0xf0600080\n#define\tF367TER_IIR_CELL_NB\t0xf0600007\n\n \n#define\tR367TER_IIRCX_COEFF1_MSB\t0xf061\n#define\tF367TER_IIR_CX_COEFF1_MSB\t0xf06100ff\n\n \n#define\tR367TER_IIRCX_COEFF1_LSB\t0xf062\n#define\tF367TER_IIR_CX_COEFF1_LSB\t0xf06200ff\n\n \n#define\tR367TER_IIRCX_COEFF2_MSB\t0xf063\n#define\tF367TER_IIR_CX_COEFF2_MSB\t0xf06300ff\n\n \n#define\tR367TER_IIRCX_COEFF2_LSB\t0xf064\n#define\tF367TER_IIR_CX_COEFF2_LSB\t0xf06400ff\n\n \n#define\tR367TER_IIRCX_COEFF3_MSB\t0xf065\n#define\tF367TER_IIR_CX_COEFF3_MSB\t0xf06500ff\n\n \n#define\tR367TER_IIRCX_COEFF3_LSB\t0xf066\n#define\tF367TER_IIR_CX_COEFF3_LSB\t0xf06600ff\n\n \n#define\tR367TER_IIRCX_COEFF4_MSB\t0xf067\n#define\tF367TER_IIR_CX_COEFF4_MSB\t0xf06700ff\n\n \n#define\tR367TER_IIRCX_COEFF4_LSB\t0xf068\n#define\tF367TER_IIR_CX_COEFF4_LSB\t0xf06800ff\n\n \n#define\tR367TER_IIRCX_COEFF5_MSB\t0xf069\n#define\tF367TER_IIR_CX_COEFF5_MSB\t0xf06900ff\n\n \n#define\tR367TER_IIRCX_COEFF5_LSB\t0xf06a\n#define\tF367TER_IIR_CX_COEFF5_LSB\t0xf06a00ff\n\n \n#define\tR367TER_FEPATH_CFG\t0xf06b\n#define\tF367TER_DEMUX_SWAP\t0xf06b0004\n#define\tF367TER_DIGAGC_SWAP\t0xf06b0002\n#define\tF367TER_LONGPATH_IF\t0xf06b0001\n\n \n#define\tR367TER_PMC1_FUNC\t0xf06c\n#define\tF367TER_SOFT_RSTN\t0xf06c0080\n#define\tF367TER_PMC1_AVERAGE_TIME\t0xf06c0078\n#define\tF367TER_PMC1_WAIT_TIME\t0xf06c0006\n#define\tF367TER_PMC1_2N_SEL\t0xf06c0001\n\n \n#define\tR367TER_PMC1_FOR\t0xf06d\n#define\tF367TER_PMC1_FORCE\t0xf06d0080\n#define\tF367TER_PMC1_FORCE_VALUE\t0xf06d007c\n\n \n#define\tR367TER_PMC2_FUNC\t0xf06e\n#define\tF367TER_PMC2_SOFT_STN\t0xf06e0080\n#define\tF367TER_PMC2_ACCU_TIME\t0xf06e0070\n#define\tF367TER_PMC2_CMDP_MN\t0xf06e0008\n#define\tF367TER_PMC2_SWAP\t0xf06e0004\n\n \n#define\tR367TER_STATUS_ERR_DA\t0xf06f\n#define\tF367TER_COM_USEGAINTRK\t0xf06f0080\n#define\tF367TER_COM_AGCLOCK\t0xf06f0040\n#define\tF367TER_AUT_AGCLOCK\t0xf06f0020\n#define\tF367TER_MIN_ERR_X_LSB\t0xf06f000f\n\n \n#define\tR367TER_DIG_AGC_R\t0xf070\n#define\tF367TER_COM_SOFT_RSTN\t0xf0700080\n#define\tF367TER_COM_AGC_ON\t0xf0700040\n#define\tF367TER_COM_EARLY\t0xf0700020\n#define\tF367TER_AUT_SOFT_RESETN\t0xf0700010\n#define\tF367TER_AUT_AGC_ON\t0xf0700008\n#define\tF367TER_AUT_EARLY\t0xf0700004\n#define\tF367TER_AUT_ROT_EN\t0xf0700002\n#define\tF367TER_LOCK_SOFT_RESETN\t0xf0700001\n\n \n#define\tR367TER_COMAGC_TARMSB\t0xf071\n#define\tF367TER_COM_AGC_TARGET_MSB\t0xf07100ff\n\n \n#define\tR367TER_COM_AGC_TAR_ENMODE\t0xf072\n#define\tF367TER_COM_AGC_TARGET_LSB\t0xf07200f0\n#define\tF367TER_COM_ENMODE\t0xf072000f\n\n \n#define\tR367TER_COM_AGC_CFG\t0xf073\n#define\tF367TER_COM_N\t0xf07300f8\n#define\tF367TER_COM_STABMODE\t0xf0730006\n#define\tF367TER_ERR_SEL\t0xf0730001\n\n \n#define\tR367TER_COM_AGC_GAIN1\t0xf074\n#define\tF367TER_COM_GAIN1aCK\t0xf07400f0\n#define\tF367TER_COM_GAIN1TRK\t0xf074000f\n\n \n#define\tR367TER_AUT_AGC_TARGETMSB\t0xf075\n#define\tF367TER_AUT_AGC_TARGET_MSB\t0xf07500ff\n\n \n#define\tR367TER_LOCK_DET_MSB\t0xf076\n#define\tF367TER_LOCK_DETECT_MSB\t0xf07600ff\n\n \n#define\tR367TER_AGCTAR_LOCK_LSBS\t0xf077\n#define\tF367TER_AUT_AGC_TARGET_LSB\t0xf07700f0\n#define\tF367TER_LOCK_DETECT_LSB\t0xf077000f\n\n \n#define\tR367TER_AUT_GAIN_EN\t0xf078\n#define\tF367TER_AUT_ENMODE\t0xf07800f0\n#define\tF367TER_AUT_GAIN2\t0xf078000f\n\n \n#define\tR367TER_AUT_CFG\t0xf079\n#define\tF367TER_AUT_N\t0xf07900f8\n#define\tF367TER_INT_CHOICE\t0xf0790006\n#define\tF367TER_INT_LOAD\t0xf0790001\n\n \n#define\tR367TER_LOCKN\t0xf07a\n#define\tF367TER_LOCK_N\t0xf07a00f8\n#define\tF367TER_SEL_IQNTAR\t0xf07a0004\n#define\tF367TER_LOCK_DETECT_CHOICE\t0xf07a0003\n\n \n#define\tR367TER_INT_X_3\t0xf07b\n#define\tF367TER_INT_X3\t0xf07b00ff\n\n \n#define\tR367TER_INT_X_2\t0xf07c\n#define\tF367TER_INT_X2\t0xf07c00ff\n\n \n#define\tR367TER_INT_X_1\t0xf07d\n#define\tF367TER_INT_X1\t0xf07d00ff\n\n \n#define\tR367TER_INT_X_0\t0xf07e\n#define\tF367TER_INT_X0\t0xf07e00ff\n\n \n#define\tR367TER_MIN_ERRX_MSB\t0xf07f\n#define\tF367TER_MIN_ERR_X_MSB\t0xf07f00ff\n\n \n#define\tR367TER_COR_CTL\t0xf080\n#define\tF367TER_CORE_ACTIVE\t0xf0800020\n#define\tF367TER_HOLD\t0xf0800010\n#define\tF367TER_CORE_STATE_CTL\t0xf080000f\n\n \n#define\tR367TER_COR_STAT\t0xf081\n#define\tF367TER_SCATT_LOCKED\t0xf0810080\n#define\tF367TER_TPS_LOCKED\t0xf0810040\n#define\tF367TER_SYR_LOCKED_COR\t0xf0810020\n#define\tF367TER_AGC_LOCKED_STAT\t0xf0810010\n#define\tF367TER_CORE_STATE_STAT\t0xf081000f\n\n \n#define\tR367TER_COR_INTEN\t0xf082\n#define\tF367TER_INTEN\t0xf0820080\n#define\tF367TER_INTEN_SYR\t0xf0820020\n#define\tF367TER_INTEN_FFT\t0xf0820010\n#define\tF367TER_INTEN_AGC\t0xf0820008\n#define\tF367TER_INTEN_TPS1\t0xf0820004\n#define\tF367TER_INTEN_TPS2\t0xf0820002\n#define\tF367TER_INTEN_TPS3\t0xf0820001\n\n \n#define\tR367TER_COR_INTSTAT\t0xf083\n#define\tF367TER_INTSTAT_SYR\t0xf0830020\n#define\tF367TER_INTSTAT_FFT\t0xf0830010\n#define\tF367TER_INTSAT_AGC\t0xf0830008\n#define\tF367TER_INTSTAT_TPS1\t0xf0830004\n#define\tF367TER_INTSTAT_TPS2\t0xf0830002\n#define\tF367TER_INTSTAT_TPS3\t0xf0830001\n\n \n#define\tR367TER_COR_MODEGUARD\t0xf084\n#define\tF367TER_FORCE\t0xf0840010\n#define\tF367TER_MODE\t0xf084000c\n#define\tF367TER_GUARD\t0xf0840003\n\n \n#define\tR367TER_AGC_CTL\t0xf085\n#define\tF367TER_AGC_TIMING_FACTOR\t0xf08500e0\n#define\tF367TER_AGC_LAST\t0xf0850010\n#define\tF367TER_AGC_GAIN\t0xf085000c\n#define\tF367TER_AGC_NEG\t0xf0850002\n#define\tF367TER_AGC_SET\t0xf0850001\n\n \n#define\tR367TER_AGC_MANUAL1\t0xf086\n#define\tF367TER_AGC_VAL_LO\t0xf08600ff\n\n \n#define\tR367TER_AGC_MANUAL2\t0xf087\n#define\tF367TER_AGC_VAL_HI\t0xf087000f\n\n \n#define\tR367TER_AGC_TARG\t0xf088\n#define\tF367TER_AGC_TARGET\t0xf08800ff\n\n \n#define\tR367TER_AGC_GAIN1\t0xf089\n#define\tF367TER_AGC_GAIN_LO\t0xf08900ff\n\n \n#define\tR367TER_AGC_GAIN2\t0xf08a\n#define\tF367TER_AGC_LOCKED_GAIN2\t0xf08a0010\n#define\tF367TER_AGC_GAIN_HI\t0xf08a000f\n\n \n#define\tR367TER_RESERVED_1\t0xf08b\n#define\tF367TER_RESERVED1\t0xf08b00ff\n\n \n#define\tR367TER_RESERVED_2\t0xf08c\n#define\tF367TER_RESERVED2\t0xf08c00ff\n\n \n#define\tR367TER_RESERVED_3\t0xf08d\n#define\tF367TER_RESERVED3\t0xf08d00ff\n\n \n#define\tR367TER_CAS_CTL\t0xf08e\n#define\tF367TER_CCS_ENABLE\t0xf08e0080\n#define\tF367TER_ACS_DISABLE\t0xf08e0040\n#define\tF367TER_DAGC_DIS\t0xf08e0020\n#define\tF367TER_DAGC_GAIN\t0xf08e0018\n#define\tF367TER_CCSMU\t0xf08e0007\n\n \n#define\tR367TER_CAS_FREQ\t0xf08f\n#define\tF367TER_CCS_FREQ\t0xf08f00ff\n\n \n#define\tR367TER_CAS_DAGCGAIN\t0xf090\n#define\tF367TER_CAS_DAGC_GAIN\t0xf09000ff\n\n \n#define\tR367TER_SYR_CTL\t0xf091\n#define\tF367TER_SICTH_ENABLE\t0xf0910080\n#define\tF367TER_LONG_ECHO\t0xf0910078\n#define\tF367TER_AUTO_LE_EN\t0xf0910004\n#define\tF367TER_SYR_BYPASS\t0xf0910002\n#define\tF367TER_SYR_TR_DIS\t0xf0910001\n\n \n#define\tR367TER_SYR_STAT\t0xf092\n#define\tF367TER_SYR_LOCKED_STAT\t0xf0920010\n#define\tF367TER_SYR_MODE\t0xf092000c\n#define\tF367TER_SYR_GUARD\t0xf0920003\n\n \n#define\tR367TER_SYR_NCO1\t0xf093\n#define\tF367TER_SYR_NCO_LO\t0xf09300ff\n\n \n#define\tR367TER_SYR_NCO2\t0xf094\n#define\tF367TER_SYR_NCO_HI\t0xf094003f\n\n \n#define\tR367TER_SYR_OFFSET1\t0xf095\n#define\tF367TER_SYR_OFFSET_LO\t0xf09500ff\n\n \n#define\tR367TER_SYR_OFFSET2\t0xf096\n#define\tF367TER_SYR_OFFSET_HI\t0xf096003f\n\n \n#define\tR367TER_FFT_CTL\t0xf097\n#define\tF367TER_SHIFT_FFT_TRIG\t0xf0970018\n#define\tF367TER_FFT_TRIGGER\t0xf0970004\n#define\tF367TER_FFT_MANUAL\t0xf0970002\n#define\tF367TER_IFFT_MODE\t0xf0970001\n\n \n#define\tR367TER_SCR_CTL\t0xf098\n#define\tF367TER_SYRADJDECAY\t0xf0980070\n#define\tF367TER_SCR_CPEDIS\t0xf0980002\n#define\tF367TER_SCR_DIS\t0xf0980001\n\n \n#define\tR367TER_PPM_CTL1\t0xf099\n#define\tF367TER_PPM_MAXFREQ\t0xf0990030\n#define\tF367TER_PPM_MAXTIM\t0xf0990008\n#define\tF367TER_PPM_INVSEL\t0xf0990004\n#define\tF367TER_PPM_SCATDIS\t0xf0990002\n#define\tF367TER_PPM_BYP\t0xf0990001\n\n \n#define\tR367TER_TRL_CTL\t0xf09a\n#define\tF367TER_TRL_NOMRATE_LSB\t0xf09a0080\n#define\tF367TER_TRL_GAIN_FACTOR\t0xf09a0078\n#define\tF367TER_TRL_LOOPGAIN\t0xf09a0007\n\n \n#define\tR367TER_TRL_NOMRATE1\t0xf09b\n#define\tF367TER_TRL_NOMRATE_LO\t0xf09b00ff\n\n \n#define\tR367TER_TRL_NOMRATE2\t0xf09c\n#define\tF367TER_TRL_NOMRATE_HI\t0xf09c00ff\n\n \n#define\tR367TER_TRL_TIME1\t0xf09d\n#define\tF367TER_TRL_TOFFSET_LO\t0xf09d00ff\n\n \n#define\tR367TER_TRL_TIME2\t0xf09e\n#define\tF367TER_TRL_TOFFSET_HI\t0xf09e00ff\n\n \n#define\tR367TER_CRL_CTL\t0xf09f\n#define\tF367TER_CRL_DIS\t0xf09f0080\n#define\tF367TER_CRL_GAIN_FACTOR\t0xf09f0078\n#define\tF367TER_CRL_LOOPGAIN\t0xf09f0007\n\n \n#define\tR367TER_CRL_FREQ1\t0xf0a0\n#define\tF367TER_CRL_FOFFSET_LO\t0xf0a000ff\n\n \n#define\tR367TER_CRL_FREQ2\t0xf0a1\n#define\tF367TER_CRL_FOFFSET_HI\t0xf0a100ff\n\n \n#define\tR367TER_CRL_FREQ3\t0xf0a2\n#define\tF367TER_CRL_FOFFSET_VHI\t0xf0a200ff\n\n \n#define\tR367TER_TPS_SFRAME_CTL\t0xf0a3\n#define\tF367TER_TPS_SFRAME_SYNC\t0xf0a30001\n\n \n#define\tR367TER_CHC_SNR\t0xf0a4\n#define\tF367TER_CHCSNR\t0xf0a400ff\n\n \n#define\tR367TER_BDI_CTL\t0xf0a5\n#define\tF367TER_BDI_LPSEL\t0xf0a50002\n#define\tF367TER_BDI_SERIAL\t0xf0a50001\n\n \n#define\tR367TER_DMP_CTL\t0xf0a6\n#define\tF367TER_DMP_SCALING_FACTOR\t0xf0a6001e\n#define\tF367TER_DMP_SDDIS\t0xf0a60001\n\n \n#define\tR367TER_TPS_RCVD1\t0xf0a7\n#define\tF367TER_TPS_CHANGE\t0xf0a70040\n#define\tF367TER_BCH_OK\t0xf0a70020\n#define\tF367TER_TPS_SYNC\t0xf0a70010\n#define\tF367TER_TPS_FRAME\t0xf0a70003\n\n \n#define\tR367TER_TPS_RCVD2\t0xf0a8\n#define\tF367TER_TPS_HIERMODE\t0xf0a80070\n#define\tF367TER_TPS_CONST\t0xf0a80003\n\n \n#define\tR367TER_TPS_RCVD3\t0xf0a9\n#define\tF367TER_TPS_LPCODE\t0xf0a90070\n#define\tF367TER_TPS_HPCODE\t0xf0a90007\n\n \n#define\tR367TER_TPS_RCVD4\t0xf0aa\n#define\tF367TER_TPS_GUARD\t0xf0aa0030\n#define\tF367TER_TPS_MODE\t0xf0aa0003\n\n \n#define\tR367TER_TPS_ID_CELL1\t0xf0ab\n#define\tF367TER_TPS_ID_CELL_LO\t0xf0ab00ff\n\n \n#define\tR367TER_TPS_ID_CELL2\t0xf0ac\n#define\tF367TER_TPS_ID_CELL_HI\t0xf0ac00ff\n\n \n#define\tR367TER_TPS_RCVD5_SET1\t0xf0ad\n#define\tF367TER_TPS_NA\t0xf0ad00fC\n#define\tF367TER_TPS_SETFRAME\t0xf0ad0003\n\n \n#define\tR367TER_TPS_SET2\t0xf0ae\n#define\tF367TER_TPS_SETHIERMODE\t0xf0ae0070\n#define\tF367TER_TPS_SETCONST\t0xf0ae0003\n\n \n#define\tR367TER_TPS_SET3\t0xf0af\n#define\tF367TER_TPS_SETLPCODE\t0xf0af0070\n#define\tF367TER_TPS_SETHPCODE\t0xf0af0007\n\n \n#define\tR367TER_TPS_CTL\t0xf0b0\n#define\tF367TER_TPS_IMM\t0xf0b00004\n#define\tF367TER_TPS_BCHDIS\t0xf0b00002\n#define\tF367TER_TPS_UPDDIS\t0xf0b00001\n\n \n#define\tR367TER_CTL_FFTOSNUM\t0xf0b1\n#define\tF367TER_SYMBOL_NUMBER\t0xf0b1007f\n\n \n#define\tR367TER_TESTSELECT\t0xf0b2\n#define\tF367TER_TEST_SELECT\t0xf0b2001f\n\n \n#define\tR367TER_MSC_REV\t0xf0b3\n#define\tF367TER_REV_NUMBER\t0xf0b300ff\n\n \n#define\tR367TER_PIR_CTL\t0xf0b4\n#define\tF367TER_FREEZE\t0xf0b40001\n\n \n#define\tR367TER_SNR_CARRIER1\t0xf0b5\n#define\tF367TER_SNR_CARRIER_LO\t0xf0b500ff\n\n \n#define\tR367TER_SNR_CARRIER2\t0xf0b6\n#define\tF367TER_MEAN\t0xf0b600c0\n#define\tF367TER_SNR_CARRIER_HI\t0xf0b6001f\n\n \n#define\tR367TER_PPM_CPAMP\t0xf0b7\n#define\tF367TER_PPM_CPC\t0xf0b700ff\n\n \n#define\tR367TER_TSM_AP0\t0xf0b8\n#define\tF367TER_ADDRESS_BYTE_0\t0xf0b800ff\n\n \n#define\tR367TER_TSM_AP1\t0xf0b9\n#define\tF367TER_ADDRESS_BYTE_1\t0xf0b900ff\n\n \n#define\tR367TER_TSM_AP2\t0xf0bA\n#define\tF367TER_DATA_BYTE_0\t0xf0ba00ff\n\n \n#define\tR367TER_TSM_AP3\t0xf0bB\n#define\tF367TER_DATA_BYTE_1\t0xf0bb00ff\n\n \n#define\tR367TER_TSM_AP4\t0xf0bC\n#define\tF367TER_DATA_BYTE_2\t0xf0bc00ff\n\n \n#define\tR367TER_TSM_AP5\t0xf0bD\n#define\tF367TER_DATA_BYTE_3\t0xf0bd00ff\n\n \n#define\tR367TER_TSM_AP6\t0xf0bE\n#define\tF367TER_TSM_AP_6\t0xf0be00ff\n\n \n#define\tR367TER_TSM_AP7\t0xf0bF\n#define\tF367TER_MEM_SELECT_BYTE\t0xf0bf00ff\n\n \n#define\tR367TER_TSTRES\t0xf0c0\n#define\tF367TER_FRES_DISPLAY\t0xf0c00080\n#define\tF367TER_FRES_FIFO_AD\t0xf0c00020\n#define\tF367TER_FRESRS\t0xf0c00010\n#define\tF367TER_FRESACS\t0xf0c00008\n#define\tF367TER_FRESFEC\t0xf0c00004\n#define\tF367TER_FRES_PRIF\t0xf0c00002\n#define\tF367TER_FRESCORE\t0xf0c00001\n\n \n#define\tR367TER_ANACTRL\t0xf0c1\n#define\tF367TER_BYPASS_XTAL\t0xf0c10040\n#define\tF367TER_BYPASS_PLLXN\t0xf0c1000c\n#define\tF367TER_DIS_PAD_OSC\t0xf0c10002\n#define\tF367TER_STDBY_PLLXN\t0xf0c10001\n\n \n#define\tR367TER_TSTBUS\t0xf0c2\n#define\tF367TER_TS_BYTE_CLK_INV\t0xf0c20080\n#define\tF367TER_CFG_IP\t0xf0c20070\n#define\tF367TER_CFG_TST\t0xf0c2000f\n\n \n#define\tR367TER_TSTRATE\t0xf0c6\n#define\tF367TER_FORCEPHA\t0xf0c60080\n#define\tF367TER_FNEWPHA\t0xf0c60010\n#define\tF367TER_FROT90\t0xf0c60008\n#define\tF367TER_FR\t0xf0c60007\n\n \n#define\tR367TER_CONSTMODE\t0xf0cb\n#define\tF367TER_TST_PRIF\t0xf0cb00e0\n#define\tF367TER_CAR_TYPE\t0xf0cb0018\n#define\tF367TER_CONST_MODE\t0xf0cb0003\n\n \n#define\tR367TER_CONSTCARR1\t0xf0cc\n#define\tF367TER_CONST_CARR_LO\t0xf0cc00ff\n\n \n#define\tR367TER_CONSTCARR2\t0xf0cd\n#define\tF367TER_CONST_CARR_HI\t0xf0cd001f\n\n \n#define\tR367TER_ICONSTEL\t0xf0ce\n#define\tF367TER_PICONSTEL\t0xf0ce00ff\n\n \n#define\tR367TER_QCONSTEL\t0xf0cf\n#define\tF367TER_PQCONSTEL\t0xf0cf00ff\n\n \n#define\tR367TER_TSTBISTRES0\t0xf0d0\n#define\tF367TER_BEND_PPM\t0xf0d00080\n#define\tF367TER_BBAD_PPM\t0xf0d00040\n#define\tF367TER_BEND_FFTW\t0xf0d00020\n#define\tF367TER_BBAD_FFTW\t0xf0d00010\n#define\tF367TER_BEND_FFT_BUF\t0xf0d00008\n#define\tF367TER_BBAD_FFT_BUF\t0xf0d00004\n#define\tF367TER_BEND_SYR\t0xf0d00002\n#define\tF367TER_BBAD_SYR\t0xf0d00001\n\n \n#define\tR367TER_TSTBISTRES1\t0xf0d1\n#define\tF367TER_BEND_CHC_CP\t0xf0d10080\n#define\tF367TER_BBAD_CHC_CP\t0xf0d10040\n#define\tF367TER_BEND_CHCI\t0xf0d10020\n#define\tF367TER_BBAD_CHCI\t0xf0d10010\n#define\tF367TER_BEND_BDI\t0xf0d10008\n#define\tF367TER_BBAD_BDI\t0xf0d10004\n#define\tF367TER_BEND_SDI\t0xf0d10002\n#define\tF367TER_BBAD_SDI\t0xf0d10001\n\n \n#define\tR367TER_TSTBISTRES2\t0xf0d2\n#define\tF367TER_BEND_CHC_INC\t0xf0d20080\n#define\tF367TER_BBAD_CHC_INC\t0xf0d20040\n#define\tF367TER_BEND_CHC_SPP\t0xf0d20020\n#define\tF367TER_BBAD_CHC_SPP\t0xf0d20010\n#define\tF367TER_BEND_CHC_CPP\t0xf0d20008\n#define\tF367TER_BBAD_CHC_CPP\t0xf0d20004\n#define\tF367TER_BEND_CHC_SP\t0xf0d20002\n#define\tF367TER_BBAD_CHC_SP\t0xf0d20001\n\n \n#define\tR367TER_TSTBISTRES3\t0xf0d3\n#define\tF367TER_BEND_QAM\t0xf0d30080\n#define\tF367TER_BBAD_QAM\t0xf0d30040\n#define\tF367TER_BEND_SFEC_VIT\t0xf0d30020\n#define\tF367TER_BBAD_SFEC_VIT\t0xf0d30010\n#define\tF367TER_BEND_SFEC_DLINE\t0xf0d30008\n#define\tF367TER_BBAD_SFEC_DLINE\t0xf0d30004\n#define\tF367TER_BEND_SFEC_HW\t0xf0d30002\n#define\tF367TER_BBAD_SFEC_HW\t0xf0d30001\n\n \n#define\tR367TER_RF_AGC1\t0xf0d4\n#define\tF367TER_RF_AGC1_LEVEL_HI\t0xf0d400ff\n\n \n#define\tR367TER_RF_AGC2\t0xf0d5\n#define\tF367TER_REF_ADGP\t0xf0d50080\n#define\tF367TER_STDBY_ADCGP\t0xf0d50020\n#define\tF367TER_CHANNEL_SEL\t0xf0d5001c\n#define\tF367TER_RF_AGC1_LEVEL_LO\t0xf0d50003\n\n \n#define\tR367TER_ANADIGCTRL\t0xf0d7\n#define\tF367TER_SEL_CLKDEM\t0xf0d70020\n#define\tF367TER_EN_BUFFER_Q\t0xf0d70010\n#define\tF367TER_EN_BUFFER_I\t0xf0d70008\n#define\tF367TER_ADC_RIS_EGDE\t0xf0d70004\n#define\tF367TER_SGN_ADC\t0xf0d70002\n#define\tF367TER_SEL_AD12_SYNC\t0xf0d70001\n\n \n#define\tR367TER_PLLMDIV\t0xf0d8\n#define\tF367TER_PLL_MDIV\t0xf0d800ff\n\n \n#define\tR367TER_PLLNDIV\t0xf0d9\n#define\tF367TER_PLL_NDIV\t0xf0d900ff\n\n \n#define\tR367TER_PLLSETUP\t0xf0dA\n#define\tF367TER_PLL_PDIV\t0xf0da0070\n#define\tF367TER_PLL_KDIV\t0xf0da000f\n\n \n#define\tR367TER_DUAL_AD12\t0xf0dB\n#define\tF367TER_FS20M\t0xf0db0020\n#define\tF367TER_FS50M\t0xf0db0010\n#define\tF367TER_INMODe0\t0xf0db0008\n#define\tF367TER_POFFQ\t0xf0db0004\n#define\tF367TER_POFFI\t0xf0db0002\n#define\tF367TER_INMODE1\t0xf0db0001\n\n \n#define\tR367TER_TSTBIST\t0xf0dC\n#define\tF367TER_TST_BYP_CLK\t0xf0dc0080\n#define\tF367TER_TST_GCLKENA_STD\t0xf0dc0040\n#define\tF367TER_TST_GCLKENA\t0xf0dc0020\n#define\tF367TER_TST_MEMBIST\t0xf0dc001f\n\n \n#define\tR367TER_PAD_COMP_CTRL\t0xf0dD\n#define\tF367TER_COMPTQ\t0xf0dd0010\n#define\tF367TER_COMPEN\t0xf0dd0008\n#define\tF367TER_FREEZE2\t0xf0dd0004\n#define\tF367TER_SLEEP_INHBT\t0xf0dd0002\n#define\tF367TER_CHIP_SLEEP\t0xf0dd0001\n\n \n#define\tR367TER_PAD_COMP_WR\t0xf0de\n#define\tF367TER_WR_ASRC\t0xf0de007f\n\n \n#define\tR367TER_PAD_COMP_RD\t0xf0df\n#define\tF367TER_COMPOK\t0xf0df0080\n#define\tF367TER_RD_ASRC\t0xf0df007f\n\n \n#define\tR367TER_SYR_TARGET_FFTADJT_MSB\t0xf100\n#define\tF367TER_SYR_START\t0xf1000080\n#define\tF367TER_SYR_TARGET_FFTADJ_HI\t0xf100000f\n\n \n#define\tR367TER_SYR_TARGET_FFTADJT_LSB\t0xf101\n#define\tF367TER_SYR_TARGET_FFTADJ_LO\t0xf10100ff\n\n \n#define\tR367TER_SYR_TARGET_CHCADJT_MSB\t0xf102\n#define\tF367TER_SYR_TARGET_CHCADJ_HI\t0xf102000f\n\n \n#define\tR367TER_SYR_TARGET_CHCADJT_LSB\t0xf103\n#define\tF367TER_SYR_TARGET_CHCADJ_LO\t0xf10300ff\n\n \n#define\tR367TER_SYR_FLAG\t0xf104\n#define\tF367TER_TRIG_FLG1\t0xf1040080\n#define\tF367TER_TRIG_FLG0\t0xf1040040\n#define\tF367TER_FFT_FLG1\t0xf1040008\n#define\tF367TER_FFT_FLG0\t0xf1040004\n#define\tF367TER_CHC_FLG1\t0xf1040002\n#define\tF367TER_CHC_FLG0\t0xf1040001\n\n \n#define\tR367TER_CRL_TARGET1\t0xf105\n#define\tF367TER_CRL_START\t0xf1050080\n#define\tF367TER_CRL_TARGET_VHI\t0xf105000f\n\n \n#define\tR367TER_CRL_TARGET2\t0xf106\n#define\tF367TER_CRL_TARGET_HI\t0xf10600ff\n\n \n#define\tR367TER_CRL_TARGET3\t0xf107\n#define\tF367TER_CRL_TARGET_LO\t0xf10700ff\n\n \n#define\tR367TER_CRL_TARGET4\t0xf108\n#define\tF367TER_CRL_TARGET_VLO\t0xf10800ff\n\n \n#define\tR367TER_CRL_FLAG\t0xf109\n#define\tF367TER_CRL_FLAG1\t0xf1090002\n#define\tF367TER_CRL_FLAG0\t0xf1090001\n\n \n#define\tR367TER_TRL_TARGET1\t0xf10a\n#define\tF367TER_TRL_TARGET_HI\t0xf10a00ff\n\n \n#define\tR367TER_TRL_TARGET2\t0xf10b\n#define\tF367TER_TRL_TARGET_LO\t0xf10b00ff\n\n \n#define\tR367TER_TRL_CHC\t0xf10c\n#define\tF367TER_TRL_START\t0xf10c0080\n#define\tF367TER_CHC_START\t0xf10c0040\n#define\tF367TER_TRL_FLAG1\t0xf10c0002\n#define\tF367TER_TRL_FLAG0\t0xf10c0001\n\n \n#define\tR367TER_CHC_SNR_TARG\t0xf10d\n#define\tF367TER_CHC_SNR_TARGET\t0xf10d00ff\n\n \n#define\tR367TER_TOP_TRACK\t0xf10e\n#define\tF367TER_TOP_START\t0xf10e0080\n#define\tF367TER_FIRST_FLAG\t0xf10e0070\n#define\tF367TER_TOP_FLAG1\t0xf10e0008\n#define\tF367TER_TOP_FLAG0\t0xf10e0004\n#define\tF367TER_CHC_FLAG1\t0xf10e0002\n#define\tF367TER_CHC_FLAG0\t0xf10e0001\n\n \n#define\tR367TER_TRACKER_FREE1\t0xf10f\n#define\tF367TER_TRACKER_FREE_1\t0xf10f00ff\n\n \n#define\tR367TER_ERROR_CRL1\t0xf110\n#define\tF367TER_ERROR_CRL_VHI\t0xf11000ff\n\n \n#define\tR367TER_ERROR_CRL2\t0xf111\n#define\tF367TER_ERROR_CRL_HI\t0xf11100ff\n\n \n#define\tR367TER_ERROR_CRL3\t0xf112\n#define\tF367TER_ERROR_CRL_LOI\t0xf11200ff\n\n \n#define\tR367TER_ERROR_CRL4\t0xf113\n#define\tF367TER_ERROR_CRL_VLO\t0xf11300ff\n\n \n#define\tR367TER_DEC_NCO1\t0xf114\n#define\tF367TER_DEC_NCO_VHI\t0xf11400ff\n\n \n#define\tR367TER_DEC_NCO2\t0xf115\n#define\tF367TER_DEC_NCO_HI\t0xf11500ff\n\n \n#define\tR367TER_DEC_NCO3\t0xf116\n#define\tF367TER_DEC_NCO_LO\t0xf11600ff\n\n \n#define\tR367TER_SNR\t0xf117\n#define\tF367TER_SNRATIO\t0xf11700ff\n\n \n#define\tR367TER_SYR_FFTADJ1\t0xf118\n#define\tF367TER_SYR_FFTADJ_HI\t0xf11800ff\n\n \n#define\tR367TER_SYR_FFTADJ2\t0xf119\n#define\tF367TER_SYR_FFTADJ_LO\t0xf11900ff\n\n \n#define\tR367TER_SYR_CHCADJ1\t0xf11a\n#define\tF367TER_SYR_CHCADJ_HI\t0xf11a00ff\n\n \n#define\tR367TER_SYR_CHCADJ2\t0xf11b\n#define\tF367TER_SYR_CHCADJ_LO\t0xf11b00ff\n\n \n#define\tR367TER_SYR_OFF\t0xf11c\n#define\tF367TER_SYR_OFFSET\t0xf11c00ff\n\n \n#define\tR367TER_PPM_OFFSET1\t0xf11d\n#define\tF367TER_PPM_OFFSET_HI\t0xf11d00ff\n\n \n#define\tR367TER_PPM_OFFSET2\t0xf11e\n#define\tF367TER_PPM_OFFSET_LO\t0xf11e00ff\n\n \n#define\tR367TER_TRACKER_FREE2\t0xf11f\n#define\tF367TER_TRACKER_FREE_2\t0xf11f00ff\n\n \n#define\tR367TER_DEBG_LT10\t0xf120\n#define\tF367TER_DEBUG_LT10\t0xf12000ff\n\n \n#define\tR367TER_DEBG_LT11\t0xf121\n#define\tF367TER_DEBUG_LT11\t0xf12100ff\n\n \n#define\tR367TER_DEBG_LT12\t0xf122\n#define\tF367TER_DEBUG_LT12\t0xf12200ff\n\n \n#define\tR367TER_DEBG_LT13\t0xf123\n#define\tF367TER_DEBUG_LT13\t0xf12300ff\n\n \n#define\tR367TER_DEBG_LT14\t0xf124\n#define\tF367TER_DEBUG_LT14\t0xf12400ff\n\n \n#define\tR367TER_DEBG_LT15\t0xf125\n#define\tF367TER_DEBUG_LT15\t0xf12500ff\n\n \n#define\tR367TER_DEBG_LT16\t0xf126\n#define\tF367TER_DEBUG_LT16\t0xf12600ff\n\n \n#define\tR367TER_DEBG_LT17\t0xf127\n#define\tF367TER_DEBUG_LT17\t0xf12700ff\n\n \n#define\tR367TER_DEBG_LT18\t0xf128\n#define\tF367TER_DEBUG_LT18\t0xf12800ff\n\n \n#define\tR367TER_DEBG_LT19\t0xf129\n#define\tF367TER_DEBUG_LT19\t0xf12900ff\n\n \n#define\tR367TER_DEBG_LT1A\t0xf12a\n#define\tF367TER_DEBUG_LT1A\t0xf12a00ff\n\n \n#define\tR367TER_DEBG_LT1B\t0xf12b\n#define\tF367TER_DEBUG_LT1B\t0xf12b00ff\n\n \n#define\tR367TER_DEBG_LT1C\t0xf12c\n#define\tF367TER_DEBUG_LT1C\t0xf12c00ff\n\n \n#define\tR367TER_DEBG_LT1D\t0xf12d\n#define\tF367TER_DEBUG_LT1D\t0xf12d00ff\n\n \n#define\tR367TER_DEBG_LT1E\t0xf12e\n#define\tF367TER_DEBUG_LT1E\t0xf12e00ff\n\n \n#define\tR367TER_DEBG_LT1F\t0xf12f\n#define\tF367TER_DEBUG_LT1F\t0xf12f00ff\n\n \n#define\tR367TER_RCCFGH\t0xf200\n#define\tF367TER_TSRCFIFO_DVBCI\t0xf2000080\n#define\tF367TER_TSRCFIFO_SERIAL\t0xf2000040\n#define\tF367TER_TSRCFIFO_DISABLE\t0xf2000020\n#define\tF367TER_TSFIFO_2TORC\t0xf2000010\n#define\tF367TER_TSRCFIFO_HSGNLOUT\t0xf2000008\n#define\tF367TER_TSRCFIFO_ERRMODE\t0xf2000006\n#define\tF367TER_RCCFGH_0\t0xf2000001\n\n \n#define\tR367TER_RCCFGM\t0xf201\n#define\tF367TER_TSRCFIFO_MANSPEED\t0xf20100c0\n#define\tF367TER_TSRCFIFO_PERMDATA\t0xf2010020\n#define\tF367TER_TSRCFIFO_NONEWSGNL\t0xf2010010\n#define\tF367TER_RCBYTE_OVERSAMPLING\t0xf201000e\n#define\tF367TER_TSRCFIFO_INVDATA\t0xf2010001\n\n \n#define\tR367TER_RCCFGL\t0xf202\n#define\tF367TER_TSRCFIFO_BCLKDEL1cK\t0xf20200c0\n#define\tF367TER_RCCFGL_5\t0xf2020020\n#define\tF367TER_TSRCFIFO_DUTY50\t0xf2020010\n#define\tF367TER_TSRCFIFO_NSGNL2dATA\t0xf2020008\n#define\tF367TER_TSRCFIFO_DISSERMUX\t0xf2020004\n#define\tF367TER_RCCFGL_1\t0xf2020002\n#define\tF367TER_TSRCFIFO_STOPCKDIS\t0xf2020001\n\n \n#define\tR367TER_RCINSDELH\t0xf203\n#define\tF367TER_TSRCDEL_SYNCBYTE\t0xf2030080\n#define\tF367TER_TSRCDEL_XXHEADER\t0xf2030040\n#define\tF367TER_TSRCDEL_BBHEADER\t0xf2030020\n#define\tF367TER_TSRCDEL_DATAFIELD\t0xf2030010\n#define\tF367TER_TSRCINSDEL_ISCR\t0xf2030008\n#define\tF367TER_TSRCINSDEL_NPD\t0xf2030004\n#define\tF367TER_TSRCINSDEL_RSPARITY\t0xf2030002\n#define\tF367TER_TSRCINSDEL_CRC8\t0xf2030001\n\n \n#define\tR367TER_RCINSDELM\t0xf204\n#define\tF367TER_TSRCINS_BBPADDING\t0xf2040080\n#define\tF367TER_TSRCINS_BCHFEC\t0xf2040040\n#define\tF367TER_TSRCINS_LDPCFEC\t0xf2040020\n#define\tF367TER_TSRCINS_EMODCOD\t0xf2040010\n#define\tF367TER_TSRCINS_TOKEN\t0xf2040008\n#define\tF367TER_TSRCINS_XXXERR\t0xf2040004\n#define\tF367TER_TSRCINS_MATYPE\t0xf2040002\n#define\tF367TER_TSRCINS_UPL\t0xf2040001\n\n \n#define\tR367TER_RCINSDELL\t0xf205\n#define\tF367TER_TSRCINS_DFL\t0xf2050080\n#define\tF367TER_TSRCINS_SYNCD\t0xf2050040\n#define\tF367TER_TSRCINS_BLOCLEN\t0xf2050020\n#define\tF367TER_TSRCINS_SIGPCOUNT\t0xf2050010\n#define\tF367TER_TSRCINS_FIFO\t0xf2050008\n#define\tF367TER_TSRCINS_REALPACK\t0xf2050004\n#define\tF367TER_TSRCINS_TSCONFIG\t0xf2050002\n#define\tF367TER_TSRCINS_LATENCY\t0xf2050001\n\n \n#define\tR367TER_RCSTATUS\t0xf206\n#define\tF367TER_TSRCFIFO_LINEOK\t0xf2060080\n#define\tF367TER_TSRCFIFO_ERROR\t0xf2060040\n#define\tF367TER_TSRCFIFO_DATA7\t0xf2060020\n#define\tF367TER_RCSTATUS_4\t0xf2060010\n#define\tF367TER_TSRCFIFO_DEMODSEL\t0xf2060008\n#define\tF367TER_TSRC1FIFOSPEED_STORE\t0xf2060004\n#define\tF367TER_RCSTATUS_1\t0xf2060002\n#define\tF367TER_TSRCSERIAL_IMPOSSIBLE\t0xf2060001\n\n \n#define\tR367TER_RCSPEED\t0xf207\n#define\tF367TER_TSRCFIFO_OUTSPEED\t0xf20700ff\n\n \n#define\tR367TER_RCDEBUGM\t0xf208\n#define\tF367TER_SD_UNSYNC\t0xf2080080\n#define\tF367TER_ULFLOCK_DETECTM\t0xf2080040\n#define\tF367TER_SUL_SELECTOS\t0xf2080020\n#define\tF367TER_DILUL_NOSCRBLE\t0xf2080010\n#define\tF367TER_NUL_SCRB\t0xf2080008\n#define\tF367TER_UL_SCRB\t0xf2080004\n#define\tF367TER_SCRAULBAD\t0xf2080002\n#define\tF367TER_SCRAUL_UNSYNC\t0xf2080001\n\n \n#define\tR367TER_RCDEBUGL\t0xf209\n#define\tF367TER_RS_ERR\t0xf2090080\n#define\tF367TER_LLFLOCK_DETECTM\t0xf2090040\n#define\tF367TER_NOT_SUL_SELECTOS\t0xf2090020\n#define\tF367TER_DILLL_NOSCRBLE\t0xf2090010\n#define\tF367TER_NLL_SCRB\t0xf2090008\n#define\tF367TER_LL_SCRB\t0xf2090004\n#define\tF367TER_SCRALLBAD\t0xf2090002\n#define\tF367TER_SCRALL_UNSYNC\t0xf2090001\n\n \n#define\tR367TER_RCOBSCFG\t0xf20a\n#define\tF367TER_TSRCFIFO_OBSCFG\t0xf20a00ff\n\n \n#define\tR367TER_RCOBSM\t0xf20b\n#define\tF367TER_TSRCFIFO_OBSDATA_HI\t0xf20b00ff\n\n \n#define\tR367TER_RCOBSL\t0xf20c\n#define\tF367TER_TSRCFIFO_OBSDATA_LO\t0xf20c00ff\n\n \n#define\tR367TER_RCFECSPY\t0xf210\n#define\tF367TER_SPYRC_ENABLE\t0xf2100080\n#define\tF367TER_RCNO_SYNCBYTE\t0xf2100040\n#define\tF367TER_RCSERIAL_MODE\t0xf2100020\n#define\tF367TER_RCUNUSUAL_PACKET\t0xf2100010\n#define\tF367TER_BERRCMETER_DATAMODE\t0xf210000c\n#define\tF367TER_BERRCMETER_LMODE\t0xf2100002\n#define\tF367TER_BERRCMETER_RESET\t0xf2100001\n\n \n#define\tR367TER_RCFSPYCFG\t0xf211\n#define\tF367TER_FECSPYRC_INPUT\t0xf21100c0\n#define\tF367TER_RCRST_ON_ERROR\t0xf2110020\n#define\tF367TER_RCONE_SHOT\t0xf2110010\n#define\tF367TER_RCI2C_MODE\t0xf211000c\n#define\tF367TER_SPYRC_HSTERESIS\t0xf2110003\n\n \n#define\tR367TER_RCFSPYDATA\t0xf212\n#define\tF367TER_SPYRC_STUFFING\t0xf2120080\n#define\tF367TER_RCNOERR_PKTJITTER\t0xf2120040\n#define\tF367TER_SPYRC_CNULLPKT\t0xf2120020\n#define\tF367TER_SPYRC_OUTDATA_MODE\t0xf212001f\n\n \n#define\tR367TER_RCFSPYOUT\t0xf213\n#define\tF367TER_FSPYRC_DIRECT\t0xf2130080\n#define\tF367TER_RCFSPYOUT_6\t0xf2130040\n#define\tF367TER_SPYRC_OUTDATA_BUS\t0xf2130038\n#define\tF367TER_RCSTUFF_MODE\t0xf2130007\n\n \n#define\tR367TER_RCFSTATUS\t0xf214\n#define\tF367TER_SPYRC_ENDSIM\t0xf2140080\n#define\tF367TER_RCVALID_SIM\t0xf2140040\n#define\tF367TER_RCFOUND_SIGNAL\t0xf2140020\n#define\tF367TER_RCDSS_SYNCBYTE\t0xf2140010\n#define\tF367TER_RCRESULT_STATE\t0xf214000f\n\n \n#define\tR367TER_RCFGOODPACK\t0xf215\n#define\tF367TER_RCGOOD_PACKET\t0xf21500ff\n\n \n#define\tR367TER_RCFPACKCNT\t0xf216\n#define\tF367TER_RCPACKET_COUNTER\t0xf21600ff\n\n \n#define\tR367TER_RCFSPYMISC\t0xf217\n#define\tF367TER_RCLABEL_COUNTER\t0xf21700ff\n\n \n#define\tR367TER_RCFBERCPT4\t0xf218\n#define\tF367TER_FBERRCMETER_CPT_MMMMSB\t0xf21800ff\n\n \n#define\tR367TER_RCFBERCPT3\t0xf219\n#define\tF367TER_FBERRCMETER_CPT_MMMSB\t0xf21900ff\n\n \n#define\tR367TER_RCFBERCPT2\t0xf21a\n#define\tF367TER_FBERRCMETER_CPT_MMSB\t0xf21a00ff\n\n \n#define\tR367TER_RCFBERCPT1\t0xf21b\n#define\tF367TER_FBERRCMETER_CPT_MSB\t0xf21b00ff\n\n \n#define\tR367TER_RCFBERCPT0\t0xf21c\n#define\tF367TER_FBERRCMETER_CPT_LSB\t0xf21c00ff\n\n \n#define\tR367TER_RCFBERERR2\t0xf21d\n#define\tF367TER_FBERRCMETER_ERR_HI\t0xf21d00ff\n\n \n#define\tR367TER_RCFBERERR1\t0xf21e\n#define\tF367TER_FBERRCMETER_ERR\t0xf21e00ff\n\n \n#define\tR367TER_RCFBERERR0\t0xf21f\n#define\tF367TER_FBERRCMETER_ERR_LO\t0xf21f00ff\n\n \n#define\tR367TER_RCFSTATESM\t0xf220\n#define\tF367TER_RCRSTATE_F\t0xf2200080\n#define\tF367TER_RCRSTATE_E\t0xf2200040\n#define\tF367TER_RCRSTATE_D\t0xf2200020\n#define\tF367TER_RCRSTATE_C\t0xf2200010\n#define\tF367TER_RCRSTATE_B\t0xf2200008\n#define\tF367TER_RCRSTATE_A\t0xf2200004\n#define\tF367TER_RCRSTATE_9\t0xf2200002\n#define\tF367TER_RCRSTATE_8\t0xf2200001\n\n \n#define\tR367TER_RCFSTATESL\t0xf221\n#define\tF367TER_RCRSTATE_7\t0xf2210080\n#define\tF367TER_RCRSTATE_6\t0xf2210040\n#define\tF367TER_RCRSTATE_5\t0xf2210020\n#define\tF367TER_RCRSTATE_4\t0xf2210010\n#define\tF367TER_RCRSTATE_3\t0xf2210008\n#define\tF367TER_RCRSTATE_2\t0xf2210004\n#define\tF367TER_RCRSTATE_1\t0xf2210002\n#define\tF367TER_RCRSTATE_0\t0xf2210001\n\n \n#define\tR367TER_RCFSPYBER\t0xf222\n#define\tF367TER_RCFSPYBER_7\t0xf2220080\n#define\tF367TER_SPYRCOBS_XORREAD\t0xf2220040\n#define\tF367TER_FSPYRCBER_OBSMODE\t0xf2220020\n#define\tF367TER_FSPYRCBER_SYNCBYT\t0xf2220010\n#define\tF367TER_FSPYRCBER_UNSYNC\t0xf2220008\n#define\tF367TER_FSPYRCBER_CTIME\t0xf2220007\n\n \n#define\tR367TER_RCFSPYDISTM\t0xf223\n#define\tF367TER_RCPKTTIME_DISTANCE_HI\t0xf22300ff\n\n \n#define\tR367TER_RCFSPYDISTL\t0xf224\n#define\tF367TER_RCPKTTIME_DISTANCE_LO\t0xf22400ff\n\n \n#define\tR367TER_RCFSPYOBS7\t0xf228\n#define\tF367TER_RCSPYOBS_SPYFAIL\t0xf2280080\n#define\tF367TER_RCSPYOBS_SPYFAIL1\t0xf2280040\n#define\tF367TER_RCSPYOBS_ERROR\t0xf2280020\n#define\tF367TER_RCSPYOBS_STROUT\t0xf2280010\n#define\tF367TER_RCSPYOBS_RESULTSTATE1\t0xf228000f\n\n \n#define\tR367TER_RCFSPYOBS6\t0xf229\n#define\tF367TER_RCSPYOBS_RESULTSTATe0\t0xf22900f0\n#define\tF367TER_RCSPYOBS_RESULTSTATEM1\t0xf229000f\n\n \n#define\tR367TER_RCFSPYOBS5\t0xf22a\n#define\tF367TER_RCSPYOBS_BYTEOFPACKET1\t0xf22a00ff\n\n \n#define\tR367TER_RCFSPYOBS4\t0xf22b\n#define\tF367TER_RCSPYOBS_BYTEVALUE1\t0xf22b00ff\n\n \n#define\tR367TER_RCFSPYOBS3\t0xf22c\n#define\tF367TER_RCSPYOBS_DATA1\t0xf22c00ff\n\n \n#define\tR367TER_RCFSPYOBS2\t0xf22d\n#define\tF367TER_RCSPYOBS_DATa0\t0xf22d00ff\n\n \n#define\tR367TER_RCFSPYOBS1\t0xf22e\n#define\tF367TER_RCSPYOBS_DATAM1\t0xf22e00ff\n\n \n#define\tR367TER_RCFSPYOBS0\t0xf22f\n#define\tF367TER_RCSPYOBS_DATAM2\t0xf22f00ff\n\n \n#define\tR367TER_TSGENERAL\t0xf230\n#define\tF367TER_TSGENERAL_7\t0xf2300080\n#define\tF367TER_TSGENERAL_6\t0xf2300040\n#define\tF367TER_TSFIFO_BCLK1aLL\t0xf2300020\n#define\tF367TER_TSGENERAL_4\t0xf2300010\n#define\tF367TER_MUXSTREAM_OUTMODE\t0xf2300008\n#define\tF367TER_TSFIFO_PERMPARAL\t0xf2300006\n#define\tF367TER_RST_REEDSOLO\t0xf2300001\n\n \n#define\tR367TER_RC1SPEED\t0xf231\n#define\tF367TER_TSRCFIFO1_OUTSPEED\t0xf23100ff\n\n \n#define\tR367TER_TSGSTATUS\t0xf232\n#define\tF367TER_TSGSTATUS_7\t0xf2320080\n#define\tF367TER_TSGSTATUS_6\t0xf2320040\n#define\tF367TER_RSMEM_FULL\t0xf2320020\n#define\tF367TER_RS_MULTCALC\t0xf2320010\n#define\tF367TER_RSIN_OVERTIME\t0xf2320008\n#define\tF367TER_TSFIFO3_DEMODSEL\t0xf2320004\n#define\tF367TER_TSFIFO2_DEMODSEL\t0xf2320002\n#define\tF367TER_TSFIFO1_DEMODSEL\t0xf2320001\n\n\n \n#define\tR367TER_FECM\t0xf233\n#define\tF367TER_DSS_DVB\t0xf2330080\n#define\tF367TER_DEMOD_BYPASS\t0xf2330040\n#define\tF367TER_CMP_SLOWMODE\t0xf2330020\n#define\tF367TER_DSS_SRCH\t0xf2330010\n#define\tF367TER_FECM_3\t0xf2330008\n#define\tF367TER_DIFF_MODEVIT\t0xf2330004\n#define\tF367TER_SYNCVIT\t0xf2330002\n#define\tF367TER_I2CSYM\t0xf2330001\n\n \n#define\tR367TER_VTH12\t0xf234\n#define\tF367TER_VTH_12\t0xf23400ff\n\n \n#define\tR367TER_VTH23\t0xf235\n#define\tF367TER_VTH_23\t0xf23500ff\n\n \n#define\tR367TER_VTH34\t0xf236\n#define\tF367TER_VTH_34\t0xf23600ff\n\n \n#define\tR367TER_VTH56\t0xf237\n#define\tF367TER_VTH_56\t0xf23700ff\n\n \n#define\tR367TER_VTH67\t0xf238\n#define\tF367TER_VTH_67\t0xf23800ff\n\n \n#define\tR367TER_VTH78\t0xf239\n#define\tF367TER_VTH_78\t0xf23900ff\n\n \n#define\tR367TER_VITCURPUN\t0xf23a\n#define\tF367TER_VIT_MAPPING\t0xf23a00e0\n#define\tF367TER_VIT_CURPUN\t0xf23a001f\n\n \n#define\tR367TER_VERROR\t0xf23b\n#define\tF367TER_REGERR_VIT\t0xf23b00ff\n\n \n#define\tR367TER_PRVIT\t0xf23c\n#define\tF367TER_PRVIT_7\t0xf23c0080\n#define\tF367TER_DIS_VTHLOCK\t0xf23c0040\n#define\tF367TER_E7_8VIT\t0xf23c0020\n#define\tF367TER_E6_7VIT\t0xf23c0010\n#define\tF367TER_E5_6VIT\t0xf23c0008\n#define\tF367TER_E3_4VIT\t0xf23c0004\n#define\tF367TER_E2_3VIT\t0xf23c0002\n#define\tF367TER_E1_2VIT\t0xf23c0001\n\n \n#define\tR367TER_VAVSRVIT\t0xf23d\n#define\tF367TER_AMVIT\t0xf23d0080\n#define\tF367TER_FROZENVIT\t0xf23d0040\n#define\tF367TER_SNVIT\t0xf23d0030\n#define\tF367TER_TOVVIT\t0xf23d000c\n#define\tF367TER_HYPVIT\t0xf23d0003\n\n \n#define\tR367TER_VSTATUSVIT\t0xf23e\n#define\tF367TER_VITERBI_ON\t0xf23e0080\n#define\tF367TER_END_LOOPVIT\t0xf23e0040\n#define\tF367TER_VITERBI_DEPRF\t0xf23e0020\n#define\tF367TER_PRFVIT\t0xf23e0010\n#define\tF367TER_LOCKEDVIT\t0xf23e0008\n#define\tF367TER_VITERBI_DELOCK\t0xf23e0004\n#define\tF367TER_VIT_DEMODSEL\t0xf23e0002\n#define\tF367TER_VITERBI_COMPOUT\t0xf23e0001\n\n \n#define\tR367TER_VTHINUSE\t0xf23f\n#define\tF367TER_VIT_INUSE\t0xf23f00ff\n\n \n#define\tR367TER_KDIV12\t0xf240\n#define\tF367TER_KDIV12_MANUAL\t0xf2400080\n#define\tF367TER_K_DIVIDER_12\t0xf240007f\n\n \n#define\tR367TER_KDIV23\t0xf241\n#define\tF367TER_KDIV23_MANUAL\t0xf2410080\n#define\tF367TER_K_DIVIDER_23\t0xf241007f\n\n \n#define\tR367TER_KDIV34\t0xf242\n#define\tF367TER_KDIV34_MANUAL\t0xf2420080\n#define\tF367TER_K_DIVIDER_34\t0xf242007f\n\n \n#define\tR367TER_KDIV56\t0xf243\n#define\tF367TER_KDIV56_MANUAL\t0xf2430080\n#define\tF367TER_K_DIVIDER_56\t0xf243007f\n\n \n#define\tR367TER_KDIV67\t0xf244\n#define\tF367TER_KDIV67_MANUAL\t0xf2440080\n#define\tF367TER_K_DIVIDER_67\t0xf244007f\n\n \n#define\tR367TER_KDIV78\t0xf245\n#define\tF367TER_KDIV78_MANUAL\t0xf2450080\n#define\tF367TER_K_DIVIDER_78\t0xf245007f\n\n \n#define\tR367TER_SIGPOWER\t0xf246\n#define\tF367TER_SIGPOWER_MANUAL\t0xf2460080\n#define\tF367TER_SIG_POWER\t0xf246007f\n\n \n#define\tR367TER_DEMAPVIT\t0xf247\n#define\tF367TER_DEMAPVIT_7\t0xf2470080\n#define\tF367TER_K_DIVIDER_VIT\t0xf247007f\n\n \n#define\tR367TER_VITSCALE\t0xf248\n#define\tF367TER_NVTH_NOSRANGE\t0xf2480080\n#define\tF367TER_VERROR_MAXMODE\t0xf2480040\n#define\tF367TER_KDIV_MODE\t0xf2480030\n#define\tF367TER_NSLOWSN_LOCKED\t0xf2480008\n#define\tF367TER_DELOCK_PRFLOSS\t0xf2480004\n#define\tF367TER_DIS_RSFLOCK\t0xf2480002\n#define\tF367TER_VITSCALE_0\t0xf2480001\n\n \n#define\tR367TER_FFEC1PRG\t0xf249\n#define\tF367TER_FDSS_DVB\t0xf2490080\n#define\tF367TER_FDSS_SRCH\t0xf2490040\n#define\tF367TER_FFECPROG_5\t0xf2490020\n#define\tF367TER_FFECPROG_4\t0xf2490010\n#define\tF367TER_FFECPROG_3\t0xf2490008\n#define\tF367TER_FFECPROG_2\t0xf2490004\n#define\tF367TER_FTS1_DISABLE\t0xf2490002\n#define\tF367TER_FTS2_DISABLE\t0xf2490001\n\n \n#define\tR367TER_FVITCURPUN\t0xf24a\n#define\tF367TER_FVIT_MAPPING\t0xf24a00e0\n#define\tF367TER_FVIT_CURPUN\t0xf24a001f\n\n \n#define\tR367TER_FVERROR\t0xf24b\n#define\tF367TER_FREGERR_VIT\t0xf24b00ff\n\n \n#define\tR367TER_FVSTATUSVIT\t0xf24c\n#define\tF367TER_FVITERBI_ON\t0xf24c0080\n#define\tF367TER_F1END_LOOPVIT\t0xf24c0040\n#define\tF367TER_FVITERBI_DEPRF\t0xf24c0020\n#define\tF367TER_FPRFVIT\t0xf24c0010\n#define\tF367TER_FLOCKEDVIT\t0xf24c0008\n#define\tF367TER_FVITERBI_DELOCK\t0xf24c0004\n#define\tF367TER_FVIT_DEMODSEL\t0xf24c0002\n#define\tF367TER_FVITERBI_COMPOUT\t0xf24c0001\n\n \n#define\tR367TER_DEBUG_LT1\t0xf24d\n#define\tF367TER_DBG_LT1\t0xf24d00ff\n\n \n#define\tR367TER_DEBUG_LT2\t0xf24e\n#define\tF367TER_DBG_LT2\t0xf24e00ff\n\n \n#define\tR367TER_DEBUG_LT3\t0xf24f\n#define\tF367TER_DBG_LT3\t0xf24f00ff\n\n \n#define\tR367TER_TSTSFMET\t0xf250\n#define F367TER_TSTSFEC_METRIQUES\t0xf25000ff\n\n \n#define\tR367TER_SELOUT\t0xf252\n#define\tF367TER_EN_SYNC\t0xf2520080\n#define\tF367TER_EN_TBUSDEMAP\t0xf2520040\n#define\tF367TER_SELOUT_5\t0xf2520020\n#define\tF367TER_SELOUT_4\t0xf2520010\n#define\tF367TER_TSTSYNCHRO_MODE\t0xf2520002\n\n \n#define R367TER_TSYNC\t0xf253\n#define F367TER_CURPUN_INCMODE\t0xf2530080\n#define F367TER_CERR_TSTMODE\t0xf2530040\n#define F367TER_SHIFTSOF_MODE\t0xf2530030\n#define F367TER_SLOWPHA_MODE\t0xf2530008\n#define F367TER_PXX_BYPALL\t0xf2530004\n#define F367TER_FROTA45_FIRST\t0xf2530002\n#define F367TER_TST_BCHERROR\t0xf2530001\n\n \n#define R367TER_TSTERR\t0xf254\n#define F367TER_TST_LONGPKT\t0xf2540080\n#define F367TER_TST_ISSYION\t0xf2540040\n#define F367TER_TST_NPDON\t0xf2540020\n#define F367TER_TSTERR_4\t0xf2540010\n#define F367TER_TRACEBACK_MODE\t0xf2540008\n#define F367TER_TST_RSPARITY\t0xf2540004\n#define F367TER_METRIQUE_MODE\t0xf2540003\n\n \n#define R367TER_TSFSYNC\t0xf255\n#define F367TER_EN_SFECSYNC\t0xf2550080\n#define F367TER_EN_SFECDEMAP\t0xf2550040\n#define F367TER_SFCERR_TSTMODE\t0xf2550020\n#define F367TER_SFECPXX_BYPALL\t0xf2550010\n#define F367TER_SFECTSTSYNCHRO_MODE 0xf255000f\n\n \n#define R367TER_TSTSFERR\t0xf256\n#define F367TER_TSTSTERR_7\t0xf2560080\n#define F367TER_TSTSTERR_6\t0xf2560040\n#define F367TER_TSTSTERR_5\t0xf2560020\n#define F367TER_TSTSTERR_4\t0xf2560010\n#define F367TER_SFECTRACEBACK_MODE\t0xf2560008\n#define F367TER_SFEC_NCONVPROG\t0xf2560004\n#define F367TER_SFECMETRIQUE_MODE\t0xf2560003\n\n \n#define R367TER_TSTTSSF1\t0xf258\n#define F367TER_TSTERSSF\t0xf2580080\n#define F367TER_TSTTSSFEN\t0xf2580040\n#define F367TER_SFEC_OUTMODE\t0xf2580030\n#define F367TER_XLSF_NOFTHRESHOLD  0xf2580008\n#define F367TER_TSTTSSF_STACKSEL\t0xf2580007\n\n \n#define R367TER_TSTTSSF2\t0xf259\n#define F367TER_DILSF_DBBHEADER\t0xf2590080\n#define F367TER_TSTTSSF_DISBUG\t0xf2590040\n#define F367TER_TSTTSSF_NOBADSTART\t0xf2590020\n#define F367TER_TSTTSSF_SELECT\t0xf259001f\n\n \n#define R367TER_TSTTSSF3\t0xf25a\n#define F367TER_TSTTSSF3_7\t0xf25a0080\n#define F367TER_TSTTSSF3_6\t0xf25a0040\n#define F367TER_TSTTSSF3_5\t0xf25a0020\n#define F367TER_TSTTSSF3_4\t0xf25a0010\n#define F367TER_TSTTSSF3_3\t0xf25a0008\n#define F367TER_TSTTSSF3_2\t0xf25a0004\n#define F367TER_TSTTSSF3_1\t0xf25a0002\n#define F367TER_DISSF_CLKENABLE\t0xf25a0001\n\n \n#define R367TER_TSTTS1\t0xf25c\n#define F367TER_TSTERS\t0xf25c0080\n#define F367TER_TSFIFO_DSSSYNCB\t0xf25c0040\n#define F367TER_TSTTS_FSPYBEFRS\t0xf25c0020\n#define F367TER_NFORCE_SYNCBYTE\t0xf25c0010\n#define F367TER_XL_NOFTHRESHOLD\t0xf25c0008\n#define F367TER_TSTTS_FRFORCEPKT\t0xf25c0004\n#define F367TER_DESCR_NOTAUTO\t0xf25c0002\n#define F367TER_TSTTSEN\t0xf25c0001\n\n \n#define R367TER_TSTTS2\t0xf25d\n#define F367TER_DIL_DBBHEADER\t0xf25d0080\n#define F367TER_TSTTS_NOBADXXX\t0xf25d0040\n#define F367TER_TSFIFO_DELSPEEDUP\t0xf25d0020\n#define F367TER_TSTTS_SELECT\t0xf25d001f\n\n \n#define R367TER_TSTTS3\t0xf25e\n#define F367TER_TSTTS_NOPKTGAIN\t0xf25e0080\n#define F367TER_TSTTS_NOPKTENE\t0xf25e0040\n#define F367TER_TSTTS_ISOLATION\t0xf25e0020\n#define F367TER_TSTTS_DISBUG\t0xf25e0010\n#define F367TER_TSTTS_NOBADSTART\t0xf25e0008\n#define F367TER_TSTTS_STACKSEL\t0xf25e0007\n\n \n#define R367TER_TSTTS4\t0xf25f\n#define F367TER_TSTTS4_7\t0xf25f0080\n#define F367TER_TSTTS4_6\t0xf25f0040\n#define F367TER_TSTTS4_5\t0xf25f0020\n#define F367TER_TSTTS_DISDSTATE\t0xf25f0010\n#define F367TER_TSTTS_FASTNOSYNC\t0xf25f0008\n#define F367TER_EXT_FECSPYIN\t0xf25f0004\n#define F367TER_TSTTS_NODPZERO\t0xf25f0002\n#define F367TER_TSTTS_NODIV3\t0xf25f0001\n\n \n#define R367TER_TSTTSRC\t0xf26c\n#define F367TER_TSTTSRC_7\t0xf26c0080\n#define F367TER_TSRCFIFO_DSSSYNCB\t0xf26c0040\n#define F367TER_TSRCFIFO_DPUNACTIVE\t0xf26c0020\n#define F367TER_TSRCFIFO_DELSPEEDUP\t0xf26c0010\n#define F367TER_TSTTSRC_NODIV3\t0xf26c0008\n#define F367TER_TSTTSRC_FRFORCEPKT\t0xf26c0004\n#define F367TER_SAT25_SDDORIGINE\t0xf26c0002\n#define F367TER_TSTTSRC_INACTIVE\t0xf26c0001\n\n \n#define R367TER_TSTTSRS\t0xf26d\n#define F367TER_TSTTSRS_7\t0xf26d0080\n#define F367TER_TSTTSRS_6\t0xf26d0040\n#define F367TER_TSTTSRS_5\t0xf26d0020\n#define F367TER_TSTTSRS_4\t0xf26d0010\n#define F367TER_TSTTSRS_3\t0xf26d0008\n#define F367TER_TSTTSRS_2\t0xf26d0004\n#define F367TER_TSTRS_DISRS2\t0xf26d0002\n#define F367TER_TSTRS_DISRS1\t0xf26d0001\n\n \n#define\tR367TER_TSSTATEM\t0xf270\n#define\tF367TER_TSDIL_ON\t0xf2700080\n#define\tF367TER_TSSKIPRS_ON\t0xf2700040\n#define\tF367TER_TSRS_ON\t0xf2700020\n#define\tF367TER_TSDESCRAMB_ON\t0xf2700010\n#define\tF367TER_TSFRAME_MODE\t0xf2700008\n#define\tF367TER_TS_DISABLE\t0xf2700004\n#define\tF367TER_TSACM_MODE\t0xf2700002\n#define\tF367TER_TSOUT_NOSYNC\t0xf2700001\n\n \n#define\tR367TER_TSSTATEL\t0xf271\n#define\tF367TER_TSNOSYNCBYTE\t0xf2710080\n#define\tF367TER_TSPARITY_ON\t0xf2710040\n#define\tF367TER_TSSYNCOUTRS_ON\t0xf2710020\n#define\tF367TER_TSDVBS2_MODE\t0xf2710010\n#define\tF367TER_TSISSYI_ON\t0xf2710008\n#define\tF367TER_TSNPD_ON\t0xf2710004\n#define\tF367TER_TSCRC8_ON\t0xf2710002\n#define\tF367TER_TSDSS_PACKET\t0xf2710001\n\n \n#define\tR367TER_TSCFGH\t0xf272\n#define\tF367TER_TSFIFO_DVBCI\t0xf2720080\n#define\tF367TER_TSFIFO_SERIAL\t0xf2720040\n#define\tF367TER_TSFIFO_TEIUPDATE\t0xf2720020\n#define\tF367TER_TSFIFO_DUTY50\t0xf2720010\n#define\tF367TER_TSFIFO_HSGNLOUT\t0xf2720008\n#define\tF367TER_TSFIFO_ERRMODE\t0xf2720006\n#define\tF367TER_RST_HWARE\t0xf2720001\n\n \n#define\tR367TER_TSCFGM\t0xf273\n#define\tF367TER_TSFIFO_MANSPEED\t0xf27300c0\n#define\tF367TER_TSFIFO_PERMDATA\t0xf2730020\n#define\tF367TER_TSFIFO_NONEWSGNL\t0xf2730010\n#define\tF367TER_TSFIFO_BITSPEED\t0xf2730008\n#define\tF367TER_NPD_SPECDVBS2\t0xf2730004\n#define\tF367TER_TSFIFO_STOPCKDIS\t0xf2730002\n#define\tF367TER_TSFIFO_INVDATA\t0xf2730001\n\n \n#define\tR367TER_TSCFGL\t0xf274\n#define\tF367TER_TSFIFO_BCLKDEL1cK\t0xf27400c0\n#define\tF367TER_BCHERROR_MODE\t0xf2740030\n#define\tF367TER_TSFIFO_NSGNL2dATA\t0xf2740008\n#define\tF367TER_TSFIFO_EMBINDVB\t0xf2740004\n#define\tF367TER_TSFIFO_DPUNACT\t0xf2740002\n#define\tF367TER_TSFIFO_NPDOFF\t0xf2740001\n\n \n#define\tR367TER_TSSYNC\t0xf275\n#define\tF367TER_TSFIFO_PERMUTE\t0xf2750080\n#define\tF367TER_TSFIFO_FISCR3B\t0xf2750060\n#define\tF367TER_TSFIFO_SYNCMODE\t0xf2750018\n#define\tF367TER_TSFIFO_SYNCSEL\t0xf2750007\n\n \n#define\tR367TER_TSINSDELH\t0xf276\n#define\tF367TER_TSDEL_SYNCBYTE\t0xf2760080\n#define\tF367TER_TSDEL_XXHEADER\t0xf2760040\n#define\tF367TER_TSDEL_BBHEADER\t0xf2760020\n#define\tF367TER_TSDEL_DATAFIELD\t0xf2760010\n#define\tF367TER_TSINSDEL_ISCR\t0xf2760008\n#define\tF367TER_TSINSDEL_NPD\t0xf2760004\n#define\tF367TER_TSINSDEL_RSPARITY\t0xf2760002\n#define\tF367TER_TSINSDEL_CRC8\t0xf2760001\n\n \n#define\tR367TER_TSINSDELM\t0xf277\n#define\tF367TER_TSINS_BBPADDING\t0xf2770080\n#define\tF367TER_TSINS_BCHFEC\t0xf2770040\n#define\tF367TER_TSINS_LDPCFEC\t0xf2770020\n#define\tF367TER_TSINS_EMODCOD\t0xf2770010\n#define\tF367TER_TSINS_TOKEN\t0xf2770008\n#define\tF367TER_TSINS_XXXERR\t0xf2770004\n#define\tF367TER_TSINS_MATYPE\t0xf2770002\n#define\tF367TER_TSINS_UPL\t0xf2770001\n\n \n#define\tR367TER_TSINSDELL\t0xf278\n#define\tF367TER_TSINS_DFL\t0xf2780080\n#define\tF367TER_TSINS_SYNCD\t0xf2780040\n#define\tF367TER_TSINS_BLOCLEN\t0xf2780020\n#define\tF367TER_TSINS_SIGPCOUNT\t0xf2780010\n#define\tF367TER_TSINS_FIFO\t0xf2780008\n#define\tF367TER_TSINS_REALPACK\t0xf2780004\n#define\tF367TER_TSINS_TSCONFIG\t0xf2780002\n#define\tF367TER_TSINS_LATENCY\t0xf2780001\n\n \n#define\tR367TER_TSDIVN\t0xf279\n#define\tF367TER_TSFIFO_LOWSPEED\t0xf2790080\n#define\tF367TER_BYTE_OVERSAMPLING\t0xf2790070\n#define\tF367TER_TSMANUAL_PACKETNBR\t0xf279000f\n\n \n#define\tR367TER_TSDIVPM\t0xf27a\n#define\tF367TER_TSMANUAL_P_HI\t0xf27a00ff\n\n \n#define\tR367TER_TSDIVPL\t0xf27b\n#define\tF367TER_TSMANUAL_P_LO\t0xf27b00ff\n\n \n#define\tR367TER_TSDIVQM\t0xf27c\n#define\tF367TER_TSMANUAL_Q_HI\t0xf27c00ff\n\n \n#define\tR367TER_TSDIVQL\t0xf27d\n#define\tF367TER_TSMANUAL_Q_LO\t0xf27d00ff\n\n \n#define\tR367TER_TSDILSTKM\t0xf27e\n#define\tF367TER_TSFIFO_DILSTK_HI\t0xf27e00ff\n\n \n#define\tR367TER_TSDILSTKL\t0xf27f\n#define\tF367TER_TSFIFO_DILSTK_LO\t0xf27f00ff\n\n \n#define\tR367TER_TSSPEED\t0xf280\n#define\tF367TER_TSFIFO_OUTSPEED\t0xf28000ff\n\n \n#define\tR367TER_TSSTATUS\t0xf281\n#define\tF367TER_TSFIFO_LINEOK\t0xf2810080\n#define\tF367TER_TSFIFO_ERROR\t0xf2810040\n#define\tF367TER_TSFIFO_DATA7\t0xf2810020\n#define\tF367TER_TSFIFO_NOSYNC\t0xf2810010\n#define\tF367TER_ISCR_INITIALIZED\t0xf2810008\n#define\tF367TER_ISCR_UPDATED\t0xf2810004\n#define\tF367TER_SOFFIFO_UNREGUL\t0xf2810002\n#define\tF367TER_DIL_READY\t0xf2810001\n\n \n#define\tR367TER_TSSTATUS2\t0xf282\n#define\tF367TER_TSFIFO_DEMODSEL\t0xf2820080\n#define\tF367TER_TSFIFOSPEED_STORE\t0xf2820040\n#define\tF367TER_DILXX_RESET\t0xf2820020\n#define\tF367TER_TSSERIAL_IMPOSSIBLE\t0xf2820010\n#define\tF367TER_TSFIFO_UNDERSPEED\t0xf2820008\n#define\tF367TER_BITSPEED_EVENT\t0xf2820004\n#define\tF367TER_UL_SCRAMBDETECT\t0xf2820002\n#define\tF367TER_ULDTV67_FALSELOCK\t0xf2820001\n\n \n#define\tR367TER_TSBITRATEM\t0xf283\n#define\tF367TER_TSFIFO_BITRATE_HI\t0xf28300ff\n\n \n#define\tR367TER_TSBITRATEL\t0xf284\n#define\tF367TER_TSFIFO_BITRATE_LO\t0xf28400ff\n\n \n#define\tR367TER_TSPACKLENM\t0xf285\n#define\tF367TER_TSFIFO_PACKCPT\t0xf28500e0\n#define\tF367TER_DIL_RPLEN_HI\t0xf285001f\n\n \n#define\tR367TER_TSPACKLENL\t0xf286\n#define\tF367TER_DIL_RPLEN_LO\t0xf28600ff\n\n \n#define\tR367TER_TSBLOCLENM\t0xf287\n#define\tF367TER_TSFIFO_PFLEN_HI\t0xf28700ff\n\n \n#define\tR367TER_TSBLOCLENL\t0xf288\n#define\tF367TER_TSFIFO_PFLEN_LO\t0xf28800ff\n\n \n#define\tR367TER_TSDLYH\t0xf289\n#define\tF367TER_SOFFIFO_TSTIMEVALID\t0xf2890080\n#define\tF367TER_SOFFIFO_SPEEDUP\t0xf2890040\n#define\tF367TER_SOFFIFO_STOP\t0xf2890020\n#define\tF367TER_SOFFIFO_REGULATED\t0xf2890010\n#define\tF367TER_SOFFIFO_REALSBOFF_HI\t0xf289000f\n\n \n#define\tR367TER_TSDLYM\t0xf28a\n#define\tF367TER_SOFFIFO_REALSBOFF_MED\t0xf28a00ff\n\n \n#define\tR367TER_TSDLYL\t0xf28b\n#define\tF367TER_SOFFIFO_REALSBOFF_LO\t0xf28b00ff\n\n \n#define\tR367TER_TSNPDAV\t0xf28c\n#define\tF367TER_TSNPD_AVERAGE\t0xf28c00ff\n\n \n#define\tR367TER_TSBUFSTATH\t0xf28d\n#define\tF367TER_TSISCR_3BYTES\t0xf28d0080\n#define\tF367TER_TSISCR_NEWDATA\t0xf28d0040\n#define\tF367TER_TSISCR_BUFSTAT_HI\t0xf28d003f\n\n \n#define\tR367TER_TSBUFSTATM\t0xf28e\n#define\tF367TER_TSISCR_BUFSTAT_MED\t0xf28e00ff\n\n \n#define\tR367TER_TSBUFSTATL\t0xf28f\n#define\tF367TER_TSISCR_BUFSTAT_LO\t0xf28f00ff\n\n \n#define\tR367TER_TSDEBUGM\t0xf290\n#define\tF367TER_TSFIFO_ILLPACKET\t0xf2900080\n#define\tF367TER_DIL_NOSYNC\t0xf2900040\n#define\tF367TER_DIL_ISCR\t0xf2900020\n#define\tF367TER_DILOUT_BSYNCB\t0xf2900010\n#define\tF367TER_TSFIFO_EMPTYPKT\t0xf2900008\n#define\tF367TER_TSFIFO_EMPTYRD\t0xf2900004\n#define\tF367TER_SOFFIFO_STOPM\t0xf2900002\n#define\tF367TER_SOFFIFO_SPEEDUPM\t0xf2900001\n\n \n#define\tR367TER_TSDEBUGL\t0xf291\n#define\tF367TER_TSFIFO_PACKLENFAIL\t0xf2910080\n#define\tF367TER_TSFIFO_SYNCBFAIL\t0xf2910040\n#define\tF367TER_TSFIFO_VITLIBRE\t0xf2910020\n#define\tF367TER_TSFIFO_BOOSTSPEEDM\t0xf2910010\n#define\tF367TER_TSFIFO_UNDERSPEEDM\t0xf2910008\n#define\tF367TER_TSFIFO_ERROR_EVNT\t0xf2910004\n#define\tF367TER_TSFIFO_FULL\t0xf2910002\n#define\tF367TER_TSFIFO_OVERFLOWM\t0xf2910001\n\n \n#define\tR367TER_TSDLYSETH\t0xf292\n#define\tF367TER_SOFFIFO_OFFSET\t0xf29200e0\n#define\tF367TER_SOFFIFO_SYMBOFFSET_HI\t0xf292001f\n\n \n#define\tR367TER_TSDLYSETM\t0xf293\n#define\tF367TER_SOFFIFO_SYMBOFFSET_MED\t0xf29300ff\n\n \n#define\tR367TER_TSDLYSETL\t0xf294\n#define\tF367TER_SOFFIFO_SYMBOFFSET_LO\t0xf29400ff\n\n \n#define\tR367TER_TSOBSCFG\t0xf295\n#define\tF367TER_TSFIFO_OBSCFG\t0xf29500ff\n\n \n#define\tR367TER_TSOBSM\t0xf296\n#define\tF367TER_TSFIFO_OBSDATA_HI\t0xf29600ff\n\n \n#define\tR367TER_TSOBSL\t0xf297\n#define\tF367TER_TSFIFO_OBSDATA_LO\t0xf29700ff\n\n \n#define\tR367TER_ERRCTRL1\t0xf298\n#define\tF367TER_ERR_SRC1\t0xf29800f0\n#define\tF367TER_ERRCTRL1_3\t0xf2980008\n#define\tF367TER_NUM_EVT1\t0xf2980007\n\n \n#define\tR367TER_ERRCNT1H\t0xf299\n#define\tF367TER_ERRCNT1_OLDVALUE\t0xf2990080\n#define\tF367TER_ERR_CNT1\t0xf299007f\n\n \n#define\tR367TER_ERRCNT1M\t0xf29a\n#define\tF367TER_ERR_CNT1_HI\t0xf29a00ff\n\n \n#define\tR367TER_ERRCNT1L\t0xf29b\n#define\tF367TER_ERR_CNT1_LO\t0xf29b00ff\n\n \n#define\tR367TER_ERRCTRL2\t0xf29c\n#define\tF367TER_ERR_SRC2\t0xf29c00f0\n#define\tF367TER_ERRCTRL2_3\t0xf29c0008\n#define\tF367TER_NUM_EVT2\t0xf29c0007\n\n \n#define\tR367TER_ERRCNT2H\t0xf29d\n#define\tF367TER_ERRCNT2_OLDVALUE\t0xf29d0080\n#define\tF367TER_ERR_CNT2_HI\t0xf29d007f\n\n \n#define\tR367TER_ERRCNT2M\t0xf29e\n#define\tF367TER_ERR_CNT2_MED\t0xf29e00ff\n\n \n#define\tR367TER_ERRCNT2L\t0xf29f\n#define\tF367TER_ERR_CNT2_LO\t0xf29f00ff\n\n \n#define\tR367TER_FECSPY\t0xf2a0\n#define\tF367TER_SPY_ENABLE\t0xf2a00080\n#define\tF367TER_NO_SYNCBYTE\t0xf2a00040\n#define\tF367TER_SERIAL_MODE\t0xf2a00020\n#define\tF367TER_UNUSUAL_PACKET\t0xf2a00010\n#define\tF367TER_BERMETER_DATAMODE\t0xf2a0000c\n#define\tF367TER_BERMETER_LMODE\t0xf2a00002\n#define\tF367TER_BERMETER_RESET\t0xf2a00001\n\n \n#define\tR367TER_FSPYCFG\t0xf2a1\n#define\tF367TER_FECSPY_INPUT\t0xf2a100c0\n#define\tF367TER_RST_ON_ERROR\t0xf2a10020\n#define\tF367TER_ONE_SHOT\t0xf2a10010\n#define\tF367TER_I2C_MOD\t0xf2a1000c\n#define\tF367TER_SPY_HYSTERESIS\t0xf2a10003\n\n \n#define\tR367TER_FSPYDATA\t0xf2a2\n#define\tF367TER_SPY_STUFFING\t0xf2a20080\n#define\tF367TER_NOERROR_PKTJITTER\t0xf2a20040\n#define\tF367TER_SPY_CNULLPKT\t0xf2a20020\n#define\tF367TER_SPY_OUTDATA_MODE\t0xf2a2001f\n\n \n#define\tR367TER_FSPYOUT\t0xf2a3\n#define\tF367TER_FSPY_DIRECT\t0xf2a30080\n#define\tF367TER_FSPYOUT_6\t0xf2a30040\n#define\tF367TER_SPY_OUTDATA_BUS\t0xf2a30038\n#define\tF367TER_STUFF_MODE\t0xf2a30007\n\n \n#define\tR367TER_FSTATUS\t0xf2a4\n#define\tF367TER_SPY_ENDSIM\t0xf2a40080\n#define\tF367TER_VALID_SIM\t0xf2a40040\n#define\tF367TER_FOUND_SIGNAL\t0xf2a40020\n#define\tF367TER_DSS_SYNCBYTE\t0xf2a40010\n#define\tF367TER_RESULT_STATE\t0xf2a4000f\n\n \n#define\tR367TER_FGOODPACK\t0xf2a5\n#define\tF367TER_FGOOD_PACKET\t0xf2a500ff\n\n \n#define\tR367TER_FPACKCNT\t0xf2a6\n#define\tF367TER_FPACKET_COUNTER\t0xf2a600ff\n\n \n#define\tR367TER_FSPYMISC\t0xf2a7\n#define\tF367TER_FLABEL_COUNTER\t0xf2a700ff\n\n \n#define\tR367TER_FBERCPT4\t0xf2a8\n#define\tF367TER_FBERMETER_CPT5\t0xf2a800ff\n\n \n#define\tR367TER_FBERCPT3\t0xf2a9\n#define\tF367TER_FBERMETER_CPT4\t0xf2a900ff\n\n \n#define\tR367TER_FBERCPT2\t0xf2aa\n#define\tF367TER_FBERMETER_CPT3\t0xf2aa00ff\n\n \n#define\tR367TER_FBERCPT1\t0xf2ab\n#define\tF367TER_FBERMETER_CPT2\t0xf2ab00ff\n\n \n#define\tR367TER_FBERCPT0\t0xf2ac\n#define\tF367TER_FBERMETER_CPT1\t0xf2ac00ff\n\n \n#define\tR367TER_FBERERR2\t0xf2ad\n#define\tF367TER_FBERMETER_ERR_HI\t0xf2ad00ff\n\n \n#define\tR367TER_FBERERR1\t0xf2ae\n#define\tF367TER_FBERMETER_ERR_MED\t0xf2ae00ff\n\n \n#define\tR367TER_FBERERR0\t0xf2af\n#define\tF367TER_FBERMETER_ERR_LO\t0xf2af00ff\n\n \n#define\tR367TER_FSTATESM\t0xf2b0\n#define\tF367TER_RSTATE_F\t0xf2b00080\n#define\tF367TER_RSTATE_E\t0xf2b00040\n#define\tF367TER_RSTATE_D\t0xf2b00020\n#define\tF367TER_RSTATE_C\t0xf2b00010\n#define\tF367TER_RSTATE_B\t0xf2b00008\n#define\tF367TER_RSTATE_A\t0xf2b00004\n#define\tF367TER_RSTATE_9\t0xf2b00002\n#define\tF367TER_RSTATE_8\t0xf2b00001\n\n \n#define\tR367TER_FSTATESL\t0xf2b1\n#define\tF367TER_RSTATE_7\t0xf2b10080\n#define\tF367TER_RSTATE_6\t0xf2b10040\n#define\tF367TER_RSTATE_5\t0xf2b10020\n#define\tF367TER_RSTATE_4\t0xf2b10010\n#define\tF367TER_RSTATE_3\t0xf2b10008\n#define\tF367TER_RSTATE_2\t0xf2b10004\n#define\tF367TER_RSTATE_1\t0xf2b10002\n#define\tF367TER_RSTATE_0\t0xf2b10001\n\n \n#define\tR367TER_FSPYBER\t0xf2b2\n#define\tF367TER_FSPYBER_7\t0xf2b20080\n#define\tF367TER_FSPYOBS_XORREAD\t0xf2b20040\n#define\tF367TER_FSPYBER_OBSMODE\t0xf2b20020\n#define\tF367TER_FSPYBER_SYNCBYTE\t0xf2b20010\n#define\tF367TER_FSPYBER_UNSYNC\t0xf2b20008\n#define\tF367TER_FSPYBER_CTIME\t0xf2b20007\n\n \n#define\tR367TER_FSPYDISTM\t0xf2b3\n#define\tF367TER_PKTTIME_DISTANCE_HI\t0xf2b300ff\n\n \n#define\tR367TER_FSPYDISTL\t0xf2b4\n#define\tF367TER_PKTTIME_DISTANCE_LO\t0xf2b400ff\n\n \n#define\tR367TER_FSPYOBS7\t0xf2b8\n#define\tF367TER_FSPYOBS_SPYFAIL\t0xf2b80080\n#define\tF367TER_FSPYOBS_SPYFAIL1\t0xf2b80040\n#define\tF367TER_FSPYOBS_ERROR\t0xf2b80020\n#define\tF367TER_FSPYOBS_STROUT\t0xf2b80010\n#define\tF367TER_FSPYOBS_RESULTSTATE1\t0xf2b8000f\n\n \n#define\tR367TER_FSPYOBS6\t0xf2b9\n#define\tF367TER_FSPYOBS_RESULTSTATe0\t0xf2b900f0\n#define\tF367TER_FSPYOBS_RESULTSTATEM1\t0xf2b9000f\n\n \n#define\tR367TER_FSPYOBS5\t0xf2ba\n#define\tF367TER_FSPYOBS_BYTEOFPACKET1\t0xf2ba00ff\n\n \n#define\tR367TER_FSPYOBS4\t0xf2bb\n#define\tF367TER_FSPYOBS_BYTEVALUE1\t0xf2bb00ff\n\n \n#define\tR367TER_FSPYOBS3\t0xf2bc\n#define\tF367TER_FSPYOBS_DATA1\t0xf2bc00ff\n\n \n#define\tR367TER_FSPYOBS2\t0xf2bd\n#define\tF367TER_FSPYOBS_DATa0\t0xf2bd00ff\n\n \n#define\tR367TER_FSPYOBS1\t0xf2be\n#define\tF367TER_FSPYOBS_DATAM1\t0xf2be00ff\n\n \n#define\tR367TER_FSPYOBS0\t0xf2bf\n#define\tF367TER_FSPYOBS_DATAM2\t0xf2bf00ff\n\n \n#define\tR367TER_SFDEMAP\t0xf2c0\n#define\tF367TER_SFDEMAP_7\t0xf2c00080\n#define\tF367TER_SFEC_K_DIVIDER_VIT\t0xf2c0007f\n\n \n#define\tR367TER_SFERROR\t0xf2c1\n#define\tF367TER_SFEC_REGERR_VIT\t0xf2c100ff\n\n \n#define\tR367TER_SFAVSR\t0xf2c2\n#define\tF367TER_SFEC_SUMERRORS\t0xf2c20080\n#define\tF367TER_SERROR_MAXMODE\t0xf2c20040\n#define\tF367TER_SN_SFEC\t0xf2c20030\n#define\tF367TER_KDIV_MODE_SFEC\t0xf2c2000c\n#define\tF367TER_SFAVSR_1\t0xf2c20002\n#define\tF367TER_SFAVSR_0\t0xf2c20001\n\n \n#define\tR367TER_SFECSTATUS\t0xf2c3\n#define\tF367TER_SFEC_ON\t0xf2c30080\n#define\tF367TER_SFSTATUS_6\t0xf2c30040\n#define\tF367TER_SFSTATUS_5\t0xf2c30020\n#define\tF367TER_SFSTATUS_4\t0xf2c30010\n#define\tF367TER_LOCKEDSFEC\t0xf2c30008\n#define\tF367TER_SFEC_DELOCK\t0xf2c30004\n#define\tF367TER_SFEC_DEMODSEL1\t0xf2c30002\n#define\tF367TER_SFEC_OVFON\t0xf2c30001\n\n \n#define\tR367TER_SFKDIV12\t0xf2c4\n#define\tF367TER_SFECKDIV12_MAN\t0xf2c40080\n#define\tF367TER_SFEC_K_DIVIDER_12\t0xf2c4007f\n\n \n#define\tR367TER_SFKDIV23\t0xf2c5\n#define\tF367TER_SFECKDIV23_MAN\t0xf2c50080\n#define\tF367TER_SFEC_K_DIVIDER_23\t0xf2c5007f\n\n \n#define\tR367TER_SFKDIV34\t0xf2c6\n#define\tF367TER_SFECKDIV34_MAN\t0xf2c60080\n#define\tF367TER_SFEC_K_DIVIDER_34\t0xf2c6007f\n\n \n#define\tR367TER_SFKDIV56\t0xf2c7\n#define\tF367TER_SFECKDIV56_MAN\t0xf2c70080\n#define\tF367TER_SFEC_K_DIVIDER_56\t0xf2c7007f\n\n \n#define\tR367TER_SFKDIV67\t0xf2c8\n#define\tF367TER_SFECKDIV67_MAN\t0xf2c80080\n#define\tF367TER_SFEC_K_DIVIDER_67\t0xf2c8007f\n\n \n#define\tR367TER_SFKDIV78\t0xf2c9\n#define\tF367TER_SFECKDIV78_MAN\t0xf2c90080\n#define\tF367TER_SFEC_K_DIVIDER_78\t0xf2c9007f\n\n \n#define\tR367TER_SFDILSTKM\t0xf2ca\n#define\tF367TER_SFEC_PACKCPT\t0xf2ca00e0\n#define\tF367TER_SFEC_DILSTK_HI\t0xf2ca001f\n\n \n#define\tR367TER_SFDILSTKL\t0xf2cb\n#define\tF367TER_SFEC_DILSTK_LO\t0xf2cb00ff\n\n \n#define\tR367TER_SFSTATUS\t0xf2cc\n#define\tF367TER_SFEC_LINEOK\t0xf2cc0080\n#define\tF367TER_SFEC_ERROR\t0xf2cc0040\n#define\tF367TER_SFEC_DATA7\t0xf2cc0020\n#define\tF367TER_SFEC_OVERFLOW\t0xf2cc0010\n#define\tF367TER_SFEC_DEMODSEL2\t0xf2cc0008\n#define\tF367TER_SFEC_NOSYNC\t0xf2cc0004\n#define\tF367TER_SFEC_UNREGULA\t0xf2cc0002\n#define\tF367TER_SFEC_READY\t0xf2cc0001\n\n \n#define\tR367TER_SFDLYH\t0xf2cd\n#define\tF367TER_SFEC_TSTIMEVALID\t0xf2cd0080\n#define\tF367TER_SFEC_SPEEDUP\t0xf2cd0040\n#define\tF367TER_SFEC_STOP\t0xf2cd0020\n#define\tF367TER_SFEC_REGULATED\t0xf2cd0010\n#define\tF367TER_SFEC_REALSYMBOFFSET\t0xf2cd000f\n\n \n#define\tR367TER_SFDLYM\t0xf2ce\n#define\tF367TER_SFEC_REALSYMBOFFSET_HI\t0xf2ce00ff\n\n \n#define\tR367TER_SFDLYL\t0xf2cf\n#define\tF367TER_SFEC_REALSYMBOFFSET_LO\t0xf2cf00ff\n\n \n#define\tR367TER_SFDLYSETH\t0xf2d0\n#define\tF367TER_SFEC_OFFSET\t0xf2d000e0\n#define\tF367TER_SFECDLYSETH_4\t0xf2d00010\n#define\tF367TER_RST_SFEC\t0xf2d00008\n#define\tF367TER_SFECDLYSETH_2\t0xf2d00004\n#define\tF367TER_SFEC_DISABLE\t0xf2d00002\n#define\tF367TER_SFEC_UNREGUL\t0xf2d00001\n\n \n#define\tR367TER_SFDLYSETM\t0xf2d1\n#define\tF367TER_SFECDLYSETM_7\t0xf2d10080\n#define\tF367TER_SFEC_SYMBOFFSET_HI\t0xf2d1007f\n\n \n#define\tR367TER_SFDLYSETL\t0xf2d2\n#define\tF367TER_SFEC_SYMBOFFSET_LO\t0xf2d200ff\n\n \n#define\tR367TER_SFOBSCFG\t0xf2d3\n#define\tF367TER_SFEC_OBSCFG\t0xf2d300ff\n\n \n#define\tR367TER_SFOBSM\t0xf2d4\n#define\tF367TER_SFEC_OBSDATA_HI\t0xf2d400ff\n\n \n#define\tR367TER_SFOBSL\t0xf2d5\n#define\tF367TER_SFEC_OBSDATA_LO\t0xf2d500ff\n\n \n#define\tR367TER_SFECINFO\t0xf2d6\n#define\tF367TER_SFECINFO_7\t0xf2d60080\n#define\tF367TER_SFEC_SYNCDLSB\t0xf2d60070\n#define\tF367TER_SFCE_S1cPHASE\t0xf2d6000f\n\n \n#define\tR367TER_SFERRCTRL\t0xf2d8\n#define\tF367TER_SFEC_ERR_SOURCE\t0xf2d800f0\n#define\tF367TER_SFERRCTRL_3\t0xf2d80008\n#define\tF367TER_SFEC_NUM_EVENT\t0xf2d80007\n\n \n#define\tR367TER_SFERRCNTH\t0xf2d9\n#define\tF367TER_SFERRC_OLDVALUE\t0xf2d90080\n#define\tF367TER_SFEC_ERR_CNT\t0xf2d9007f\n\n \n#define\tR367TER_SFERRCNTM\t0xf2da\n#define\tF367TER_SFEC_ERR_CNT_HI\t0xf2da00ff\n\n \n#define\tR367TER_SFERRCNTL\t0xf2db\n#define\tF367TER_SFEC_ERR_CNT_LO\t0xf2db00ff\n\n \n#define\tR367TER_SYMBRATEM\t0xf2e0\n#define\tF367TER_DEFGEN_SYMBRATE_HI\t0xf2e000ff\n\n \n#define\tR367TER_SYMBRATEL\t0xf2e1\n#define\tF367TER_DEFGEN_SYMBRATE_LO\t0xf2e100ff\n\n \n#define\tR367TER_SYMBSTATUS\t0xf2e2\n#define\tF367TER_SYMBDLINE2_OFF\t0xf2e20080\n#define\tF367TER_SDDL_REINIT1\t0xf2e20040\n#define\tF367TER_SDD_REINIT1\t0xf2e20020\n#define\tF367TER_TOKENID_ERROR\t0xf2e20010\n#define\tF367TER_SYMBRATE_OVERFLOW\t0xf2e20008\n#define\tF367TER_SYMBRATE_UNDERFLOW\t0xf2e20004\n#define\tF367TER_TOKENID_RSTEVENT\t0xf2e20002\n#define\tF367TER_TOKENID_RESET1\t0xf2e20001\n\n \n#define\tR367TER_SYMBCFG\t0xf2e3\n#define\tF367TER_SYMBCFG_7\t0xf2e30080\n#define\tF367TER_SYMBCFG_6\t0xf2e30040\n#define\tF367TER_SYMBCFG_5\t0xf2e30020\n#define\tF367TER_SYMBCFG_4\t0xf2e30010\n#define\tF367TER_SYMRATE_FSPEED\t0xf2e3000c\n#define\tF367TER_SYMRATE_SSPEED\t0xf2e30003\n\n \n#define\tR367TER_SYMBFIFOM\t0xf2e4\n#define\tF367TER_SYMBFIFOM_7\t0xf2e40080\n#define\tF367TER_SYMBFIFOM_6\t0xf2e40040\n#define\tF367TER_DEFGEN_SYMFIFO_HI\t0xf2e4003f\n\n \n#define\tR367TER_SYMBFIFOL\t0xf2e5\n#define\tF367TER_DEFGEN_SYMFIFO_LO\t0xf2e500ff\n\n \n#define\tR367TER_SYMBOFFSM\t0xf2e6\n#define\tF367TER_TOKENID_RESET2\t0xf2e60080\n#define\tF367TER_SDDL_REINIT2\t0xf2e60040\n#define\tF367TER_SDD_REINIT2\t0xf2e60020\n#define\tF367TER_SYMBOFFSM_4\t0xf2e60010\n#define\tF367TER_SYMBOFFSM_3\t0xf2e60008\n#define\tF367TER_DEFGEN_SYMBOFFSET_HI\t0xf2e60007\n\n \n#define\tR367TER_SYMBOFFSL\t0xf2e7\n#define\tF367TER_DEFGEN_SYMBOFFSET_LO\t0xf2e700ff\n\n \n#define\tR367TER_DEBUG_LT4\t0xf400\n#define\tF367TER_F_DEBUG_LT4\t0xf40000ff\n\n \n#define\tR367TER_DEBUG_LT5\t0xf401\n#define\tF367TER_F_DEBUG_LT5\t0xf40100ff\n\n \n#define\tR367TER_DEBUG_LT6\t0xf402\n#define\tF367TER_F_DEBUG_LT6\t0xf40200ff\n\n \n#define\tR367TER_DEBUG_LT7\t0xf403\n#define\tF367TER_F_DEBUG_LT7\t0xf40300ff\n\n \n#define\tR367TER_DEBUG_LT8\t0xf404\n#define\tF367TER_F_DEBUG_LT8\t0xf40400ff\n\n \n#define\tR367TER_DEBUG_LT9\t0xf405\n#define\tF367TER_F_DEBUG_LT9\t0xf40500ff\n\n \n#define\tR367CAB_ID\t0xf000\n#define\tF367CAB_IDENTIFICATIONREGISTER\t0xf00000ff\n\n \n#define\tR367CAB_I2CRPT\t0xf001\n#define\tF367CAB_I2CT_ON\t0xf0010080\n#define\tF367CAB_ENARPT_LEVEL\t0xf0010070\n#define\tF367CAB_SCLT_DELAY\t0xf0010008\n#define\tF367CAB_SCLT_NOD\t0xf0010004\n#define\tF367CAB_STOP_ENABLE\t0xf0010002\n#define\tF367CAB_SDAT_NOD\t0xf0010001\n\n \n#define\tR367CAB_TOPCTRL\t0xf002\n#define\tF367CAB_STDBY\t0xf0020080\n#define\tF367CAB_STDBY_CORE\t0xf0020020\n#define\tF367CAB_QAM_COFDM\t0xf0020010\n#define\tF367CAB_TS_DIS\t0xf0020008\n#define\tF367CAB_DIR_CLK_216\t0xf0020004\n\n \n#define\tR367CAB_IOCFG0\t0xf003\n#define\tF367CAB_OP0_SD\t0xf0030080\n#define\tF367CAB_OP0_VAL\t0xf0030040\n#define\tF367CAB_OP0_OD\t0xf0030020\n#define\tF367CAB_OP0_INV\t0xf0030010\n#define\tF367CAB_OP0_DACVALUE_HI\t0xf003000f\n\n \n#define\tR367CAB_DAC0R\t0xf004\n#define\tF367CAB_OP0_DACVALUE_LO\t0xf00400ff\n\n \n#define\tR367CAB_IOCFG1\t0xf005\n#define\tF367CAB_IP0\t0xf0050040\n#define\tF367CAB_OP1_OD\t0xf0050020\n#define\tF367CAB_OP1_INV\t0xf0050010\n#define\tF367CAB_OP1_DACVALUE_HI\t0xf005000f\n\n \n#define\tR367CAB_DAC1R\t0xf006\n#define\tF367CAB_OP1_DACVALUE_LO\t0xf00600ff\n\n \n#define\tR367CAB_IOCFG2\t0xf007\n#define\tF367CAB_OP2_LOCK_CONF\t0xf00700e0\n#define\tF367CAB_OP2_OD\t0xf0070010\n#define\tF367CAB_OP2_VAL\t0xf0070008\n#define\tF367CAB_OP1_LOCK_CONF\t0xf0070007\n\n \n#define\tR367CAB_SDFR\t0xf008\n#define\tF367CAB_OP0_FREQ\t0xf00800f0\n#define\tF367CAB_OP1_FREQ\t0xf008000f\n\n \n#define\tR367CAB_AUX_CLK\t0xf00a\n#define\tF367CAB_AUXFEC_CTL\t0xf00a00c0\n#define\tF367CAB_DIS_CKX4\t0xf00a0020\n#define\tF367CAB_CKSEL\t0xf00a0018\n#define\tF367CAB_CKDIV_PROG\t0xf00a0006\n#define\tF367CAB_AUXCLK_ENA\t0xf00a0001\n\n \n#define\tR367CAB_FREESYS1\t0xf00b\n#define\tF367CAB_FREESYS_1\t0xf00b00ff\n\n \n#define\tR367CAB_FREESYS2\t0xf00c\n#define\tF367CAB_FREESYS_2\t0xf00c00ff\n\n \n#define\tR367CAB_FREESYS3\t0xf00d\n#define\tF367CAB_FREESYS_3\t0xf00d00ff\n\n \n#define\tR367CAB_GPIO_CFG\t0xf00e\n#define\tF367CAB_GPIO7_OD\t0xf00e0080\n#define\tF367CAB_GPIO7_CFG\t0xf00e0040\n#define\tF367CAB_GPIO6_OD\t0xf00e0020\n#define\tF367CAB_GPIO6_CFG\t0xf00e0010\n#define\tF367CAB_GPIO5_OD\t0xf00e0008\n#define\tF367CAB_GPIO5_CFG\t0xf00e0004\n#define\tF367CAB_GPIO4_OD\t0xf00e0002\n#define\tF367CAB_GPIO4_CFG\t0xf00e0001\n\n \n#define\tR367CAB_GPIO_CMD\t0xf00f\n#define\tF367CAB_GPIO7_VAL\t0xf00f0008\n#define\tF367CAB_GPIO6_VAL\t0xf00f0004\n#define\tF367CAB_GPIO5_VAL\t0xf00f0002\n#define\tF367CAB_GPIO4_VAL\t0xf00f0001\n\n \n#define\tR367CAB_TSTRES\t0xf0c0\n#define\tF367CAB_FRES_DISPLAY\t0xf0c00080\n#define\tF367CAB_FRES_FIFO_AD\t0xf0c00020\n#define\tF367CAB_FRESRS\t0xf0c00010\n#define\tF367CAB_FRESACS\t0xf0c00008\n#define\tF367CAB_FRESFEC\t0xf0c00004\n#define\tF367CAB_FRES_PRIF\t0xf0c00002\n#define\tF367CAB_FRESCORE\t0xf0c00001\n\n \n#define\tR367CAB_ANACTRL\t0xf0c1\n#define\tF367CAB_BYPASS_XTAL\t0xf0c10040\n#define\tF367CAB_BYPASS_PLLXN\t0xf0c1000c\n#define\tF367CAB_DIS_PAD_OSC\t0xf0c10002\n#define\tF367CAB_STDBY_PLLXN\t0xf0c10001\n\n \n#define\tR367CAB_TSTBUS\t0xf0c2\n#define\tF367CAB_TS_BYTE_CLK_INV\t0xf0c20080\n#define\tF367CAB_CFG_IP\t0xf0c20070\n#define\tF367CAB_CFG_TST\t0xf0c2000f\n\n \n#define\tR367CAB_RF_AGC1\t0xf0d4\n#define\tF367CAB_RF_AGC1_LEVEL_HI\t0xf0d400ff\n\n \n#define\tR367CAB_RF_AGC2\t0xf0d5\n#define\tF367CAB_REF_ADGP\t0xf0d50080\n#define\tF367CAB_STDBY_ADCGP\t0xf0d50020\n#define\tF367CAB_RF_AGC1_LEVEL_LO\t0xf0d50003\n\n \n#define\tR367CAB_ANADIGCTRL\t0xf0d7\n#define\tF367CAB_SEL_CLKDEM\t0xf0d70020\n#define\tF367CAB_EN_BUFFER_Q\t0xf0d70010\n#define\tF367CAB_EN_BUFFER_I\t0xf0d70008\n#define\tF367CAB_ADC_RIS_EGDE\t0xf0d70004\n#define\tF367CAB_SGN_ADC\t0xf0d70002\n#define\tF367CAB_SEL_AD12_SYNC\t0xf0d70001\n\n \n#define\tR367CAB_PLLMDIV\t0xf0d8\n#define\tF367CAB_PLL_MDIV\t0xf0d800ff\n\n \n#define\tR367CAB_PLLNDIV\t0xf0d9\n#define\tF367CAB_PLL_NDIV\t0xf0d900ff\n\n \n#define\tR367CAB_PLLSETUP\t0xf0da\n#define\tF367CAB_PLL_PDIV\t0xf0da0070\n#define\tF367CAB_PLL_KDIV\t0xf0da000f\n\n \n#define\tR367CAB_DUAL_AD12\t0xf0db\n#define\tF367CAB_FS20M\t0xf0db0020\n#define\tF367CAB_FS50M\t0xf0db0010\n#define\tF367CAB_INMODe0\t0xf0db0008\n#define\tF367CAB_POFFQ\t0xf0db0004\n#define\tF367CAB_POFFI\t0xf0db0002\n#define\tF367CAB_INMODE1\t0xf0db0001\n\n \n#define\tR367CAB_TSTBIST\t0xf0dc\n#define\tF367CAB_TST_BYP_CLK\t0xf0dc0080\n#define\tF367CAB_TST_GCLKENA_STD\t0xf0dc0040\n#define\tF367CAB_TST_GCLKENA\t0xf0dc0020\n#define\tF367CAB_TST_MEMBIST\t0xf0dc001f\n\n \n#define\tR367CAB_CTRL_1\t0xf402\n#define\tF367CAB_SOFT_RST\t0xf4020080\n#define\tF367CAB_EQU_RST\t0xf4020008\n#define\tF367CAB_CRL_RST\t0xf4020004\n#define\tF367CAB_TRL_RST\t0xf4020002\n#define\tF367CAB_AGC_RST\t0xf4020001\n\n \n#define\tR367CAB_CTRL_2\t0xf403\n#define\tF367CAB_DEINT_RST\t0xf4030008\n#define\tF367CAB_RS_RST\t0xf4030004\n\n \n#define\tR367CAB_IT_STATUS1\t0xf408\n#define\tF367CAB_SWEEP_OUT\t0xf4080080\n#define\tF367CAB_FSM_CRL\t0xf4080040\n#define\tF367CAB_CRL_LOCK\t0xf4080020\n#define\tF367CAB_MFSM\t0xf4080010\n#define\tF367CAB_TRL_LOCK\t0xf4080008\n#define\tF367CAB_TRL_AGC_LIMIT\t0xf4080004\n#define\tF367CAB_ADJ_AGC_LOCK\t0xf4080002\n#define\tF367CAB_AGC_QAM_LOCK\t0xf4080001\n\n \n#define\tR367CAB_IT_STATUS2\t0xf409\n#define\tF367CAB_TSMF_CNT\t0xf4090080\n#define\tF367CAB_TSMF_EOF\t0xf4090040\n#define\tF367CAB_TSMF_RDY\t0xf4090020\n#define\tF367CAB_FEC_NOCORR\t0xf4090010\n#define\tF367CAB_SYNCSTATE\t0xf4090008\n#define\tF367CAB_DEINT_LOCK\t0xf4090004\n#define\tF367CAB_FADDING_FRZ\t0xf4090002\n#define\tF367CAB_TAPMON_ALARM\t0xf4090001\n\n \n#define\tR367CAB_IT_EN1\t0xf40a\n#define\tF367CAB_SWEEP_OUTE\t0xf40a0080\n#define\tF367CAB_FSM_CRLE\t0xf40a0040\n#define\tF367CAB_CRL_LOCKE\t0xf40a0020\n#define\tF367CAB_MFSME\t0xf40a0010\n#define\tF367CAB_TRL_LOCKE\t0xf40a0008\n#define\tF367CAB_TRL_AGC_LIMITE\t0xf40a0004\n#define\tF367CAB_ADJ_AGC_LOCKE\t0xf40a0002\n#define\tF367CAB_AGC_LOCKE\t0xf40a0001\n\n \n#define\tR367CAB_IT_EN2\t0xf40b\n#define\tF367CAB_TSMF_CNTE\t0xf40b0080\n#define\tF367CAB_TSMF_EOFE\t0xf40b0040\n#define\tF367CAB_TSMF_RDYE\t0xf40b0020\n#define\tF367CAB_FEC_NOCORRE\t0xf40b0010\n#define\tF367CAB_SYNCSTATEE\t0xf40b0008\n#define\tF367CAB_DEINT_LOCKE\t0xf40b0004\n#define\tF367CAB_FADDING_FRZE\t0xf40b0002\n#define\tF367CAB_TAPMON_ALARME\t0xf40b0001\n\n \n#define\tR367CAB_CTRL_STATUS\t0xf40c\n#define\tF367CAB_QAMFEC_LOCK\t0xf40c0004\n#define\tF367CAB_TSMF_LOCK\t0xf40c0002\n#define\tF367CAB_TSMF_ERROR\t0xf40c0001\n\n \n#define\tR367CAB_TEST_CTL\t0xf40f\n#define\tF367CAB_TST_BLK_SEL\t0xf40f0060\n#define\tF367CAB_TST_BUS_SEL\t0xf40f001f\n\n \n#define\tR367CAB_AGC_CTL\t0xf410\n#define\tF367CAB_AGC_LCK_TH\t0xf41000f0\n#define\tF367CAB_AGC_ACCUMRSTSEL\t0xf4100007\n\n \n#define\tR367CAB_AGC_IF_CFG\t0xf411\n#define\tF367CAB_AGC_IF_BWSEL\t0xf41100f0\n#define\tF367CAB_AGC_IF_FREEZE\t0xf4110002\n\n \n#define\tR367CAB_AGC_RF_CFG\t0xf412\n#define\tF367CAB_AGC_RF_BWSEL\t0xf4120070\n#define\tF367CAB_AGC_RF_FREEZE\t0xf4120002\n\n \n#define\tR367CAB_AGC_PWM_CFG\t0xf413\n#define\tF367CAB_AGC_RF_PWM_TST\t0xf4130080\n#define\tF367CAB_AGC_RF_PWM_INV\t0xf4130040\n#define\tF367CAB_AGC_IF_PWM_TST\t0xf4130008\n#define\tF367CAB_AGC_IF_PWM_INV\t0xf4130004\n#define\tF367CAB_AGC_PWM_CLKDIV\t0xf4130003\n\n \n#define\tR367CAB_AGC_PWR_REF_L\t0xf414\n#define\tF367CAB_AGC_PWRREF_LO\t0xf41400ff\n\n \n#define\tR367CAB_AGC_PWR_REF_H\t0xf415\n#define\tF367CAB_AGC_PWRREF_HI\t0xf4150003\n\n \n#define\tR367CAB_AGC_RF_TH_L\t0xf416\n#define\tF367CAB_AGC_RF_TH_LO\t0xf41600ff\n\n \n#define\tR367CAB_AGC_RF_TH_H\t0xf417\n#define\tF367CAB_AGC_RF_TH_HI\t0xf417000f\n\n \n#define\tR367CAB_AGC_IF_LTH_L\t0xf418\n#define\tF367CAB_AGC_IF_THLO_LO\t0xf41800ff\n\n \n#define\tR367CAB_AGC_IF_LTH_H\t0xf419\n#define\tF367CAB_AGC_IF_THLO_HI\t0xf419000f\n\n \n#define\tR367CAB_AGC_IF_HTH_L\t0xf41a\n#define\tF367CAB_AGC_IF_THHI_LO\t0xf41a00ff\n\n \n#define\tR367CAB_AGC_IF_HTH_H\t0xf41b\n#define\tF367CAB_AGC_IF_THHI_HI\t0xf41b000f\n\n \n#define\tR367CAB_AGC_PWR_RD_L\t0xf41c\n#define\tF367CAB_AGC_PWR_WORD_LO\t0xf41c00ff\n\n \n#define\tR367CAB_AGC_PWR_RD_M\t0xf41d\n#define\tF367CAB_AGC_PWR_WORD_ME\t0xf41d00ff\n\n \n#define\tR367CAB_AGC_PWR_RD_H\t0xf41e\n#define\tF367CAB_AGC_PWR_WORD_HI\t0xf41e0003\n\n \n#define\tR367CAB_AGC_PWM_IFCMD_L\t0xf420\n#define\tF367CAB_AGC_IF_PWMCMD_LO\t0xf42000ff\n\n \n#define\tR367CAB_AGC_PWM_IFCMD_H\t0xf421\n#define\tF367CAB_AGC_IF_PWMCMD_HI\t0xf421000f\n\n \n#define\tR367CAB_AGC_PWM_RFCMD_L\t0xf422\n#define\tF367CAB_AGC_RF_PWMCMD_LO\t0xf42200ff\n\n \n#define\tR367CAB_AGC_PWM_RFCMD_H\t0xf423\n#define\tF367CAB_AGC_RF_PWMCMD_HI\t0xf423000f\n\n \n#define\tR367CAB_IQDEM_CFG\t0xf424\n#define\tF367CAB_IQDEM_CLK_SEL\t0xf4240004\n#define\tF367CAB_IQDEM_INVIQ\t0xf4240002\n#define\tF367CAB_IQDEM_A2dTYPE\t0xf4240001\n\n \n#define\tR367CAB_MIX_NCO_LL\t0xf425\n#define\tF367CAB_MIX_NCO_INC_LL\t0xf42500ff\n\n \n#define\tR367CAB_MIX_NCO_HL\t0xf426\n#define\tF367CAB_MIX_NCO_INC_HL\t0xf42600ff\n\n \n#define\tR367CAB_MIX_NCO_HH\t0xf427\n#define\tF367CAB_MIX_NCO_INVCNST\t0xf4270080\n#define\tF367CAB_MIX_NCO_INC_HH\t0xf427007f\n\n \n#define\tR367CAB_SRC_NCO_LL\t0xf428\n#define\tF367CAB_SRC_NCO_INC_LL\t0xf42800ff\n\n \n#define\tR367CAB_SRC_NCO_LH\t0xf429\n#define\tF367CAB_SRC_NCO_INC_LH\t0xf42900ff\n\n \n#define\tR367CAB_SRC_NCO_HL\t0xf42a\n#define\tF367CAB_SRC_NCO_INC_HL\t0xf42a00ff\n\n \n#define\tR367CAB_SRC_NCO_HH\t0xf42b\n#define\tF367CAB_SRC_NCO_INC_HH\t0xf42b007f\n\n \n#define\tR367CAB_IQDEM_GAIN_SRC_L\t0xf42c\n#define\tF367CAB_GAIN_SRC_LO\t0xf42c00ff\n\n \n#define\tR367CAB_IQDEM_GAIN_SRC_H\t0xf42d\n#define\tF367CAB_GAIN_SRC_HI\t0xf42d0003\n\n \n#define\tR367CAB_IQDEM_DCRM_CFG_LL\t0xf430\n#define\tF367CAB_DCRM0_DCIN_L\t0xf43000ff\n\n \n#define\tR367CAB_IQDEM_DCRM_CFG_LH\t0xf431\n#define\tF367CAB_DCRM1_I_DCIN_L\t0xf43100fc\n#define\tF367CAB_DCRM0_DCIN_H\t0xf4310003\n\n \n#define\tR367CAB_IQDEM_DCRM_CFG_HL\t0xf432\n#define\tF367CAB_DCRM1_Q_DCIN_L\t0xf43200f0\n#define\tF367CAB_DCRM1_I_DCIN_H\t0xf432000f\n\n \n#define\tR367CAB_IQDEM_DCRM_CFG_HH\t0xf433\n#define\tF367CAB_DCRM1_FRZ\t0xf4330080\n#define\tF367CAB_DCRM0_FRZ\t0xf4330040\n#define\tF367CAB_DCRM1_Q_DCIN_H\t0xf433003f\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF0\t0xf434\n#define\tF367CAB_ADJIIR_COEFF10_L\t0xf43400ff\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF1\t0xf435\n#define\tF367CAB_ADJIIR_COEFF11_L\t0xf43500fc\n#define\tF367CAB_ADJIIR_COEFF10_H\t0xf4350003\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF2\t0xf436\n#define\tF367CAB_ADJIIR_COEFF12_L\t0xf43600f0\n#define\tF367CAB_ADJIIR_COEFF11_H\t0xf436000f\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF3\t0xf437\n#define\tF367CAB_ADJIIR_COEFF20_L\t0xf43700c0\n#define\tF367CAB_ADJIIR_COEFF12_H\t0xf437003f\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF4\t0xf438\n#define\tF367CAB_ADJIIR_COEFF20_H\t0xf43800ff\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF5\t0xf439\n#define\tF367CAB_ADJIIR_COEFF21_L\t0xf43900ff\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF6\t0xf43a\n#define\tF367CAB_ADJIIR_COEFF22_L\t0xf43a00fc\n#define\tF367CAB_ADJIIR_COEFF21_H\t0xf43a0003\n\n \n#define\tR367CAB_IQDEM_ADJ_COEFF7\t0xf43b\n#define\tF367CAB_ADJIIR_COEFF22_H\t0xf43b000f\n\n \n#define\tR367CAB_IQDEM_ADJ_EN\t0xf43c\n#define\tF367CAB_ALLPASSFILT_EN\t0xf43c0008\n#define\tF367CAB_ADJ_AGC_EN\t0xf43c0004\n#define\tF367CAB_ADJ_COEFF_FRZ\t0xf43c0002\n#define\tF367CAB_ADJ_EN\t0xf43c0001\n\n \n#define\tR367CAB_IQDEM_ADJ_AGC_REF\t0xf43d\n#define\tF367CAB_ADJ_AGC_REF\t0xf43d00ff\n\n \n#define\tR367CAB_ALLPASSFILT1\t0xf440\n#define\tF367CAB_ALLPASSFILT_COEFF1_LO\t0xf44000ff\n\n \n#define\tR367CAB_ALLPASSFILT2\t0xf441\n#define\tF367CAB_ALLPASSFILT_COEFF1_ME\t0xf44100ff\n\n \n#define\tR367CAB_ALLPASSFILT3\t0xf442\n#define\tF367CAB_ALLPASSFILT_COEFF2_LO\t0xf44200c0\n#define\tF367CAB_ALLPASSFILT_COEFF1_HI\t0xf442003f\n\n \n#define\tR367CAB_ALLPASSFILT4\t0xf443\n#define\tF367CAB_ALLPASSFILT_COEFF2_MEL\t0xf44300ff\n\n \n#define\tR367CAB_ALLPASSFILT5\t0xf444\n#define\tF367CAB_ALLPASSFILT_COEFF2_MEH\t0xf44400ff\n\n \n#define\tR367CAB_ALLPASSFILT6\t0xf445\n#define\tF367CAB_ALLPASSFILT_COEFF3_LO\t0xf44500f0\n#define\tF367CAB_ALLPASSFILT_COEFF2_HI\t0xf445000f\n\n \n#define\tR367CAB_ALLPASSFILT7\t0xf446\n#define\tF367CAB_ALLPASSFILT_COEFF3_MEL\t0xf44600ff\n\n \n#define\tR367CAB_ALLPASSFILT8\t0xf447\n#define\tF367CAB_ALLPASSFILT_COEFF3_MEH\t0xf44700ff\n\n \n#define\tR367CAB_ALLPASSFILT9\t0xf448\n#define\tF367CAB_ALLPASSFILT_COEFF4_LO\t0xf44800fc\n#define\tF367CAB_ALLPASSFILT_COEFF3_HI\t0xf4480003\n\n \n#define\tR367CAB_ALLPASSFILT10\t0xf449\n#define\tF367CAB_ALLPASSFILT_COEFF4_ME\t0xf44900ff\n\n \n#define\tR367CAB_ALLPASSFILT11\t0xf44a\n#define\tF367CAB_ALLPASSFILT_COEFF4_HI\t0xf44a00ff\n\n \n#define\tR367CAB_TRL_AGC_CFG\t0xf450\n#define\tF367CAB_TRL_AGC_FREEZE\t0xf4500080\n#define\tF367CAB_TRL_AGC_REF\t0xf450007f\n\n \n#define\tR367CAB_TRL_LPF_CFG\t0xf454\n#define\tF367CAB_NYQPOINT_INV\t0xf4540040\n#define\tF367CAB_TRL_SHIFT\t0xf4540030\n#define\tF367CAB_NYQ_COEFF_SEL\t0xf454000c\n#define\tF367CAB_TRL_LPF_FREEZE\t0xf4540002\n#define\tF367CAB_TRL_LPF_CRT\t0xf4540001\n\n \n#define\tR367CAB_TRL_LPF_ACQ_GAIN\t0xf455\n#define\tF367CAB_TRL_GDIR_ACQ\t0xf4550070\n#define\tF367CAB_TRL_GINT_ACQ\t0xf4550007\n\n \n#define\tR367CAB_TRL_LPF_TRK_GAIN\t0xf456\n#define\tF367CAB_TRL_GDIR_TRK\t0xf4560070\n#define\tF367CAB_TRL_GINT_TRK\t0xf4560007\n\n \n#define\tR367CAB_TRL_LPF_OUT_GAIN\t0xf457\n#define\tF367CAB_TRL_GAIN_OUT\t0xf4570007\n\n \n#define\tR367CAB_TRL_LOCKDET_LTH\t0xf458\n#define\tF367CAB_TRL_LCK_THLO\t0xf4580007\n\n \n#define\tR367CAB_TRL_LOCKDET_HTH\t0xf459\n#define\tF367CAB_TRL_LCK_THHI\t0xf45900ff\n\n \n#define\tR367CAB_TRL_LOCKDET_TRGVAL\t0xf45a\n#define\tF367CAB_TRL_LCK_TRG\t0xf45a00ff\n\n \n#define\tR367CAB_IQ_QAM\t0xf45c\n#define\tF367CAB_IQ_INPUT\t0xf45c0008\n#define\tF367CAB_DETECT_MODE\t0xf45c0007\n\n \n#define\tR367CAB_FSM_STATE\t0xf460\n#define\tF367CAB_CRL_DFE\t0xf4600080\n#define\tF367CAB_DFE_START\t0xf4600040\n#define\tF367CAB_CTRLG_START\t0xf4600030\n#define\tF367CAB_FSM_FORCESTATE\t0xf460000f\n\n \n#define\tR367CAB_FSM_CTL\t0xf461\n#define\tF367CAB_FEC2_EN\t0xf4610040\n#define\tF367CAB_SIT_EN\t0xf4610020\n#define\tF367CAB_TRL_AHEAD\t0xf4610010\n#define\tF367CAB_TRL2_EN\t0xf4610008\n#define\tF367CAB_FSM_EQA1_EN\t0xf4610004\n#define\tF367CAB_FSM_BKP_DIS\t0xf4610002\n#define\tF367CAB_FSM_FORCE_EN\t0xf4610001\n\n \n#define\tR367CAB_FSM_STS\t0xf462\n#define\tF367CAB_FSM_STATUS\t0xf462000f\n\n \n#define\tR367CAB_FSM_SNR0_HTH\t0xf463\n#define\tF367CAB_SNR0_HTH\t0xf46300ff\n\n \n#define\tR367CAB_FSM_SNR1_HTH\t0xf464\n#define\tF367CAB_SNR1_HTH\t0xf46400ff\n\n \n#define\tR367CAB_FSM_SNR2_HTH\t0xf465\n#define\tF367CAB_SNR2_HTH\t0xf46500ff\n\n \n#define\tR367CAB_FSM_SNR0_LTH\t0xf466\n#define\tF367CAB_SNR0_LTH\t0xf46600ff\n\n \n#define\tR367CAB_FSM_SNR1_LTH\t0xf467\n#define\tF367CAB_SNR1_LTH\t0xf46700ff\n\n \n#define\tR367CAB_FSM_EQA1_HTH\t0xf468\n#define\tF367CAB_SNR3_HTH_LO\t0xf46800f0\n#define\tF367CAB_EQA1_HTH\t0xf468000f\n\n \n#define\tR367CAB_FSM_TEMPO\t0xf469\n#define\tF367CAB_SIT\t0xf46900c0\n#define\tF367CAB_WST\t0xf4690038\n#define\tF367CAB_ELT\t0xf4690006\n#define\tF367CAB_SNR3_HTH_HI\t0xf4690001\n\n \n#define\tR367CAB_FSM_CONFIG\t0xf46a\n#define\tF367CAB_FEC2_DFEOFF\t0xf46a0004\n#define\tF367CAB_PRIT_STATE\t0xf46a0002\n#define\tF367CAB_MODMAP_STATE\t0xf46a0001\n\n \n#define\tR367CAB_EQU_I_TESTTAP_L\t0xf474\n#define\tF367CAB_I_TEST_TAP_L\t0xf47400ff\n\n \n#define\tR367CAB_EQU_I_TESTTAP_M\t0xf475\n#define\tF367CAB_I_TEST_TAP_M\t0xf47500ff\n\n \n#define\tR367CAB_EQU_I_TESTTAP_H\t0xf476\n#define\tF367CAB_I_TEST_TAP_H\t0xf476001f\n\n \n#define\tR367CAB_EQU_TESTAP_CFG\t0xf477\n#define\tF367CAB_TEST_FFE_DFE_SEL\t0xf4770040\n#define\tF367CAB_TEST_TAP_SELECT\t0xf477003f\n\n \n#define\tR367CAB_EQU_Q_TESTTAP_L\t0xf478\n#define\tF367CAB_Q_TEST_TAP_L\t0xf47800ff\n\n \n#define\tR367CAB_EQU_Q_TESTTAP_M\t0xf479\n#define\tF367CAB_Q_TEST_TAP_M\t0xf47900ff\n\n \n#define\tR367CAB_EQU_Q_TESTTAP_H\t0xf47a\n#define\tF367CAB_Q_TEST_TAP_H\t0xf47a001f\n\n \n#define\tR367CAB_EQU_TAP_CTRL\t0xf47b\n#define\tF367CAB_MTAP_FRZ\t0xf47b0010\n#define\tF367CAB_PRE_FREEZE\t0xf47b0008\n#define\tF367CAB_DFE_TAPMON_EN\t0xf47b0004\n#define\tF367CAB_FFE_TAPMON_EN\t0xf47b0002\n#define\tF367CAB_MTAP_ONLY\t0xf47b0001\n\n \n#define\tR367CAB_EQU_CTR_CRL_CONTROL_L\t0xf47c\n#define\tF367CAB_EQU_CTR_CRL_CONTROL_LO\t0xf47c00ff\n\n \n#define\tR367CAB_EQU_CTR_CRL_CONTROL_H\t0xf47d\n#define\tF367CAB_EQU_CTR_CRL_CONTROL_HI\t0xf47d00ff\n\n \n#define\tR367CAB_EQU_CTR_HIPOW_L\t0xf47e\n#define\tF367CAB_CTR_HIPOW_L\t0xf47e00ff\n\n \n#define\tR367CAB_EQU_CTR_HIPOW_H\t0xf47f\n#define\tF367CAB_CTR_HIPOW_H\t0xf47f00ff\n\n \n#define\tR367CAB_EQU_I_EQU_LO\t0xf480\n#define\tF367CAB_EQU_I_EQU_L\t0xf48000ff\n\n \n#define\tR367CAB_EQU_I_EQU_HI\t0xf481\n#define\tF367CAB_EQU_I_EQU_H\t0xf4810003\n\n \n#define\tR367CAB_EQU_Q_EQU_LO\t0xf482\n#define\tF367CAB_EQU_Q_EQU_L\t0xf48200ff\n\n \n#define\tR367CAB_EQU_Q_EQU_HI\t0xf483\n#define\tF367CAB_EQU_Q_EQU_H\t0xf4830003\n\n \n#define\tR367CAB_EQU_MAPPER\t0xf484\n#define\tF367CAB_QUAD_AUTO\t0xf4840080\n#define\tF367CAB_QUAD_INV\t0xf4840040\n#define\tF367CAB_QAM_MODE\t0xf4840007\n\n \n#define\tR367CAB_EQU_SWEEP_RATE\t0xf485\n#define\tF367CAB_SNR_PER\t0xf48500c0\n#define\tF367CAB_SWEEP_RATE\t0xf485003f\n\n \n#define\tR367CAB_EQU_SNR_LO\t0xf486\n#define\tF367CAB_SNR_LO\t0xf48600ff\n\n \n#define\tR367CAB_EQU_SNR_HI\t0xf487\n#define\tF367CAB_SNR_HI\t0xf48700ff\n\n \n#define\tR367CAB_EQU_GAMMA_LO\t0xf488\n#define\tF367CAB_GAMMA_LO\t0xf48800ff\n\n \n#define\tR367CAB_EQU_GAMMA_HI\t0xf489\n#define\tF367CAB_GAMMA_ME\t0xf48900ff\n\n \n#define\tR367CAB_EQU_ERR_GAIN\t0xf48a\n#define\tF367CAB_EQA1MU\t0xf48a0070\n#define\tF367CAB_CRL2MU\t0xf48a000e\n#define\tF367CAB_GAMMA_HI\t0xf48a0001\n\n \n#define\tR367CAB_EQU_RADIUS\t0xf48b\n#define\tF367CAB_RADIUS\t0xf48b00ff\n\n \n#define\tR367CAB_EQU_FFE_MAINTAP\t0xf48c\n#define\tF367CAB_FFE_MAINTAP_INIT\t0xf48c00ff\n\n \n#define\tR367CAB_EQU_FFE_LEAKAGE\t0xf48e\n#define\tF367CAB_LEAK_PER\t0xf48e00f0\n#define\tF367CAB_EQU_OUTSEL\t0xf48e0002\n#define\tF367CAB_PNT2dFE\t0xf48e0001\n\n \n#define\tR367CAB_EQU_FFE_MAINTAP_POS\t0xf48f\n#define\tF367CAB_FFE_LEAK_EN\t0xf48f0080\n#define\tF367CAB_DFE_LEAK_EN\t0xf48f0040\n#define\tF367CAB_FFE_MAINTAP_POS\t0xf48f003f\n\n \n#define\tR367CAB_EQU_GAIN_WIDE\t0xf490\n#define\tF367CAB_DFE_GAIN_WIDE\t0xf49000f0\n#define\tF367CAB_FFE_GAIN_WIDE\t0xf490000f\n\n \n#define\tR367CAB_EQU_GAIN_NARROW\t0xf491\n#define\tF367CAB_DFE_GAIN_NARROW\t0xf49100f0\n#define\tF367CAB_FFE_GAIN_NARROW\t0xf491000f\n\n \n#define\tR367CAB_EQU_CTR_LPF_GAIN\t0xf492\n#define\tF367CAB_CTR_GTO\t0xf4920080\n#define\tF367CAB_CTR_GDIR\t0xf4920070\n#define\tF367CAB_SWEEP_EN\t0xf4920008\n#define\tF367CAB_CTR_GINT\t0xf4920007\n\n \n#define\tR367CAB_EQU_CRL_LPF_GAIN\t0xf493\n#define\tF367CAB_CRL_GTO\t0xf4930080\n#define\tF367CAB_CRL_GDIR\t0xf4930070\n#define\tF367CAB_SWEEP_DIR\t0xf4930008\n#define\tF367CAB_CRL_GINT\t0xf4930007\n\n \n#define\tR367CAB_EQU_GLOBAL_GAIN\t0xf494\n#define\tF367CAB_CRL_GAIN\t0xf49400f8\n#define\tF367CAB_CTR_INC_GAIN\t0xf4940004\n#define\tF367CAB_CTR_FRAC\t0xf4940003\n\n \n#define\tR367CAB_EQU_CRL_LD_SEN\t0xf495\n#define\tF367CAB_CTR_BADPOINT_EN\t0xf4950080\n#define\tF367CAB_CTR_GAIN\t0xf4950070\n#define\tF367CAB_LIMANEN\t0xf4950008\n#define\tF367CAB_CRL_LD_SEN\t0xf4950007\n\n \n#define\tR367CAB_EQU_CRL_LD_VAL\t0xf496\n#define\tF367CAB_CRL_BISTH_LIMIT\t0xf4960080\n#define\tF367CAB_CARE_EN\t0xf4960040\n#define\tF367CAB_CRL_LD_PER\t0xf4960030\n#define\tF367CAB_CRL_LD_WST\t0xf496000c\n#define\tF367CAB_CRL_LD_TFS\t0xf4960003\n\n \n#define\tR367CAB_EQU_CRL_TFR\t0xf497\n#define\tF367CAB_CRL_LD_TFR\t0xf49700ff\n\n \n#define\tR367CAB_EQU_CRL_BISTH_LO\t0xf498\n#define\tF367CAB_CRL_BISTH_LO\t0xf49800ff\n\n \n#define\tR367CAB_EQU_CRL_BISTH_HI\t0xf499\n#define\tF367CAB_CRL_BISTH_HI\t0xf49900ff\n\n \n#define\tR367CAB_EQU_SWEEP_RANGE_LO\t0xf49a\n#define\tF367CAB_SWEEP_RANGE_LO\t0xf49a00ff\n\n \n#define\tR367CAB_EQU_SWEEP_RANGE_HI\t0xf49b\n#define\tF367CAB_SWEEP_RANGE_HI\t0xf49b00ff\n\n \n#define\tR367CAB_EQU_CRL_LIMITER\t0xf49c\n#define\tF367CAB_BISECTOR_EN\t0xf49c0080\n#define\tF367CAB_PHEST128_EN\t0xf49c0040\n#define\tF367CAB_CRL_LIM\t0xf49c003f\n\n \n#define\tR367CAB_EQU_MODULUS_MAP\t0xf49d\n#define\tF367CAB_PNT_DEPTH\t0xf49d00e0\n#define\tF367CAB_MODULUS_CMP\t0xf49d001f\n\n \n#define\tR367CAB_EQU_PNT_GAIN\t0xf49e\n#define\tF367CAB_PNT_EN\t0xf49e0080\n#define\tF367CAB_MODULUSMAP_EN\t0xf49e0040\n#define\tF367CAB_PNT_GAIN\t0xf49e003f\n\n \n#define\tR367CAB_FEC_AC_CTR_0\t0xf4a8\n#define\tF367CAB_BE_BYPASS\t0xf4a80020\n#define\tF367CAB_REFRESH47\t0xf4a80010\n#define\tF367CAB_CT_NBST\t0xf4a80008\n#define\tF367CAB_TEI_ENA\t0xf4a80004\n#define\tF367CAB_DS_ENA\t0xf4a80002\n#define\tF367CAB_TSMF_EN\t0xf4a80001\n\n \n#define\tR367CAB_FEC_AC_CTR_1\t0xf4a9\n#define\tF367CAB_DEINT_DEPTH\t0xf4a900ff\n\n \n#define\tR367CAB_FEC_AC_CTR_2\t0xf4aa\n#define\tF367CAB_DEINT_M\t0xf4aa00f8\n#define\tF367CAB_DIS_UNLOCK\t0xf4aa0004\n#define\tF367CAB_DESCR_MODE\t0xf4aa0003\n\n \n#define\tR367CAB_FEC_AC_CTR_3\t0xf4ab\n#define\tF367CAB_DI_UNLOCK\t0xf4ab0080\n#define\tF367CAB_DI_FREEZE\t0xf4ab0040\n#define\tF367CAB_MISMATCH\t0xf4ab0030\n#define\tF367CAB_ACQ_MODE\t0xf4ab000c\n#define\tF367CAB_TRK_MODE\t0xf4ab0003\n\n \n#define\tR367CAB_FEC_STATUS\t0xf4ac\n#define\tF367CAB_DEINT_SMCNTR\t0xf4ac00e0\n#define\tF367CAB_DEINT_SYNCSTATE\t0xf4ac0018\n#define\tF367CAB_DEINT_SYNLOST\t0xf4ac0004\n#define\tF367CAB_DESCR_SYNCSTATE\t0xf4ac0002\n\n \n#define\tR367CAB_RS_COUNTER_0\t0xf4ae\n#define\tF367CAB_BK_CT_L\t0xf4ae00ff\n\n \n#define\tR367CAB_RS_COUNTER_1\t0xf4af\n#define\tF367CAB_BK_CT_H\t0xf4af00ff\n\n \n#define\tR367CAB_RS_COUNTER_2\t0xf4b0\n#define\tF367CAB_CORR_CT_L\t0xf4b000ff\n\n \n#define\tR367CAB_RS_COUNTER_3\t0xf4b1\n#define\tF367CAB_CORR_CT_H\t0xf4b100ff\n\n \n#define\tR367CAB_RS_COUNTER_4\t0xf4b2\n#define\tF367CAB_UNCORR_CT_L\t0xf4b200ff\n\n \n#define\tR367CAB_RS_COUNTER_5\t0xf4b3\n#define\tF367CAB_UNCORR_CT_H\t0xf4b300ff\n\n \n#define\tR367CAB_BERT_0\t0xf4b4\n#define\tF367CAB_RS_NOCORR\t0xf4b40004\n#define\tF367CAB_CT_HOLD\t0xf4b40002\n#define\tF367CAB_CT_CLEAR\t0xf4b40001\n\n \n#define\tR367CAB_BERT_1\t0xf4b5\n#define\tF367CAB_BERT_ON\t0xf4b50020\n#define\tF367CAB_BERT_ERR_SRC\t0xf4b50010\n#define\tF367CAB_BERT_ERR_MODE\t0xf4b50008\n#define\tF367CAB_BERT_NBYTE\t0xf4b50007\n\n \n#define\tR367CAB_BERT_2\t0xf4b6\n#define\tF367CAB_BERT_ERRCOUNT_L\t0xf4b600ff\n\n \n#define\tR367CAB_BERT_3\t0xf4b7\n#define\tF367CAB_BERT_ERRCOUNT_H\t0xf4b700ff\n\n \n#define\tR367CAB_OUTFORMAT_0\t0xf4b8\n#define\tF367CAB_CLK_POLARITY\t0xf4b80080\n#define\tF367CAB_FEC_TYPE\t0xf4b80040\n#define\tF367CAB_SYNC_STRIP\t0xf4b80008\n#define\tF367CAB_TS_SWAP\t0xf4b80004\n#define\tF367CAB_OUTFORMAT\t0xf4b80003\n\n \n#define\tR367CAB_OUTFORMAT_1\t0xf4b9\n#define\tF367CAB_CI_DIVRANGE\t0xf4b900ff\n\n \n#define\tR367CAB_SMOOTHER_2\t0xf4be\n#define\tF367CAB_FIFO_BYPASS\t0xf4be0020\n\n \n#define\tR367CAB_TSMF_CTRL_0\t0xf4c0\n#define\tF367CAB_TS_NUMBER\t0xf4c0001e\n#define\tF367CAB_SEL_MODE\t0xf4c00001\n\n \n#define\tR367CAB_TSMF_CTRL_1\t0xf4c1\n#define\tF367CAB_CHECK_ERROR_BIT\t0xf4c10080\n#define\tF367CAB_CHCK_F_SYNC\t0xf4c10040\n#define\tF367CAB_H_MODE\t0xf4c10008\n#define\tF367CAB_D_V_MODE\t0xf4c10004\n#define\tF367CAB_MODE\t0xf4c10003\n\n \n#define\tR367CAB_TSMF_CTRL_3\t0xf4c3\n#define\tF367CAB_SYNC_IN_COUNT\t0xf4c300f0\n#define\tF367CAB_SYNC_OUT_COUNT\t0xf4c3000f\n\n \n#define\tR367CAB_TS_ON_ID_0\t0xf4c4\n#define\tF367CAB_TS_ID_L\t0xf4c400ff\n\n \n#define\tR367CAB_TS_ON_ID_1\t0xf4c5\n#define\tF367CAB_TS_ID_H\t0xf4c500ff\n\n \n#define\tR367CAB_TS_ON_ID_2\t0xf4c6\n#define\tF367CAB_ON_ID_L\t0xf4c600ff\n\n \n#define\tR367CAB_TS_ON_ID_3\t0xf4c7\n#define\tF367CAB_ON_ID_H\t0xf4c700ff\n\n \n#define\tR367CAB_RE_STATUS_0\t0xf4c8\n#define\tF367CAB_RECEIVE_STATUS_L\t0xf4c800ff\n\n \n#define\tR367CAB_RE_STATUS_1\t0xf4c9\n#define\tF367CAB_RECEIVE_STATUS_LH\t0xf4c900ff\n\n \n#define\tR367CAB_RE_STATUS_2\t0xf4ca\n#define\tF367CAB_RECEIVE_STATUS_HL\t0xf4ca00ff\n\n \n#define\tR367CAB_RE_STATUS_3\t0xf4cb\n#define\tF367CAB_RECEIVE_STATUS_HH\t0xf4cb003f\n\n \n#define\tR367CAB_TS_STATUS_0\t0xf4cc\n#define\tF367CAB_TS_STATUS_L\t0xf4cc00ff\n\n \n#define\tR367CAB_TS_STATUS_1\t0xf4cd\n#define\tF367CAB_TS_STATUS_H\t0xf4cd007f\n\n \n#define\tR367CAB_TS_STATUS_2\t0xf4ce\n#define\tF367CAB_ERROR\t0xf4ce0080\n#define\tF367CAB_EMERGENCY\t0xf4ce0040\n#define\tF367CAB_CRE_TS\t0xf4ce0030\n#define\tF367CAB_VER\t0xf4ce000e\n#define\tF367CAB_M_LOCK\t0xf4ce0001\n\n \n#define\tR367CAB_TS_STATUS_3\t0xf4cf\n#define\tF367CAB_UPDATE_READY\t0xf4cf0080\n#define\tF367CAB_END_FRAME_HEADER\t0xf4cf0040\n#define\tF367CAB_CONTCNT\t0xf4cf0020\n#define\tF367CAB_TS_IDENTIFIER_SEL\t0xf4cf000f\n\n \n#define\tR367CAB_T_O_ID_0\t0xf4d0\n#define\tF367CAB_ON_ID_I_L\t0xf4d000ff\n\n \n#define\tR367CAB_T_O_ID_1\t0xf4d1\n#define\tF367CAB_ON_ID_I_H\t0xf4d100ff\n\n \n#define\tR367CAB_T_O_ID_2\t0xf4d2\n#define\tF367CAB_TS_ID_I_L\t0xf4d200ff\n\n \n#define\tR367CAB_T_O_ID_3\t0xf4d3\n#define\tF367CAB_TS_ID_I_H\t0xf4d300ff\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}