13:21:37 DEBUG : Logs will be stored at 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/IDE.log'.
13:21:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\temp_xsdb_launch_script.tcl
13:21:40 INFO  : Registering command handlers for Vitis TCF services
13:21:42 INFO  : Platform repository initialization has completed.
13:21:45 INFO  : XSCT server has started successfully.
13:21:47 INFO  : Successfully done setting XSCT server connection channel  
13:21:47 INFO  : plnx-install-location is set to ''
13:21:47 INFO  : Successfully done query RDI_DATADIR 
13:21:47 INFO  : Successfully done setting workspace for the tool. 
13:23:18 INFO  : Result from executing command 'getProjects': zybo_z7_20_pfm1
13:23:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:24:41 INFO  : Result from executing command 'getProjects': zybo_z7_20_pfm1
13:24:41 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm;zybo_z7_20_pfm1|F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/zybo_z7_20_pfm1.xpfm
13:27:46 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj5_cpp'...
13:28:55 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj5_cpp'...
13:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
13:30:20 INFO  : Device configured successfully with "F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/bitstream/hw_proj1_wrapper.bit"
13:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
13:30:39 INFO  : 'fpga -state' command is executed.
13:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
13:30:39 INFO  : 'jtag frequency' command is executed.
13:30:39 INFO  : Context for 'APU' is selected.
13:30:39 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
13:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:39 INFO  : Context for 'APU' is selected.
13:30:39 INFO  : 'stop' command is executed.
13:30:39 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl' is done.
13:30:40 INFO  : 'ps7_init' command is executed.
13:30:40 INFO  : 'ps7_post_config' command is executed.
13:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:40 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:40 INFO  : 'con' command is executed.
13:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:40 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj5_cpp_system\_ide\scripts\systemdebugger_sw_proj5_cpp_system_standalone.tcl'
13:52:54 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj6_cpp'...
13:53:41 INFO  : Disconnected from the channel tcfchan#3.
13:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
13:53:44 INFO  : 'fpga -state' command is executed.
13:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
13:53:44 INFO  : 'jtag frequency' command is executed.
13:53:44 INFO  : Context for 'APU' is selected.
13:53:44 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
13:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:44 INFO  : Context for 'APU' is selected.
13:53:44 INFO  : 'stop' command is executed.
13:53:44 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/_ide/psinit/ps7_init.tcl' is done.
13:53:45 INFO  : 'ps7_init' command is executed.
13:53:45 INFO  : 'ps7_post_config' command is executed.
13:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:45 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/Debug/sw_proj6_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/Debug/sw_proj6_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:45 INFO  : 'con' command is executed.
13:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:45 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj6_cpp_system\_ide\scripts\systemdebugger_sw_proj6_cpp_system_standalone.tcl'
13:58:11 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj8_cpp'...
13:59:14 INFO  : Disconnected from the channel tcfchan#5.
13:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
13:59:15 INFO  : 'fpga -state' command is executed.
13:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
13:59:17 INFO  : 'jtag frequency' command is executed.
13:59:17 INFO  : Context for 'APU' is selected.
13:59:17 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
13:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:17 INFO  : Context for 'APU' is selected.
13:59:17 INFO  : 'stop' command is executed.
13:59:17 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl' is done.
13:59:18 INFO  : 'ps7_init' command is executed.
13:59:18 INFO  : 'ps7_post_config' command is executed.
13:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:18 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:18 INFO  : 'con' command is executed.
13:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:18 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj8_cpp_system\_ide\scripts\systemdebugger_sw_proj8_cpp_system_standalone.tcl'
14:00:54 INFO  : Result from executing command 'removePlatformRepo': 
14:01:38 INFO  : Result from executing command 'getProjects': zybo_z7_20_pfm1
14:01:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:01:41 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj8_cpp'...
14:06:08 INFO  : Disconnected from the channel tcfchan#7.
14:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
14:06:08 INFO  : 'fpga -state' command is executed.
14:06:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
14:06:09 INFO  : 'jtag frequency' command is executed.
14:06:09 INFO  : Context for 'APU' is selected.
14:06:09 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
14:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:09 INFO  : Context for 'APU' is selected.
14:06:09 INFO  : 'stop' command is executed.
14:06:09 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl' is done.
14:06:09 INFO  : 'ps7_init' command is executed.
14:06:09 INFO  : 'ps7_post_config' command is executed.
14:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:09 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:09 INFO  : 'con' command is executed.
14:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:09 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj8_cpp_system\_ide\scripts\systemdebugger_sw_proj8_cpp_system_standalone.tcl'
14:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
14:06:34 INFO  : Device configured successfully with "F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/bitstream/hw_proj1_wrapper.bit"
14:06:39 INFO  : Disconnected from the channel tcfchan#11.
14:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
14:06:39 INFO  : 'fpga -state' command is executed.
14:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
14:06:40 INFO  : 'jtag frequency' command is executed.
14:06:40 INFO  : Context for 'APU' is selected.
14:06:40 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
14:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:40 INFO  : Context for 'APU' is selected.
14:06:40 INFO  : 'stop' command is executed.
14:06:40 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl' is done.
14:06:40 INFO  : 'ps7_init' command is executed.
14:06:40 INFO  : 'ps7_post_config' command is executed.
14:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:40 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:40 INFO  : 'con' command is executed.
14:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:40 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj8_cpp_system\_ide\scripts\systemdebugger_sw_proj8_cpp_system_standalone.tcl'
16:40:05 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj5_cpp'...
16:40:57 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj5_cpp'...
16:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:41:22 INFO  : Device configured successfully with "F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/bitstream/hw_proj1_wrapper.bit"
16:41:32 INFO  : Disconnected from the channel tcfchan#12.
16:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:41:33 INFO  : 'fpga -state' command is executed.
16:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:41:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:41:48 INFO  : 'fpga -state' command is executed.
16:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
16:41:48 INFO  : 'jtag frequency' command is executed.
16:41:49 INFO  : Context for 'APU' is selected.
16:41:49 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
16:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:49 INFO  : Context for 'APU' is selected.
16:41:49 INFO  : 'stop' command is executed.
16:41:49 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl' is done.
16:41:49 INFO  : 'ps7_init' command is executed.
16:41:49 INFO  : 'ps7_post_config' command is executed.
16:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:49 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:49 INFO  : 'con' command is executed.
16:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:49 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj5_cpp_system\_ide\scripts\systemdebugger_sw_proj5_cpp_system_standalone.tcl'
16:52:41 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj6_cpp'...
16:53:10 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj5_cpp'...
16:53:28 INFO  : Disconnected from the channel tcfchan#14.
16:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:53:28 INFO  : 'fpga -state' command is executed.
16:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
16:53:29 INFO  : 'jtag frequency' command is executed.
16:53:29 INFO  : Context for 'APU' is selected.
16:53:29 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
16:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:29 INFO  : Context for 'APU' is selected.
16:53:29 INFO  : 'stop' command is executed.
16:53:29 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl' is done.
16:53:29 INFO  : 'ps7_init' command is executed.
16:53:29 INFO  : 'ps7_post_config' command is executed.
16:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : 'con' command is executed.
16:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:29 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj5_cpp_system\_ide\scripts\systemdebugger_sw_proj5_cpp_system_standalone.tcl'
16:53:48 INFO  : Disconnected from the channel tcfchan#17.
16:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:53:48 INFO  : 'fpga -state' command is executed.
16:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
16:53:48 INFO  : 'jtag frequency' command is executed.
16:53:48 INFO  : Context for 'APU' is selected.
16:53:48 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
16:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:48 INFO  : Context for 'APU' is selected.
16:53:48 INFO  : 'stop' command is executed.
16:53:48 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl' is done.
16:53:49 INFO  : 'ps7_init' command is executed.
16:53:49 INFO  : 'ps7_post_config' command is executed.
16:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:49 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj5_cpp/Debug/sw_proj5_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:49 INFO  : 'con' command is executed.
16:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:49 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj5_cpp_system\_ide\scripts\systemdebugger_sw_proj5_cpp_system_standalone.tcl'
16:54:08 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj6_cpp'...
16:54:25 INFO  : Disconnected from the channel tcfchan#18.
16:54:29 ERROR : no targets found with "jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"". available targets:
  1  APU
     2* ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z020
16:54:29 ERROR : no targets found with "jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"". available targets:
  1  APU
     2* ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4  xc7z020
16:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:54:34 INFO  : 'fpga -state' command is executed.
16:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
16:54:35 INFO  : 'jtag frequency' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
16:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : 'stop' command is executed.
16:54:35 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/_ide/psinit/ps7_init.tcl' is done.
16:54:35 INFO  : 'ps7_init' command is executed.
16:54:35 INFO  : 'ps7_post_config' command is executed.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/Debug/sw_proj6_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj6_cpp/Debug/sw_proj6_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : 'con' command is executed.
16:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:35 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj6_cpp_system\_ide\scripts\systemdebugger_sw_proj6_cpp_system_standalone.tcl'
16:55:11 INFO  : Checking for BSP changes to sync application flags for project 'sw_proj8_cpp'...
16:55:32 INFO  : Disconnected from the channel tcfchan#20.
16:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:55:33 ERROR : No supported FPGA device found
16:55:33 ERROR : No supported FPGA device found
16:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:55:38 INFO  : 'fpga -state' command is executed.
16:55:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
16:55:38 INFO  : 'jtag frequency' command is executed.
16:55:38 INFO  : Context for 'APU' is selected.
16:55:38 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
16:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:38 INFO  : Context for 'APU' is selected.
16:55:38 INFO  : 'stop' command is executed.
16:55:38 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl' is done.
16:55:39 INFO  : 'ps7_init' command is executed.
16:55:39 INFO  : 'ps7_post_config' command is executed.
16:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:39 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:39 INFO  : 'con' command is executed.
16:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:39 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj8_cpp_system\_ide\scripts\systemdebugger_sw_proj8_cpp_system_standalone.tcl'
16:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:55:56 INFO  : Device configured successfully with "F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/bitstream/hw_proj1_wrapper.bit"
16:56:00 INFO  : Disconnected from the channel tcfchan#22.
16:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A81FE8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A81FE8A-23727093-0"}' command is executed.
16:56:00 INFO  : 'fpga -state' command is executed.
16:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A81FE8A' is selected.
16:56:00 INFO  : 'jtag frequency' command is executed.
16:56:00 INFO  : Context for 'APU' is selected.
16:56:00 INFO  : Hardware design and registers information is loaded from 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa'.
16:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:00 INFO  : Context for 'APU' is selected.
16:56:00 INFO  : 'stop' command is executed.
16:56:00 INFO  : Sourcing of 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl' is done.
16:56:01 INFO  : 'ps7_init' command is executed.
16:56:01 INFO  : 'ps7_post_config' command is executed.
16:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:01 INFO  : The application 'F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/zybo_z7_20_pfm1/export/zybo_z7_20_pfm1/hw/hw_proj1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/Documents/GitHub/zynq-cpp-sandbox/2023.2/zybo-z7-20/hw_proj1/vitis_classic/sw_proj8_cpp/Debug/sw_proj8_cpp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:01 INFO  : 'con' command is executed.
16:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:01 INFO  : Launch script is exported to file 'F:\Documents\GitHub\zynq-cpp-sandbox\2023.2\zybo-z7-20\hw_proj1\vitis_classic\sw_proj8_cpp_system\_ide\scripts\systemdebugger_sw_proj8_cpp_system_standalone.tcl'
16:58:34 INFO  : Disconnected from the channel tcfchan#23.
