Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:36:34 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent/post_route_timing.rpt
| Design       : exponent
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
expa[1]                        tiny                           inf           
expa[1]                        expsum[9]                      inf           
expa[1]                        expsum[8]                      inf           
expa[1]                        expsum[7]                      inf           
expa[1]                        expsum[5]                      inf           
expa[1]                        expsum[6]                      inf           
expa[1]                        expsum[4]                      inf           
expa[1]                        expsum[3]                      inf           
expa[1]                        expsum[2]                      inf           
expa[0]                        expsum[1]                      inf           
expa[0]                        expsum[0]                      inf           



