architecture 8bit_processor is
	component PC
	port(
		wrt: in std_logic;
		dataIn: in std_logic_vector (7 downto 0);
		dataOut: out std_logic_vector (7 downto 0);
	);
	end component;
	
	signal sg1: std_logic;
	
	begin
		unit1: PC
		port map(
			wrt => PCw,
			dataIn => addr,
			dataOut => sg1
		);