+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 8.9.0                                            |
|  Created on: Thu Jul 11 10:30:28 2019                               |
|  Run ID: 0ecf3262bba447de                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|           1           |    2    |   3   |    4    |  5   |        6        |   7   |        8        |       9       |    10   |   11  |          12         |     13    |       14       |     15     |   16   |     17    |      18      |      19      |       20      |       21      |    22   |
|         Table         |   Dir   | Stage |    P4   | Mem  |      Total      | Total |      Table      |     Match     |   TCAM  |  SRAM |        Match        |    Imm.   |      TCAM      |    SRAM    |   P4   |   Action  |    Ideal     |    Actual    |      TCAM     |      SRAM     |   SRAM  |
|          Name         |         |       |  Lookup | Type |      SRAMs      | TCAMs |     Entries     |      Bits     |  Over-  | Over- |       Overhead      |   Action  |      Bits      |    Bits    | Action |    Bits   |    Match     |    Match     |     Match     |     Match     |  Action |
|                       |         |       | Type(s) |      | TOT(M/A/S/MT/I) |       |    Requested    |      Per      |   head  |  head |      Structure      |    Data   |      Per       |    Per     |  Bits  |    Per    |   Entries-   |   Entries-   |    Packing    |    Packing    | Packing |
|                       |         |       |         |      |     (legend     |       |        /        |     Entry     |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |     in    |     Entry      |   Entry    |        |   Entry   |    Number    |    Number    |      Eff.     |      Eff.     |   Eff.  |
|                       |         |       |         |      |      below)     |       |    Allocated    |   R/A(diff)   |   Per   |  Per  |       (legend       |  Overhead |   R/A(diff)    | R/A(diff)  |        | R/A(diff) |     Per      |     Per      |     Ideal/    |     Ideal/    |  Ideal/ |
|                       |         |       |         |      |                 |       |      (diff)     |               |  Entry  | Entry |        below)       | R/A(diff) |                |            |        |           |    Memory    |    Memory    |     Actual    |     Actual    |  Actual |
|                       |         |       |         |      |                 |       |                 |               | ver/vld |       |                     |           |                |            |        |           |    Units     |    Units     |               |               |         |
|                       |         |       |         |      |                 |       |                 |               |         |       |                     |           |                |            |        |           |    (bits)    |    (bits)    |               |               |         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|        tbl_act        | ingress |   0   |    -    |  -   |  0 (0/0/0/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|       tbl_act_0       | ingress |   0   |    -    |  -   |  2 (0/0/2/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|       tbl_act_2       | ingress |   0   |    -    |  -   |  2 (0/0/2/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|       tbl_act_3       | ingress |   0   |    -    |  -   |  0 (0/0/0/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|       tbl_act_4       |  egress |   0   |    -    |  -   |  0 (0/0/0/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|       tbl_act_5       |  egress |   0   |    -    |  -   |  0 (0/0/0/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|       tbl_act_6       |  egress |   0   |    -    |  -   |  0 (0/0/0/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|     stage 0 totals    |    -    |   -   |    -    |  -   |  4 (0/0/4/0/0)  |   0   |        -        |       -       |    -    |   -   |          -          |     -     |       -        |     -      |   -    |     -     |      -       |      -       |       -       |       -       |    -    |
|                       |         |       |         |      |                 |       |                 |               |         |       |                     |           |                |            |        |           |              |              |               |               |         |
| FabricIngress.acl.acl | ingress |   1   | ternary | tcam |  3 (0/0/2/0/1)  |   10  | 1024 / 1024 (0) | 193 / 193 (0) |    0    |   9   |   0/0/0/0/0/0/0/9   | 9 / 9 (0) | 197 / 220 (23) | 9 / 16 (7) |   9    | 0 / 0 (0) | 1 in 5 (220) | 1 in 5 (220) | 87.7% / 87.7% | 98.4% / 56.2% |  - / -  |
|     stage 1 totals    |    -    |   -   |    -    |  -   |  3 (0/0/2/0/1)  |   10  |        -        |       -       |    -    |   -   |          -          |     -     |       -        |     -      |   -    |     -     |      -       |      -       |       -       |       -       |    -    |
|                       |         |       |         |      |                 |       |                 |               |         |       |                     |           |                |            |        |           |              |              |               |               |         |
|       tbl_act_1       | ingress |   2   |    -    |  -   |  2 (0/0/2/0/0)  |   0   |    0 / 0 (0)    |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   | 0 / 0 (0) |   0 / 0 (0)    | 0 / 0 (0)  |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -     |  - / -  |
|     stage 2 totals    |    -    |   -   |    -    |  -   |  2 (0/0/2/0/0)  |   0   |        -        |       -       |    -    |   -   |          -          |     -     |       -        |     -      |   -    |     -     |      -       |      -       |       -       |       -       |    -    |
|                       |         |       |         |      |                 |       |                 |               |         |       |                     |           |                |            |        |           |              |              |               |               |         |
|     overall totals    |    -    |   -   |    -    |  -   |  9 (0/0/8/0/1)  |   10  |        -        |       -       |    -    |   -   |          -          |     -     |       -        |     -      |   -    |     -     |      -       |      -       |       -       |       -       |    -    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   FabricIngress.acl.acl
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [8:0] (9 bits)

  Total bits: 9
+----------------------------------------------------------------+
   tbl_act
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_0
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_2
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_3
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_4
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_5
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_act_6
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  FabricIngress.acl.acl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for FabricIngress.acl.acl
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 220
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 5
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]                      : in bits [87:86]
       Field hdr.ethernet.dst_addr [23:16]          : in bits [183:176]
       Field hdr.ethernet.eth_type [15:8]           : in bits [191:184]
       Field hdr.ethernet.src_addr [15:0]           : in bits [207:192]
       Field hdr.ethernet.src_addr [23:16]          : in bits [215:208]
       Field hdr.ethernet.dst_addr [47:32]          : in bits [147:132]
       Field hdr.ipv4.src_addr [7:0]                : in bits [155:148]
       Field hdr.ethernet.dst_addr [31:24]          : in bits [163:156]
       Field hdr.ethernet.src_addr [39:32]          : in bits [171:164]
       Field hdr.ethernet.src_addr [47:40]          : in bits [95:88]
       Field hdr.ipv4.dst_addr [7:0]                : in bits [103:96]
       Field hdr.ethernet.src_addr [31:24]          : in bits [111:104]
       Field hdr.ipv4.src_addr [31:16]              : in bits [127:112]
       Field hdr.ipv4.src_addr [15:8]               : in bits [51:44]
       Field hdr.ipv4.dst_addr [31:16]              : in bits [67:52]
       Field standard_metadata.ingress_port [7:0]   : in bits [75:68]
       Field hdr.ipv4.dst_addr [15:8]               : in bits [83:76]
       Field hdr.ethernet.dst_addr [15:0]           : in bits [15:0]
       Field hdr.ipv4.protocol [7:0]                : in bits [23:16]
       Field standard_metadata.ingress_port [8:8]   : in bits [128:128]
       Field hdr.ethernet.eth_type [3:0]            : in bits [219:216]
       Field hdr.ethernet.eth_type [7:4]            : in bits [175:172]
    ]
  ]
+----------------------------------------------------------------+
  tbl_act
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_0
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_0
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_1
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_2
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_2
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_3
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_3
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_4
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_4
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_5
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_5
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_act_6
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_act_6
+------------------------------------------------+
Stage 0:
No match entries required.
