<div class="wiki-content"><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-CHI-AIU:">CHI-AIU:</h1><ul><li>RTL<ul><li>  0.7 micro-arch review ETA mid next week <ul><li>Pending Arch inputs on Credit management and ordering requirements</li><li>Pending Stashing ID flow</li><li>error propagation       </li></ul></li></ul></li><li>Verification<br/><ul><li> No updates as Muffadal and Abhinav as they are working on performance modelling  </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>0.7 informal micro-arch review Wednesday. </li><li>Pending Arch inputs on Credit management and ordering requirements</li><li>Will come up with a list of pending arch items   </li></ul></li><li>Verification<ul><li>Work on Stimulus improvement  </li><li>SB changes</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-DII:">DII:</h1><ul><li>RTL<br/><ul><li>internal Micro-Arch 0.7 review Tomorrow <ul><li>Credit Management info pending   </li><li>CSR definition pending, not a blocks  </li></ul></li></ul></li><li>Verification<ul><li>nothing to report</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-IO-AIU:">IO-AIU:</h1><ul><li>RTL<br/><ul><li>Working on integrating the CCP<ul><li>ETA for initial review in two weeks  </li></ul></li><li>Working on Micro-Arch in parallel.</li></ul></li><li>Verification<ul><li>BFM with double SFI ports ready working on compiling with tACHL RTL</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-CCP:">CCP:</h1><ul><li>RTL<br/><ul><li>0.7 Micro Arch review done<ul><li>memory sleep support info pending</li></ul></li><li>Code ported over to tACHL.</li><li>wroking on SP functinality and fill port changes  </li></ul></li><li>Verification<ul><li>nothing to report.</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-DCE:">DCE:</h1><ul><li>RTL<br/><ul><li>Micro arch 0.7 ETA 10/29<ul><li>Started reviewing current RTL and documentation </li><li>changes<ul><li>2 SFI ports, commit paths and command encoding.   </li></ul></li></ul></li></ul></li><li>Verification<ul><li>Verif start TBD. depending on performance modelling work. </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-System:">System:</h1><ul><li>RTL<br/><ul><li>Library development  done. </li><li>Top level code <ul><li>TBD  </li></ul></li></ul></li><li>Verification<ul><li>start 10/15. depending on performance modelling work. </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus10/09/2017-Resiliency:">Resiliency:</h1><ul><li>RTL<br/><ul><li>TBD  </li></ul></li><li>Verification<ul><li>TBD</li></ul></li></ul></div>