
stm32H7_template_clock_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d54  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001fec  08001fec  00011fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ffc  08001ffc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001ffc  08001ffc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ffc  08001ffc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ffc  08001ffc  00011ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002000  08002000  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08002004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08002014  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08002014  00020030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007978  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001452  00000000  00000000  000279f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f0  00000000  00000000  00028e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000518  00000000  00000000  00029540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00037638  00000000  00000000  00029a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008067  00000000  00000000  00061090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0016ee61  00000000  00000000  000690f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001a80  00000000  00000000  001d7f58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001d99d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001fd4 	.word	0x08001fd4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001fd4 	.word	0x08001fd4

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	; (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	; (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	; (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	; (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	; (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	; (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	; (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800040a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800040e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000410:	bf00      	nop
 8000412:	4b25      	ldr	r3, [pc, #148]	; (80004a8 <main+0xa4>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800041a:	2b00      	cmp	r3, #0
 800041c:	d004      	beq.n	8000428 <main+0x24>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	1e5a      	subs	r2, r3, #1
 8000422:	607a      	str	r2, [r7, #4]
 8000424:	2b00      	cmp	r3, #0
 8000426:	dcf4      	bgt.n	8000412 <main+0xe>
  if ( timeout < 0 )
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2b00      	cmp	r3, #0
 800042c:	da01      	bge.n	8000432 <main+0x2e>
  {
  Error_Handler();
 800042e:	f000 f919 	bl	8000664 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 f98b 	bl	800074c <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000436:	f000 f8e9 	bl	800060c <MPU_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800043a:	f000 f839 	bl	80004b0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800043e:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <main+0xa4>)
 8000440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000444:	4a18      	ldr	r2, [pc, #96]	; (80004a8 <main+0xa4>)
 8000446:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800044a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800044e:	4b16      	ldr	r3, [pc, #88]	; (80004a8 <main+0xa4>)
 8000450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000458:	603b      	str	r3, [r7, #0]
 800045a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800045c:	2000      	movs	r0, #0
 800045e:	f000 fd7b 	bl	8000f58 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000462:	2100      	movs	r1, #0
 8000464:	2000      	movs	r0, #0
 8000466:	f000 fd91 	bl	8000f8c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800046a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800046e:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000470:	bf00      	nop
 8000472:	4b0d      	ldr	r3, [pc, #52]	; (80004a8 <main+0xa4>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800047a:	2b00      	cmp	r3, #0
 800047c:	d104      	bne.n	8000488 <main+0x84>
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	1e5a      	subs	r2, r3, #1
 8000482:	607a      	str	r2, [r7, #4]
 8000484:	2b00      	cmp	r3, #0
 8000486:	dcf4      	bgt.n	8000472 <main+0x6e>
if ( timeout < 0 )
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2b00      	cmp	r3, #0
 800048c:	da01      	bge.n	8000492 <main+0x8e>
{
Error_Handler();
 800048e:	f000 f8e9 	bl	8000664 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000492:	f000 f887 	bl	80005a4 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 8000496:	2104      	movs	r1, #4
 8000498:	4804      	ldr	r0, [pc, #16]	; (80004ac <main+0xa8>)
 800049a:	f000 fd42 	bl	8000f22 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800049e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004a2:	f000 f9e5 	bl	8000870 <HAL_Delay>
	  HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 80004a6:	e7f6      	b.n	8000496 <main+0x92>
 80004a8:	58024400 	.word	0x58024400
 80004ac:	58021000 	.word	0x58021000

080004b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b09c      	sub	sp, #112	; 0x70
 80004b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80004ba:	224c      	movs	r2, #76	; 0x4c
 80004bc:	2100      	movs	r1, #0
 80004be:	4618      	mov	r0, r3
 80004c0:	f001 fd5c 	bl	8001f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c4:	1d3b      	adds	r3, r7, #4
 80004c6:	2220      	movs	r2, #32
 80004c8:	2100      	movs	r1, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f001 fd56 	bl	8001f7c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_SMPS_2V5_SUPPLIES_EXT);
 80004d0:	202d      	movs	r0, #45	; 0x2d
 80004d2:	f000 fd6f 	bl	8000fb4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80004d6:	2300      	movs	r3, #0
 80004d8:	603b      	str	r3, [r7, #0]
 80004da:	4b30      	ldr	r3, [pc, #192]	; (800059c <SystemClock_Config+0xec>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	4a2f      	ldr	r2, [pc, #188]	; (800059c <SystemClock_Config+0xec>)
 80004e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004e4:	6193      	str	r3, [r2, #24]
 80004e6:	4b2d      	ldr	r3, [pc, #180]	; (800059c <SystemClock_Config+0xec>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	4b2b      	ldr	r3, [pc, #172]	; (80005a0 <SystemClock_Config+0xf0>)
 80004f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004f4:	4a2a      	ldr	r2, [pc, #168]	; (80005a0 <SystemClock_Config+0xf0>)
 80004f6:	f043 0301 	orr.w	r3, r3, #1
 80004fa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80004fc:	4b28      	ldr	r3, [pc, #160]	; (80005a0 <SystemClock_Config+0xf0>)
 80004fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000500:	f003 0301 	and.w	r3, r3, #1
 8000504:	603b      	str	r3, [r7, #0]
 8000506:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000508:	bf00      	nop
 800050a:	4b24      	ldr	r3, [pc, #144]	; (800059c <SystemClock_Config+0xec>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000512:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000516:	d1f8      	bne.n	800050a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000518:	2301      	movs	r3, #1
 800051a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800051c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000520:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000522:	2302      	movs	r3, #2
 8000524:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000526:	2302      	movs	r3, #2
 8000528:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800052a:	2301      	movs	r3, #1
 800052c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800052e:	2378      	movs	r3, #120	; 0x78
 8000530:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000532:	2302      	movs	r3, #2
 8000534:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000536:	2302      	movs	r3, #2
 8000538:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800053a:	2302      	movs	r3, #2
 800053c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800053e:	230c      	movs	r3, #12
 8000540:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000542:	2300      	movs	r3, #0
 8000544:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000546:	2300      	movs	r3, #0
 8000548:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800054e:	4618      	mov	r0, r3
 8000550:	f000 fd8a 	bl	8001068 <HAL_RCC_OscConfig>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800055a:	f000 f883 	bl	8000664 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800055e:	233f      	movs	r3, #63	; 0x3f
 8000560:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000562:	2303      	movs	r3, #3
 8000564:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000566:	2300      	movs	r3, #0
 8000568:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800056a:	2308      	movs	r3, #8
 800056c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800056e:	2340      	movs	r3, #64	; 0x40
 8000570:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000572:	2340      	movs	r3, #64	; 0x40
 8000574:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800057a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800057c:	2340      	movs	r3, #64	; 0x40
 800057e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	2104      	movs	r1, #4
 8000584:	4618      	mov	r0, r3
 8000586:	f001 f9c9 	bl	800191c <HAL_RCC_ClockConfig>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000590:	f000 f868 	bl	8000664 <Error_Handler>
  }
}
 8000594:	bf00      	nop
 8000596:	3770      	adds	r7, #112	; 0x70
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	58024800 	.word	0x58024800
 80005a0:	58000400 	.word	0x58000400

080005a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005b8:	4b12      	ldr	r3, [pc, #72]	; (8000604 <MX_GPIO_Init+0x60>)
 80005ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005be:	4a11      	ldr	r2, [pc, #68]	; (8000604 <MX_GPIO_Init+0x60>)
 80005c0:	f043 0310 	orr.w	r3, r3, #16
 80005c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005c8:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <MX_GPIO_Init+0x60>)
 80005ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	603b      	str	r3, [r7, #0]
 80005d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2104      	movs	r1, #4
 80005da:	480b      	ldr	r0, [pc, #44]	; (8000608 <MX_GPIO_Init+0x64>)
 80005dc:	f000 fc88 	bl	8000ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80005e0:	2304      	movs	r3, #4
 80005e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e4:	2301      	movs	r3, #1
 80005e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ec:	2300      	movs	r3, #0
 80005ee:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	4619      	mov	r1, r3
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <MX_GPIO_Init+0x64>)
 80005f6:	f000 facb 	bl	8000b90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005fa:	bf00      	nop
 80005fc:	3718      	adds	r7, #24
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	58024400 	.word	0x58024400
 8000608:	58021000 	.word	0x58021000

0800060c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000612:	463b      	mov	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800061e:	f000 fa3b 	bl	8000a98 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000622:	2301      	movs	r3, #1
 8000624:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000626:	2300      	movs	r3, #0
 8000628:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800062a:	2300      	movs	r3, #0
 800062c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800062e:	231f      	movs	r3, #31
 8000630:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000632:	2387      	movs	r3, #135	; 0x87
 8000634:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000636:	2300      	movs	r3, #0
 8000638:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800063a:	2300      	movs	r3, #0
 800063c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800063e:	2301      	movs	r3, #1
 8000640:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000642:	2301      	movs	r3, #1
 8000644:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000646:	2300      	movs	r3, #0
 8000648:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800064a:	2300      	movs	r3, #0
 800064c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800064e:	463b      	mov	r3, r7
 8000650:	4618      	mov	r0, r3
 8000652:	f000 fa59 	bl	8000b08 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000656:	2004      	movs	r0, #4
 8000658:	f000 fa36 	bl	8000ac8 <HAL_MPU_Enable>

}
 800065c:	bf00      	nop
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000668:	b672      	cpsid	i
}
 800066a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800066c:	e7fe      	b.n	800066c <Error_Handler+0x8>
	...

08000670 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000676:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <HAL_MspInit+0x30>)
 8000678:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800067c:	4a08      	ldr	r2, [pc, #32]	; (80006a0 <HAL_MspInit+0x30>)
 800067e:	f043 0302 	orr.w	r3, r3, #2
 8000682:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000686:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <HAL_MspInit+0x30>)
 8000688:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800068c:	f003 0302 	and.w	r3, r3, #2
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	58024400 	.word	0x58024400

080006a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <NMI_Handler+0x4>

080006aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006aa:	b480      	push	{r7}
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ae:	e7fe      	b.n	80006ae <HardFault_Handler+0x4>

080006b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006b4:	e7fe      	b.n	80006b4 <MemManage_Handler+0x4>

080006b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006b6:	b480      	push	{r7}
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ba:	e7fe      	b.n	80006ba <BusFault_Handler+0x4>

080006bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006c0:	e7fe      	b.n	80006c0 <UsageFault_Handler+0x4>

080006c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006c2:	b480      	push	{r7}
 80006c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr

080006d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr

080006de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006de:	b480      	push	{r7}
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e2:	bf00      	nop
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f0:	f000 f89e 	bl	8000830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f4:	bf00      	nop
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80006f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000730 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80006fc:	f7ff fdec 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000700:	480c      	ldr	r0, [pc, #48]	; (8000734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000702:	490d      	ldr	r1, [pc, #52]	; (8000738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000704:	4a0d      	ldr	r2, [pc, #52]	; (800073c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000708:	e002      	b.n	8000710 <LoopCopyDataInit>

0800070a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800070c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800070e:	3304      	adds	r3, #4

08000710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000714:	d3f9      	bcc.n	800070a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000716:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000718:	4c0a      	ldr	r4, [pc, #40]	; (8000744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800071a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800071c:	e001      	b.n	8000722 <LoopFillZerobss>

0800071e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800071e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000720:	3204      	adds	r2, #4

08000722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000724:	d3fb      	bcc.n	800071e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000726:	f001 fc31 	bl	8001f8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800072a:	f7ff fe6b 	bl	8000404 <main>
  bx  lr
 800072e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000730:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000734:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000738:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800073c:	08002004 	.word	0x08002004
  ldr r2, =_sbss
 8000740:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000744:	24000030 	.word	0x24000030

08000748 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000748:	e7fe      	b.n	8000748 <ADC3_IRQHandler>
	...

0800074c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000752:	2003      	movs	r0, #3
 8000754:	f000 f96e 	bl	8000a34 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000758:	f001 fa96 	bl	8001c88 <HAL_RCC_GetSysClockFreq>
 800075c:	4602      	mov	r2, r0
 800075e:	4b15      	ldr	r3, [pc, #84]	; (80007b4 <HAL_Init+0x68>)
 8000760:	699b      	ldr	r3, [r3, #24]
 8000762:	0a1b      	lsrs	r3, r3, #8
 8000764:	f003 030f 	and.w	r3, r3, #15
 8000768:	4913      	ldr	r1, [pc, #76]	; (80007b8 <HAL_Init+0x6c>)
 800076a:	5ccb      	ldrb	r3, [r1, r3]
 800076c:	f003 031f 	and.w	r3, r3, #31
 8000770:	fa22 f303 	lsr.w	r3, r2, r3
 8000774:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <HAL_Init+0x68>)
 8000778:	699b      	ldr	r3, [r3, #24]
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	4a0e      	ldr	r2, [pc, #56]	; (80007b8 <HAL_Init+0x6c>)
 8000780:	5cd3      	ldrb	r3, [r2, r3]
 8000782:	f003 031f 	and.w	r3, r3, #31
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	fa22 f303 	lsr.w	r3, r2, r3
 800078c:	4a0b      	ldr	r2, [pc, #44]	; (80007bc <HAL_Init+0x70>)
 800078e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000790:	4a0b      	ldr	r2, [pc, #44]	; (80007c0 <HAL_Init+0x74>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000796:	200f      	movs	r0, #15
 8000798:	f000 f814 	bl	80007c4 <HAL_InitTick>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e002      	b.n	80007ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80007a6:	f7ff ff63 	bl	8000670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	58024400 	.word	0x58024400
 80007b8:	08001fec 	.word	0x08001fec
 80007bc:	24000004 	.word	0x24000004
 80007c0:	24000000 	.word	0x24000000

080007c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80007cc:	4b15      	ldr	r3, [pc, #84]	; (8000824 <HAL_InitTick+0x60>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d101      	bne.n	80007d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80007d4:	2301      	movs	r3, #1
 80007d6:	e021      	b.n	800081c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80007d8:	4b13      	ldr	r3, [pc, #76]	; (8000828 <HAL_InitTick+0x64>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <HAL_InitTick+0x60>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f945 	bl	8000a7e <HAL_SYSTICK_Config>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e00e      	b.n	800081c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2b0f      	cmp	r3, #15
 8000802:	d80a      	bhi.n	800081a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000804:	2200      	movs	r2, #0
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	f04f 30ff 	mov.w	r0, #4294967295
 800080c:	f000 f91d 	bl	8000a4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000810:	4a06      	ldr	r2, [pc, #24]	; (800082c <HAL_InitTick+0x68>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000816:	2300      	movs	r3, #0
 8000818:	e000      	b.n	800081c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800081a:	2301      	movs	r3, #1
}
 800081c:	4618      	mov	r0, r3
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	2400000c 	.word	0x2400000c
 8000828:	24000000 	.word	0x24000000
 800082c:	24000008 	.word	0x24000008

08000830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <HAL_IncTick+0x20>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	461a      	mov	r2, r3
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <HAL_IncTick+0x24>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4413      	add	r3, r2
 8000840:	4a04      	ldr	r2, [pc, #16]	; (8000854 <HAL_IncTick+0x24>)
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	2400000c 	.word	0x2400000c
 8000854:	2400002c 	.word	0x2400002c

08000858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  return uwTick;
 800085c:	4b03      	ldr	r3, [pc, #12]	; (800086c <HAL_GetTick+0x14>)
 800085e:	681b      	ldr	r3, [r3, #0]
}
 8000860:	4618      	mov	r0, r3
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	2400002c 	.word	0x2400002c

08000870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000878:	f7ff ffee 	bl	8000858 <HAL_GetTick>
 800087c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000888:	d005      	beq.n	8000896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800088a:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <HAL_Delay+0x44>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	461a      	mov	r2, r3
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	4413      	add	r3, r2
 8000894:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000896:	bf00      	nop
 8000898:	f7ff ffde 	bl	8000858 <HAL_GetTick>
 800089c:	4602      	mov	r2, r0
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	68fa      	ldr	r2, [r7, #12]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d8f7      	bhi.n	8000898 <HAL_Delay+0x28>
  {
  }
}
 80008a8:	bf00      	nop
 80008aa:	bf00      	nop
 80008ac:	3710      	adds	r7, #16
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2400000c 	.word	0x2400000c

080008b8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80008bc:	4b03      	ldr	r3, [pc, #12]	; (80008cc <HAL_GetREVID+0x14>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	0c1b      	lsrs	r3, r3, #16
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	5c001000 	.word	0x5c001000

080008d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f003 0307 	and.w	r3, r3, #7
 80008de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008e0:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <__NVIC_SetPriorityGrouping+0x40>)
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008e6:	68ba      	ldr	r2, [r7, #8]
 80008e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008ec:	4013      	ands	r3, r2
 80008ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <__NVIC_SetPriorityGrouping+0x44>)
 80008fa:	4313      	orrs	r3, r2
 80008fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008fe:	4a04      	ldr	r2, [pc, #16]	; (8000910 <__NVIC_SetPriorityGrouping+0x40>)
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	60d3      	str	r3, [r2, #12]
}
 8000904:	bf00      	nop
 8000906:	3714      	adds	r7, #20
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	e000ed00 	.word	0xe000ed00
 8000914:	05fa0000 	.word	0x05fa0000

08000918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800091c:	4b04      	ldr	r3, [pc, #16]	; (8000930 <__NVIC_GetPriorityGrouping+0x18>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	0a1b      	lsrs	r3, r3, #8
 8000922:	f003 0307 	and.w	r3, r3, #7
}
 8000926:	4618      	mov	r0, r3
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	6039      	str	r1, [r7, #0]
 800093e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000940:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000944:	2b00      	cmp	r3, #0
 8000946:	db0a      	blt.n	800095e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	b2da      	uxtb	r2, r3
 800094c:	490c      	ldr	r1, [pc, #48]	; (8000980 <__NVIC_SetPriority+0x4c>)
 800094e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000952:	0112      	lsls	r2, r2, #4
 8000954:	b2d2      	uxtb	r2, r2
 8000956:	440b      	add	r3, r1
 8000958:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800095c:	e00a      	b.n	8000974 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4908      	ldr	r1, [pc, #32]	; (8000984 <__NVIC_SetPriority+0x50>)
 8000964:	88fb      	ldrh	r3, [r7, #6]
 8000966:	f003 030f 	and.w	r3, r3, #15
 800096a:	3b04      	subs	r3, #4
 800096c:	0112      	lsls	r2, r2, #4
 800096e:	b2d2      	uxtb	r2, r2
 8000970:	440b      	add	r3, r1
 8000972:	761a      	strb	r2, [r3, #24]
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr
 8000980:	e000e100 	.word	0xe000e100
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000988:	b480      	push	{r7}
 800098a:	b089      	sub	sp, #36	; 0x24
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	f003 0307 	and.w	r3, r3, #7
 800099a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	f1c3 0307 	rsb	r3, r3, #7
 80009a2:	2b04      	cmp	r3, #4
 80009a4:	bf28      	it	cs
 80009a6:	2304      	movcs	r3, #4
 80009a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	3304      	adds	r3, #4
 80009ae:	2b06      	cmp	r3, #6
 80009b0:	d902      	bls.n	80009b8 <NVIC_EncodePriority+0x30>
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	3b03      	subs	r3, #3
 80009b6:	e000      	b.n	80009ba <NVIC_EncodePriority+0x32>
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009bc:	f04f 32ff 	mov.w	r2, #4294967295
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	43da      	mvns	r2, r3
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	401a      	ands	r2, r3
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009d0:	f04f 31ff 	mov.w	r1, #4294967295
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	fa01 f303 	lsl.w	r3, r1, r3
 80009da:	43d9      	mvns	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	4313      	orrs	r3, r2
         );
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3724      	adds	r7, #36	; 0x24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
	...

080009f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a00:	d301      	bcc.n	8000a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a02:	2301      	movs	r3, #1
 8000a04:	e00f      	b.n	8000a26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a06:	4a0a      	ldr	r2, [pc, #40]	; (8000a30 <SysTick_Config+0x40>)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a0e:	210f      	movs	r1, #15
 8000a10:	f04f 30ff 	mov.w	r0, #4294967295
 8000a14:	f7ff ff8e 	bl	8000934 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <SysTick_Config+0x40>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a1e:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <SysTick_Config+0x40>)
 8000a20:	2207      	movs	r2, #7
 8000a22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	e000e010 	.word	0xe000e010

08000a34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff ff47 	bl	80008d0 <__NVIC_SetPriorityGrouping>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b086      	sub	sp, #24
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	4603      	mov	r3, r0
 8000a52:	60b9      	str	r1, [r7, #8]
 8000a54:	607a      	str	r2, [r7, #4]
 8000a56:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a58:	f7ff ff5e 	bl	8000918 <__NVIC_GetPriorityGrouping>
 8000a5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	68b9      	ldr	r1, [r7, #8]
 8000a62:	6978      	ldr	r0, [r7, #20]
 8000a64:	f7ff ff90 	bl	8000988 <NVIC_EncodePriority>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ff5f 	bl	8000934 <__NVIC_SetPriority>
}
 8000a76:	bf00      	nop
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff ffb2 	bl	80009f0 <SysTick_Config>
 8000a8c:	4603      	mov	r3, r0
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a9c:	f3bf 8f5f 	dmb	sy
}
 8000aa0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000aa2:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <HAL_MPU_Disable+0x28>)
 8000aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa6:	4a06      	ldr	r2, [pc, #24]	; (8000ac0 <HAL_MPU_Disable+0x28>)
 8000aa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000aac:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000aae:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <HAL_MPU_Disable+0x2c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	605a      	str	r2, [r3, #4]
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000ed00 	.word	0xe000ed00
 8000ac4:	e000ed90 	.word	0xe000ed90

08000ac8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000ad0:	4a0b      	ldr	r2, [pc, #44]	; (8000b00 <HAL_MPU_Enable+0x38>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000ada:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <HAL_MPU_Enable+0x3c>)
 8000adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ade:	4a09      	ldr	r2, [pc, #36]	; (8000b04 <HAL_MPU_Enable+0x3c>)
 8000ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ae4:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000ae6:	f3bf 8f4f 	dsb	sy
}
 8000aea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000aec:	f3bf 8f6f 	isb	sy
}
 8000af0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	e000ed90 	.word	0xe000ed90
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	785a      	ldrb	r2, [r3, #1]
 8000b14:	4b1d      	ldr	r3, [pc, #116]	; (8000b8c <HAL_MPU_ConfigRegion+0x84>)
 8000b16:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d029      	beq.n	8000b74 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8000b20:	4a1a      	ldr	r2, [pc, #104]	; (8000b8c <HAL_MPU_ConfigRegion+0x84>)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	7b1b      	ldrb	r3, [r3, #12]
 8000b2c:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	7adb      	ldrb	r3, [r3, #11]
 8000b32:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b34:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	7a9b      	ldrb	r3, [r3, #10]
 8000b3a:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000b3c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	7b5b      	ldrb	r3, [r3, #13]
 8000b42:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b44:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	7b9b      	ldrb	r3, [r3, #14]
 8000b4a:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b4c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	7bdb      	ldrb	r3, [r3, #15]
 8000b52:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b54:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	7a5b      	ldrb	r3, [r3, #9]
 8000b5a:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b5c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	7a1b      	ldrb	r3, [r3, #8]
 8000b62:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b64:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	7812      	ldrb	r2, [r2, #0]
 8000b6a:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b6e:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b70:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8000b72:	e005      	b.n	8000b80 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <HAL_MPU_ConfigRegion+0x84>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <HAL_MPU_ConfigRegion+0x84>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	e000ed90 	.word	0xe000ed90

08000b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b089      	sub	sp, #36	; 0x24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000b9e:	4b89      	ldr	r3, [pc, #548]	; (8000dc4 <HAL_GPIO_Init+0x234>)
 8000ba0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000ba2:	e194      	b.n	8000ece <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	2101      	movs	r1, #1
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8186 	beq.w	8000ec8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f003 0303 	and.w	r3, r3, #3
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d005      	beq.n	8000bd4 <HAL_GPIO_Init+0x44>
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f003 0303 	and.w	r3, r3, #3
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d130      	bne.n	8000c36 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	2203      	movs	r2, #3
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	69ba      	ldr	r2, [r7, #24]
 8000be8:	4013      	ands	r3, r2
 8000bea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	68da      	ldr	r2, [r3, #12]
 8000bf0:	69fb      	ldr	r3, [r7, #28]
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf8:	69ba      	ldr	r2, [r7, #24]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	69ba      	ldr	r2, [r7, #24]
 8000c02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	69fb      	ldr	r3, [r7, #28]
 8000c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c12:	43db      	mvns	r3, r3
 8000c14:	69ba      	ldr	r2, [r7, #24]
 8000c16:	4013      	ands	r3, r2
 8000c18:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	091b      	lsrs	r3, r3, #4
 8000c20:	f003 0201 	and.w	r2, r3, #1
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2a:	69ba      	ldr	r2, [r7, #24]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	69ba      	ldr	r2, [r7, #24]
 8000c34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f003 0303 	and.w	r3, r3, #3
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d017      	beq.n	8000c72 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	68db      	ldr	r3, [r3, #12]
 8000c46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	43db      	mvns	r3, r3
 8000c54:	69ba      	ldr	r2, [r7, #24]
 8000c56:	4013      	ands	r3, r2
 8000c58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	689a      	ldr	r2, [r3, #8]
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	69ba      	ldr	r2, [r7, #24]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	69ba      	ldr	r2, [r7, #24]
 8000c70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	f003 0303 	and.w	r3, r3, #3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d123      	bne.n	8000cc6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	08da      	lsrs	r2, r3, #3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3208      	adds	r2, #8
 8000c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000c8c:	69fb      	ldr	r3, [r7, #28]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	220f      	movs	r2, #15
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	691a      	ldr	r2, [r3, #16]
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	f003 0307 	and.w	r3, r3, #7
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	08da      	lsrs	r2, r3, #3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3208      	adds	r2, #8
 8000cc0:	69b9      	ldr	r1, [r7, #24]
 8000cc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	69ba      	ldr	r2, [r7, #24]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 0203 	and.w	r2, r3, #3
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	69ba      	ldr	r2, [r7, #24]
 8000cf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f000 80e0 	beq.w	8000ec8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d08:	4b2f      	ldr	r3, [pc, #188]	; (8000dc8 <HAL_GPIO_Init+0x238>)
 8000d0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d0e:	4a2e      	ldr	r2, [pc, #184]	; (8000dc8 <HAL_GPIO_Init+0x238>)
 8000d10:	f043 0302 	orr.w	r3, r3, #2
 8000d14:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d18:	4b2b      	ldr	r3, [pc, #172]	; (8000dc8 <HAL_GPIO_Init+0x238>)
 8000d1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d26:	4a29      	ldr	r2, [pc, #164]	; (8000dcc <HAL_GPIO_Init+0x23c>)
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	089b      	lsrs	r3, r3, #2
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f003 0303 	and.w	r3, r3, #3
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	220f      	movs	r2, #15
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	43db      	mvns	r3, r3
 8000d44:	69ba      	ldr	r2, [r7, #24]
 8000d46:	4013      	ands	r3, r2
 8000d48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a20      	ldr	r2, [pc, #128]	; (8000dd0 <HAL_GPIO_Init+0x240>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d052      	beq.n	8000df8 <HAL_GPIO_Init+0x268>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a1f      	ldr	r2, [pc, #124]	; (8000dd4 <HAL_GPIO_Init+0x244>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d031      	beq.n	8000dbe <HAL_GPIO_Init+0x22e>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a1e      	ldr	r2, [pc, #120]	; (8000dd8 <HAL_GPIO_Init+0x248>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d02b      	beq.n	8000dba <HAL_GPIO_Init+0x22a>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a1d      	ldr	r2, [pc, #116]	; (8000ddc <HAL_GPIO_Init+0x24c>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d025      	beq.n	8000db6 <HAL_GPIO_Init+0x226>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a1c      	ldr	r2, [pc, #112]	; (8000de0 <HAL_GPIO_Init+0x250>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d01f      	beq.n	8000db2 <HAL_GPIO_Init+0x222>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a1b      	ldr	r2, [pc, #108]	; (8000de4 <HAL_GPIO_Init+0x254>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d019      	beq.n	8000dae <HAL_GPIO_Init+0x21e>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a1a      	ldr	r2, [pc, #104]	; (8000de8 <HAL_GPIO_Init+0x258>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d013      	beq.n	8000daa <HAL_GPIO_Init+0x21a>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a19      	ldr	r2, [pc, #100]	; (8000dec <HAL_GPIO_Init+0x25c>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d00d      	beq.n	8000da6 <HAL_GPIO_Init+0x216>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a18      	ldr	r2, [pc, #96]	; (8000df0 <HAL_GPIO_Init+0x260>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d007      	beq.n	8000da2 <HAL_GPIO_Init+0x212>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a17      	ldr	r2, [pc, #92]	; (8000df4 <HAL_GPIO_Init+0x264>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d101      	bne.n	8000d9e <HAL_GPIO_Init+0x20e>
 8000d9a:	2309      	movs	r3, #9
 8000d9c:	e02d      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000d9e:	230a      	movs	r3, #10
 8000da0:	e02b      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000da2:	2308      	movs	r3, #8
 8000da4:	e029      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000da6:	2307      	movs	r3, #7
 8000da8:	e027      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000daa:	2306      	movs	r3, #6
 8000dac:	e025      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000dae:	2305      	movs	r3, #5
 8000db0:	e023      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000db2:	2304      	movs	r3, #4
 8000db4:	e021      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000db6:	2303      	movs	r3, #3
 8000db8:	e01f      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000dba:	2302      	movs	r3, #2
 8000dbc:	e01d      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e01b      	b.n	8000dfa <HAL_GPIO_Init+0x26a>
 8000dc2:	bf00      	nop
 8000dc4:	58000080 	.word	0x58000080
 8000dc8:	58024400 	.word	0x58024400
 8000dcc:	58000400 	.word	0x58000400
 8000dd0:	58020000 	.word	0x58020000
 8000dd4:	58020400 	.word	0x58020400
 8000dd8:	58020800 	.word	0x58020800
 8000ddc:	58020c00 	.word	0x58020c00
 8000de0:	58021000 	.word	0x58021000
 8000de4:	58021400 	.word	0x58021400
 8000de8:	58021800 	.word	0x58021800
 8000dec:	58021c00 	.word	0x58021c00
 8000df0:	58022000 	.word	0x58022000
 8000df4:	58022400 	.word	0x58022400
 8000df8:	2300      	movs	r3, #0
 8000dfa:	69fa      	ldr	r2, [r7, #28]
 8000dfc:	f002 0203 	and.w	r2, r2, #3
 8000e00:	0092      	lsls	r2, r2, #2
 8000e02:	4093      	lsls	r3, r2
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e0a:	4938      	ldr	r1, [pc, #224]	; (8000eec <HAL_GPIO_Init+0x35c>)
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	089b      	lsrs	r3, r3, #2
 8000e10:	3302      	adds	r3, #2
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	43db      	mvns	r3, r3
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	4013      	ands	r3, r2
 8000e28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000e3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	4013      	ands	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000e6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4013      	ands	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d003      	beq.n	8000e98 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d003      	beq.n	8000ec2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	f47f ae63 	bne.w	8000ba4 <HAL_GPIO_Init+0x14>
  }
}
 8000ede:	bf00      	nop
 8000ee0:	bf00      	nop
 8000ee2:	3724      	adds	r7, #36	; 0x24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	58000400 	.word	0x58000400

08000ef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	807b      	strh	r3, [r7, #2]
 8000efc:	4613      	mov	r3, r2
 8000efe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f00:	787b      	ldrb	r3, [r7, #1]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f06:	887a      	ldrh	r2, [r7, #2]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000f0c:	e003      	b.n	8000f16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	041a      	lsls	r2, r3, #16
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	619a      	str	r2, [r3, #24]
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b085      	sub	sp, #20
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f34:	887a      	ldrh	r2, [r7, #2]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	041a      	lsls	r2, r3, #16
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	43d9      	mvns	r1, r3
 8000f40:	887b      	ldrh	r3, [r7, #2]
 8000f42:	400b      	ands	r3, r1
 8000f44:	431a      	orrs	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	619a      	str	r2, [r3, #24]
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
	...

08000f58 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000f60:	4a08      	ldr	r2, [pc, #32]	; (8000f84 <HAL_HSEM_FastTake+0x2c>)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3320      	adds	r3, #32
 8000f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6a:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <HAL_HSEM_FastTake+0x30>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d101      	bne.n	8000f74 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	e000      	b.n	8000f76 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	58026400 	.word	0x58026400
 8000f88:	80000300 	.word	0x80000300

08000f8c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000f96:	4906      	ldr	r1, [pc, #24]	; (8000fb0 <HAL_HSEM_Release+0x24>)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	58026400 	.word	0x58026400

08000fb4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000fbc:	4b29      	ldr	r3, [pc, #164]	; (8001064 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	f003 0307 	and.w	r3, r3, #7
 8000fc4:	2b06      	cmp	r3, #6
 8000fc6:	d00a      	beq.n	8000fde <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000fc8:	4b26      	ldr	r3, [pc, #152]	; (8001064 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d001      	beq.n	8000fda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e040      	b.n	800105c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e03e      	b.n	800105c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000fde:	4b21      	ldr	r3, [pc, #132]	; (8001064 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8000fe6:	491f      	ldr	r1, [pc, #124]	; (8001064 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000fee:	f7ff fc33 	bl	8000858 <HAL_GetTick>
 8000ff2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000ff4:	e009      	b.n	800100a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000ff6:	f7ff fc2f 	bl	8000858 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001004:	d901      	bls.n	800100a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e028      	b.n	800105c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800100a:	4b16      	ldr	r3, [pc, #88]	; (8001064 <HAL_PWREx_ConfigSupply+0xb0>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001016:	d1ee      	bne.n	8000ff6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b1e      	cmp	r3, #30
 800101c:	d008      	beq.n	8001030 <HAL_PWREx_ConfigSupply+0x7c>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2b2e      	cmp	r3, #46	; 0x2e
 8001022:	d005      	beq.n	8001030 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b1d      	cmp	r3, #29
 8001028:	d002      	beq.n	8001030 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b2d      	cmp	r3, #45	; 0x2d
 800102e:	d114      	bne.n	800105a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001030:	f7ff fc12 	bl	8000858 <HAL_GetTick>
 8001034:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001036:	e009      	b.n	800104c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001038:	f7ff fc0e 	bl	8000858 <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001046:	d901      	bls.n	800104c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e007      	b.n	800105c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <HAL_PWREx_ConfigSupply+0xb0>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001058:	d1ee      	bne.n	8001038 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800105a:	2300      	movs	r3, #0
}
 800105c:	4618      	mov	r0, r3
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	58024800 	.word	0x58024800

08001068 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08c      	sub	sp, #48	; 0x30
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d102      	bne.n	800107c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	f000 bc48 	b.w	800190c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b00      	cmp	r3, #0
 8001086:	f000 8088 	beq.w	800119a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108a:	4b99      	ldr	r3, [pc, #612]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001092:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001094:	4b96      	ldr	r3, [pc, #600]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001098:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800109a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800109c:	2b10      	cmp	r3, #16
 800109e:	d007      	beq.n	80010b0 <HAL_RCC_OscConfig+0x48>
 80010a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010a2:	2b18      	cmp	r3, #24
 80010a4:	d111      	bne.n	80010ca <HAL_RCC_OscConfig+0x62>
 80010a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010a8:	f003 0303 	and.w	r3, r3, #3
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d10c      	bne.n	80010ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	4b8f      	ldr	r3, [pc, #572]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d06d      	beq.n	8001198 <HAL_RCC_OscConfig+0x130>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d169      	bne.n	8001198 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	f000 bc21 	b.w	800190c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010d2:	d106      	bne.n	80010e2 <HAL_RCC_OscConfig+0x7a>
 80010d4:	4b86      	ldr	r3, [pc, #536]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a85      	ldr	r2, [pc, #532]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	e02e      	b.n	8001140 <HAL_RCC_OscConfig+0xd8>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10c      	bne.n	8001104 <HAL_RCC_OscConfig+0x9c>
 80010ea:	4b81      	ldr	r3, [pc, #516]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a80      	ldr	r2, [pc, #512]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b7e      	ldr	r3, [pc, #504]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a7d      	ldr	r2, [pc, #500]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80010fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e01d      	b.n	8001140 <HAL_RCC_OscConfig+0xd8>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800110c:	d10c      	bne.n	8001128 <HAL_RCC_OscConfig+0xc0>
 800110e:	4b78      	ldr	r3, [pc, #480]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a77      	ldr	r2, [pc, #476]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	4b75      	ldr	r3, [pc, #468]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a74      	ldr	r2, [pc, #464]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	e00b      	b.n	8001140 <HAL_RCC_OscConfig+0xd8>
 8001128:	4b71      	ldr	r3, [pc, #452]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a70      	ldr	r2, [pc, #448]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800112e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b6e      	ldr	r3, [pc, #440]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a6d      	ldr	r2, [pc, #436]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800113a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800113e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d013      	beq.n	8001170 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001148:	f7ff fb86 	bl	8000858 <HAL_GetTick>
 800114c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001150:	f7ff fb82 	bl	8000858 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	; 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e3d4      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001162:	4b63      	ldr	r3, [pc, #396]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0xe8>
 800116e:	e014      	b.n	800119a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001170:	f7ff fb72 	bl	8000858 <HAL_GetTick>
 8001174:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fb6e 	bl	8000858 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	; 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e3c0      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800118a:	4b59      	ldr	r3, [pc, #356]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x110>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f000 80ca 	beq.w	800133c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011a8:	4b51      	ldr	r3, [pc, #324]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80011aa:	691b      	ldr	r3, [r3, #16]
 80011ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80011b0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011b2:	4b4f      	ldr	r3, [pc, #316]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80011b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011b8:	6a3b      	ldr	r3, [r7, #32]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d007      	beq.n	80011ce <HAL_RCC_OscConfig+0x166>
 80011be:	6a3b      	ldr	r3, [r7, #32]
 80011c0:	2b18      	cmp	r3, #24
 80011c2:	d156      	bne.n	8001272 <HAL_RCC_OscConfig+0x20a>
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f003 0303 	and.w	r3, r3, #3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d151      	bne.n	8001272 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011ce:	4b48      	ldr	r3, [pc, #288]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0304 	and.w	r3, r3, #4
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d005      	beq.n	80011e6 <HAL_RCC_OscConfig+0x17e>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d101      	bne.n	80011e6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e392      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80011e6:	4b42      	ldr	r3, [pc, #264]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 0219 	bic.w	r2, r3, #25
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	493f      	ldr	r1, [pc, #252]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80011f4:	4313      	orrs	r3, r2
 80011f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f8:	f7ff fb2e 	bl	8000858 <HAL_GetTick>
 80011fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001200:	f7ff fb2a 	bl	8000858 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e37c      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001212:	4b37      	ldr	r3, [pc, #220]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121e:	f7ff fb4b 	bl	80008b8 <HAL_GetREVID>
 8001222:	4603      	mov	r3, r0
 8001224:	f241 0203 	movw	r2, #4099	; 0x1003
 8001228:	4293      	cmp	r3, r2
 800122a:	d817      	bhi.n	800125c <HAL_RCC_OscConfig+0x1f4>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	691b      	ldr	r3, [r3, #16]
 8001230:	2b40      	cmp	r3, #64	; 0x40
 8001232:	d108      	bne.n	8001246 <HAL_RCC_OscConfig+0x1de>
 8001234:	4b2e      	ldr	r3, [pc, #184]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800123c:	4a2c      	ldr	r2, [pc, #176]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800123e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001242:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001244:	e07a      	b.n	800133c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001246:	4b2a      	ldr	r3, [pc, #168]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	691b      	ldr	r3, [r3, #16]
 8001252:	031b      	lsls	r3, r3, #12
 8001254:	4926      	ldr	r1, [pc, #152]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001256:	4313      	orrs	r3, r2
 8001258:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800125a:	e06f      	b.n	800133c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125c:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	691b      	ldr	r3, [r3, #16]
 8001268:	061b      	lsls	r3, r3, #24
 800126a:	4921      	ldr	r1, [pc, #132]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800126c:	4313      	orrs	r3, r2
 800126e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001270:	e064      	b.n	800133c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	68db      	ldr	r3, [r3, #12]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d047      	beq.n	800130a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800127a:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f023 0219 	bic.w	r2, r3, #25
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	491a      	ldr	r1, [pc, #104]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 8001288:	4313      	orrs	r3, r2
 800128a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800128c:	f7ff fae4 	bl	8000858 <HAL_GetTick>
 8001290:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff fae0 	bl	8000858 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e332      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0304 	and.w	r3, r3, #4
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f0      	beq.n	8001294 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b2:	f7ff fb01 	bl	80008b8 <HAL_GetREVID>
 80012b6:	4603      	mov	r3, r0
 80012b8:	f241 0203 	movw	r2, #4099	; 0x1003
 80012bc:	4293      	cmp	r3, r2
 80012be:	d819      	bhi.n	80012f4 <HAL_RCC_OscConfig+0x28c>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	2b40      	cmp	r3, #64	; 0x40
 80012c6:	d108      	bne.n	80012da <HAL_RCC_OscConfig+0x272>
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80012d0:	4a07      	ldr	r2, [pc, #28]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80012d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d6:	6053      	str	r3, [r2, #4]
 80012d8:	e030      	b.n	800133c <HAL_RCC_OscConfig+0x2d4>
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	031b      	lsls	r3, r3, #12
 80012e8:	4901      	ldr	r1, [pc, #4]	; (80012f0 <HAL_RCC_OscConfig+0x288>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	604b      	str	r3, [r1, #4]
 80012ee:	e025      	b.n	800133c <HAL_RCC_OscConfig+0x2d4>
 80012f0:	58024400 	.word	0x58024400
 80012f4:	4b9a      	ldr	r3, [pc, #616]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	061b      	lsls	r3, r3, #24
 8001302:	4997      	ldr	r1, [pc, #604]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001304:	4313      	orrs	r3, r2
 8001306:	604b      	str	r3, [r1, #4]
 8001308:	e018      	b.n	800133c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130a:	4b95      	ldr	r3, [pc, #596]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a94      	ldr	r2, [pc, #592]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001310:	f023 0301 	bic.w	r3, r3, #1
 8001314:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001316:	f7ff fa9f 	bl	8000858 <HAL_GetTick>
 800131a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800131c:	e008      	b.n	8001330 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131e:	f7ff fa9b 	bl	8000858 <HAL_GetTick>
 8001322:	4602      	mov	r2, r0
 8001324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e2ed      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001330:	4b8b      	ldr	r3, [pc, #556]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1f0      	bne.n	800131e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0310 	and.w	r3, r3, #16
 8001344:	2b00      	cmp	r3, #0
 8001346:	f000 80a9 	beq.w	800149c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800134a:	4b85      	ldr	r3, [pc, #532]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800134c:	691b      	ldr	r3, [r3, #16]
 800134e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001352:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001354:	4b82      	ldr	r3, [pc, #520]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001358:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	2b08      	cmp	r3, #8
 800135e:	d007      	beq.n	8001370 <HAL_RCC_OscConfig+0x308>
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	2b18      	cmp	r3, #24
 8001364:	d13a      	bne.n	80013dc <HAL_RCC_OscConfig+0x374>
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	2b01      	cmp	r3, #1
 800136e:	d135      	bne.n	80013dc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001370:	4b7b      	ldr	r3, [pc, #492]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <HAL_RCC_OscConfig+0x320>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69db      	ldr	r3, [r3, #28]
 8001380:	2b80      	cmp	r3, #128	; 0x80
 8001382:	d001      	beq.n	8001388 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e2c1      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001388:	f7ff fa96 	bl	80008b8 <HAL_GetREVID>
 800138c:	4603      	mov	r3, r0
 800138e:	f241 0203 	movw	r2, #4099	; 0x1003
 8001392:	4293      	cmp	r3, r2
 8001394:	d817      	bhi.n	80013c6 <HAL_RCC_OscConfig+0x35e>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a1b      	ldr	r3, [r3, #32]
 800139a:	2b20      	cmp	r3, #32
 800139c:	d108      	bne.n	80013b0 <HAL_RCC_OscConfig+0x348>
 800139e:	4b70      	ldr	r3, [pc, #448]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80013a6:	4a6e      	ldr	r2, [pc, #440]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80013ac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013ae:	e075      	b.n	800149c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013b0:	4b6b      	ldr	r3, [pc, #428]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	069b      	lsls	r3, r3, #26
 80013be:	4968      	ldr	r1, [pc, #416]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013c0:	4313      	orrs	r3, r2
 80013c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013c4:	e06a      	b.n	800149c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013c6:	4b66      	ldr	r3, [pc, #408]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013c8:	68db      	ldr	r3, [r3, #12]
 80013ca:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a1b      	ldr	r3, [r3, #32]
 80013d2:	061b      	lsls	r3, r3, #24
 80013d4:	4962      	ldr	r1, [pc, #392]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013da:	e05f      	b.n	800149c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d042      	beq.n	800146a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80013e4:	4b5e      	ldr	r3, [pc, #376]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a5d      	ldr	r2, [pc, #372]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80013ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f0:	f7ff fa32 	bl	8000858 <HAL_GetTick>
 80013f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80013f8:	f7ff fa2e 	bl	8000858 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e280      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800140a:	4b55      	ldr	r3, [pc, #340]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001412:	2b00      	cmp	r3, #0
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001416:	f7ff fa4f 	bl	80008b8 <HAL_GetREVID>
 800141a:	4603      	mov	r3, r0
 800141c:	f241 0203 	movw	r2, #4099	; 0x1003
 8001420:	4293      	cmp	r3, r2
 8001422:	d817      	bhi.n	8001454 <HAL_RCC_OscConfig+0x3ec>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	2b20      	cmp	r3, #32
 800142a:	d108      	bne.n	800143e <HAL_RCC_OscConfig+0x3d6>
 800142c:	4b4c      	ldr	r3, [pc, #304]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001434:	4a4a      	ldr	r2, [pc, #296]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001436:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800143a:	6053      	str	r3, [r2, #4]
 800143c:	e02e      	b.n	800149c <HAL_RCC_OscConfig+0x434>
 800143e:	4b48      	ldr	r3, [pc, #288]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	069b      	lsls	r3, r3, #26
 800144c:	4944      	ldr	r1, [pc, #272]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800144e:	4313      	orrs	r3, r2
 8001450:	604b      	str	r3, [r1, #4]
 8001452:	e023      	b.n	800149c <HAL_RCC_OscConfig+0x434>
 8001454:	4b42      	ldr	r3, [pc, #264]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	061b      	lsls	r3, r3, #24
 8001462:	493f      	ldr	r1, [pc, #252]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001464:	4313      	orrs	r3, r2
 8001466:	60cb      	str	r3, [r1, #12]
 8001468:	e018      	b.n	800149c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800146a:	4b3d      	ldr	r3, [pc, #244]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a3c      	ldr	r2, [pc, #240]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001470:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001474:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001476:	f7ff f9ef 	bl	8000858 <HAL_GetTick>
 800147a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800147c:	e008      	b.n	8001490 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800147e:	f7ff f9eb 	bl	8000858 <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e23d      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001490:	4b33      	ldr	r3, [pc, #204]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f0      	bne.n	800147e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0308 	and.w	r3, r3, #8
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d036      	beq.n	8001516 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d019      	beq.n	80014e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014b0:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80014b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b4:	4a2a      	ldr	r2, [pc, #168]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014bc:	f7ff f9cc 	bl	8000858 <HAL_GetTick>
 80014c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c4:	f7ff f9c8 	bl	8000858 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e21a      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014d6:	4b22      	ldr	r3, [pc, #136]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80014d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0f0      	beq.n	80014c4 <HAL_RCC_OscConfig+0x45c>
 80014e2:	e018      	b.n	8001516 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e4:	4b1e      	ldr	r3, [pc, #120]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80014e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014e8:	4a1d      	ldr	r2, [pc, #116]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f0:	f7ff f9b2 	bl	8000858 <HAL_GetTick>
 80014f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014f8:	f7ff f9ae 	bl	8000858 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e200      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800150a:	4b15      	ldr	r3, [pc, #84]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800150c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0320 	and.w	r3, r3, #32
 800151e:	2b00      	cmp	r3, #0
 8001520:	d039      	beq.n	8001596 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	699b      	ldr	r3, [r3, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d01c      	beq.n	8001564 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800152a:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a0c      	ldr	r2, [pc, #48]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001530:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001534:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001536:	f7ff f98f 	bl	8000858 <HAL_GetTick>
 800153a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800153e:	f7ff f98b 	bl	8000858 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e1dd      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001550:	4b03      	ldr	r3, [pc, #12]	; (8001560 <HAL_RCC_OscConfig+0x4f8>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0f0      	beq.n	800153e <HAL_RCC_OscConfig+0x4d6>
 800155c:	e01b      	b.n	8001596 <HAL_RCC_OscConfig+0x52e>
 800155e:	bf00      	nop
 8001560:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001564:	4b9b      	ldr	r3, [pc, #620]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a9a      	ldr	r2, [pc, #616]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800156a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800156e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001570:	f7ff f972 	bl	8000858 <HAL_GetTick>
 8001574:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001578:	f7ff f96e 	bl	8000858 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e1c0      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800158a:	4b92      	ldr	r3, [pc, #584]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f0      	bne.n	8001578 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f000 8081 	beq.w	80016a6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015a4:	4b8c      	ldr	r3, [pc, #560]	; (80017d8 <HAL_RCC_OscConfig+0x770>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a8b      	ldr	r2, [pc, #556]	; (80017d8 <HAL_RCC_OscConfig+0x770>)
 80015aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015b0:	f7ff f952 	bl	8000858 <HAL_GetTick>
 80015b4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015b8:	f7ff f94e 	bl	8000858 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b64      	cmp	r3, #100	; 0x64
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e1a0      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015ca:	4b83      	ldr	r3, [pc, #524]	; (80017d8 <HAL_RCC_OscConfig+0x770>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d0f0      	beq.n	80015b8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d106      	bne.n	80015ec <HAL_RCC_OscConfig+0x584>
 80015de:	4b7d      	ldr	r3, [pc, #500]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80015e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e2:	4a7c      	ldr	r2, [pc, #496]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6713      	str	r3, [r2, #112]	; 0x70
 80015ea:	e02d      	b.n	8001648 <HAL_RCC_OscConfig+0x5e0>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10c      	bne.n	800160e <HAL_RCC_OscConfig+0x5a6>
 80015f4:	4b77      	ldr	r3, [pc, #476]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80015f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f8:	4a76      	ldr	r2, [pc, #472]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80015fa:	f023 0301 	bic.w	r3, r3, #1
 80015fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001600:	4b74      	ldr	r3, [pc, #464]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001604:	4a73      	ldr	r2, [pc, #460]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001606:	f023 0304 	bic.w	r3, r3, #4
 800160a:	6713      	str	r3, [r2, #112]	; 0x70
 800160c:	e01c      	b.n	8001648 <HAL_RCC_OscConfig+0x5e0>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2b05      	cmp	r3, #5
 8001614:	d10c      	bne.n	8001630 <HAL_RCC_OscConfig+0x5c8>
 8001616:	4b6f      	ldr	r3, [pc, #444]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161a:	4a6e      	ldr	r2, [pc, #440]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6713      	str	r3, [r2, #112]	; 0x70
 8001622:	4b6c      	ldr	r3, [pc, #432]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001626:	4a6b      	ldr	r2, [pc, #428]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6713      	str	r3, [r2, #112]	; 0x70
 800162e:	e00b      	b.n	8001648 <HAL_RCC_OscConfig+0x5e0>
 8001630:	4b68      	ldr	r3, [pc, #416]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001634:	4a67      	ldr	r2, [pc, #412]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	6713      	str	r3, [r2, #112]	; 0x70
 800163c:	4b65      	ldr	r3, [pc, #404]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001640:	4a64      	ldr	r2, [pc, #400]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001642:	f023 0304 	bic.w	r3, r3, #4
 8001646:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d015      	beq.n	800167c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001650:	f7ff f902 	bl	8000858 <HAL_GetTick>
 8001654:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001656:	e00a      	b.n	800166e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001658:	f7ff f8fe 	bl	8000858 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	f241 3288 	movw	r2, #5000	; 0x1388
 8001666:	4293      	cmp	r3, r2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e14e      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800166e:	4b59      	ldr	r3, [pc, #356]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0ee      	beq.n	8001658 <HAL_RCC_OscConfig+0x5f0>
 800167a:	e014      	b.n	80016a6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800167c:	f7ff f8ec 	bl	8000858 <HAL_GetTick>
 8001680:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001682:	e00a      	b.n	800169a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001684:	f7ff f8e8 	bl	8000858 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001692:	4293      	cmp	r3, r2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e138      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800169a:	4b4e      	ldr	r3, [pc, #312]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800169c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1ee      	bne.n	8001684 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 812d 	beq.w	800190a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80016b0:	4b48      	ldr	r3, [pc, #288]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016b8:	2b18      	cmp	r3, #24
 80016ba:	f000 80bd 	beq.w	8001838 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	f040 809e 	bne.w	8001804 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c8:	4b42      	ldr	r3, [pc, #264]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a41      	ldr	r2, [pc, #260]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80016ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d4:	f7ff f8c0 	bl	8000858 <HAL_GetTick>
 80016d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016dc:	f7ff f8bc 	bl	8000858 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e10e      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016ee:	4b39      	ldr	r3, [pc, #228]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f0      	bne.n	80016dc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016fa:	4b36      	ldr	r3, [pc, #216]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80016fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016fe:	4b37      	ldr	r3, [pc, #220]	; (80017dc <HAL_RCC_OscConfig+0x774>)
 8001700:	4013      	ands	r3, r2
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800170a:	0112      	lsls	r2, r2, #4
 800170c:	430a      	orrs	r2, r1
 800170e:	4931      	ldr	r1, [pc, #196]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001710:	4313      	orrs	r3, r2
 8001712:	628b      	str	r3, [r1, #40]	; 0x28
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001718:	3b01      	subs	r3, #1
 800171a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001722:	3b01      	subs	r3, #1
 8001724:	025b      	lsls	r3, r3, #9
 8001726:	b29b      	uxth	r3, r3
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800172e:	3b01      	subs	r3, #1
 8001730:	041b      	lsls	r3, r3, #16
 8001732:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001736:	431a      	orrs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800173c:	3b01      	subs	r3, #1
 800173e:	061b      	lsls	r3, r3, #24
 8001740:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001744:	4923      	ldr	r1, [pc, #140]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001746:	4313      	orrs	r3, r2
 8001748:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800174a:	4b22      	ldr	r3, [pc, #136]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800174c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800174e:	4a21      	ldr	r2, [pc, #132]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001750:	f023 0301 	bic.w	r3, r3, #1
 8001754:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001756:	4b1f      	ldr	r3, [pc, #124]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001758:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800175a:	4b21      	ldr	r3, [pc, #132]	; (80017e0 <HAL_RCC_OscConfig+0x778>)
 800175c:	4013      	ands	r3, r2
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001762:	00d2      	lsls	r2, r2, #3
 8001764:	491b      	ldr	r1, [pc, #108]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001766:	4313      	orrs	r3, r2
 8001768:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800176a:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	f023 020c 	bic.w	r2, r3, #12
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	4917      	ldr	r1, [pc, #92]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001778:	4313      	orrs	r3, r2
 800177a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800177c:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001780:	f023 0202 	bic.w	r2, r3, #2
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001788:	4912      	ldr	r1, [pc, #72]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800178a:	4313      	orrs	r3, r2
 800178c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800178e:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001792:	4a10      	ldr	r2, [pc, #64]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 8001794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001798:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 800179c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800179e:	4a0d      	ldr	r2, [pc, #52]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017aa:	4a0a      	ldr	r2, [pc, #40]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80017b2:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b6:	4a07      	ldr	r2, [pc, #28]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017be:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <HAL_RCC_OscConfig+0x76c>)
 80017c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ca:	f7ff f845 	bl	8000858 <HAL_GetTick>
 80017ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017d0:	e011      	b.n	80017f6 <HAL_RCC_OscConfig+0x78e>
 80017d2:	bf00      	nop
 80017d4:	58024400 	.word	0x58024400
 80017d8:	58024800 	.word	0x58024800
 80017dc:	fffffc0c 	.word	0xfffffc0c
 80017e0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017e4:	f7ff f838 	bl	8000858 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e08a      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017f6:	4b47      	ldr	r3, [pc, #284]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0x77c>
 8001802:	e082      	b.n	800190a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001804:	4b43      	ldr	r3, [pc, #268]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a42      	ldr	r2, [pc, #264]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 800180a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800180e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001810:	f7ff f822 	bl	8000858 <HAL_GetTick>
 8001814:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001818:	f7ff f81e 	bl	8000858 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e070      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800182a:	4b3a      	ldr	r3, [pc, #232]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0x7b0>
 8001836:	e068      	b.n	800190a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001838:	4b36      	ldr	r3, [pc, #216]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 800183a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800183e:	4b35      	ldr	r3, [pc, #212]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001848:	2b01      	cmp	r3, #1
 800184a:	d031      	beq.n	80018b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	f003 0203 	and.w	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001856:	429a      	cmp	r2, r3
 8001858:	d12a      	bne.n	80018b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	091b      	lsrs	r3, r3, #4
 800185e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d122      	bne.n	80018b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001874:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001876:	429a      	cmp	r2, r3
 8001878:	d11a      	bne.n	80018b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	0a5b      	lsrs	r3, r3, #9
 800187e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001886:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001888:	429a      	cmp	r2, r3
 800188a:	d111      	bne.n	80018b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	0c1b      	lsrs	r3, r3, #16
 8001890:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001898:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800189a:	429a      	cmp	r2, r3
 800189c:	d108      	bne.n	80018b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	0e1b      	lsrs	r3, r3, #24
 80018a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e02b      	b.n	800190c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80018b4:	4b17      	ldr	r3, [pc, #92]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 80018b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b8:	08db      	lsrs	r3, r3, #3
 80018ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80018be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d01f      	beq.n	800190a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 80018cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ce:	4a11      	ldr	r2, [pc, #68]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 80018d0:	f023 0301 	bic.w	r3, r3, #1
 80018d4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018d6:	f7fe ffbf 	bl	8000858 <HAL_GetTick>
 80018da:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80018dc:	bf00      	nop
 80018de:	f7fe ffbb 	bl	8000858 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d0f9      	beq.n	80018de <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80018ea:	4b0a      	ldr	r3, [pc, #40]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 80018ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <HAL_RCC_OscConfig+0x8b0>)
 80018f0:	4013      	ands	r3, r2
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80018f6:	00d2      	lsls	r2, r2, #3
 80018f8:	4906      	ldr	r1, [pc, #24]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80018fe:	4b05      	ldr	r3, [pc, #20]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 8001900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001902:	4a04      	ldr	r2, [pc, #16]	; (8001914 <HAL_RCC_OscConfig+0x8ac>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3730      	adds	r7, #48	; 0x30
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	58024400 	.word	0x58024400
 8001918:	ffff0007 	.word	0xffff0007

0800191c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e19c      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001930:	4b8a      	ldr	r3, [pc, #552]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 030f 	and.w	r3, r3, #15
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d910      	bls.n	8001960 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800193e:	4b87      	ldr	r3, [pc, #540]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f023 020f 	bic.w	r2, r3, #15
 8001946:	4985      	ldr	r1, [pc, #532]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	4313      	orrs	r3, r2
 800194c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800194e:	4b83      	ldr	r3, [pc, #524]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d001      	beq.n	8001960 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e184      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0304 	and.w	r3, r3, #4
 8001968:	2b00      	cmp	r3, #0
 800196a:	d010      	beq.n	800198e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	691a      	ldr	r2, [r3, #16]
 8001970:	4b7b      	ldr	r3, [pc, #492]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001978:	429a      	cmp	r2, r3
 800197a:	d908      	bls.n	800198e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800197c:	4b78      	ldr	r3, [pc, #480]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	4975      	ldr	r1, [pc, #468]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 800198a:	4313      	orrs	r3, r2
 800198c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	2b00      	cmp	r3, #0
 8001998:	d010      	beq.n	80019bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	695a      	ldr	r2, [r3, #20]
 800199e:	4b70      	ldr	r3, [pc, #448]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d908      	bls.n	80019bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80019aa:	4b6d      	ldr	r3, [pc, #436]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	496a      	ldr	r1, [pc, #424]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0310 	and.w	r3, r3, #16
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d010      	beq.n	80019ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	699a      	ldr	r2, [r3, #24]
 80019cc:	4b64      	ldr	r3, [pc, #400]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d908      	bls.n	80019ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80019d8:	4b61      	ldr	r3, [pc, #388]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	495e      	ldr	r1, [pc, #376]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0320 	and.w	r3, r3, #32
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d010      	beq.n	8001a18 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69da      	ldr	r2, [r3, #28]
 80019fa:	4b59      	ldr	r3, [pc, #356]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d908      	bls.n	8001a18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001a06:	4b56      	ldr	r3, [pc, #344]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	4953      	ldr	r1, [pc, #332]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d010      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68da      	ldr	r2, [r3, #12]
 8001a28:	4b4d      	ldr	r3, [pc, #308]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f003 030f 	and.w	r3, r3, #15
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d908      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a34:	4b4a      	ldr	r3, [pc, #296]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f023 020f 	bic.w	r2, r3, #15
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	4947      	ldr	r1, [pc, #284]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d055      	beq.n	8001afe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a52:	4b43      	ldr	r3, [pc, #268]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	4940      	ldr	r1, [pc, #256]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d107      	bne.n	8001a7c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a6c:	4b3c      	ldr	r3, [pc, #240]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d121      	bne.n	8001abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e0f6      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d107      	bne.n	8001a94 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a84:	4b36      	ldr	r3, [pc, #216]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d115      	bne.n	8001abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e0ea      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d107      	bne.n	8001aac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a9c:	4b30      	ldr	r3, [pc, #192]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d109      	bne.n	8001abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0de      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001aac:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0d6      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001abc:	4b28      	ldr	r3, [pc, #160]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	f023 0207 	bic.w	r2, r3, #7
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	4925      	ldr	r1, [pc, #148]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ace:	f7fe fec3 	bl	8000858 <HAL_GetTick>
 8001ad2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad4:	e00a      	b.n	8001aec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad6:	f7fe febf 	bl	8000858 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e0be      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aec:	4b1c      	ldr	r3, [pc, #112]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d1eb      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d010      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68da      	ldr	r2, [r3, #12]
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d208      	bcs.n	8001b2c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f023 020f 	bic.w	r2, r3, #15
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	490e      	ldr	r1, [pc, #56]	; (8001b60 <HAL_RCC_ClockConfig+0x244>)
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 030f 	and.w	r3, r3, #15
 8001b34:	683a      	ldr	r2, [r7, #0]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d214      	bcs.n	8001b64 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3a:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f023 020f 	bic.w	r2, r3, #15
 8001b42:	4906      	ldr	r1, [pc, #24]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b4a:	4b04      	ldr	r3, [pc, #16]	; (8001b5c <HAL_RCC_ClockConfig+0x240>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d005      	beq.n	8001b64 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e086      	b.n	8001c6a <HAL_RCC_ClockConfig+0x34e>
 8001b5c:	52002000 	.word	0x52002000
 8001b60:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d010      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691a      	ldr	r2, [r3, #16]
 8001b74:	4b3f      	ldr	r3, [pc, #252]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d208      	bcs.n	8001b92 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b80:	4b3c      	ldr	r3, [pc, #240]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	4939      	ldr	r1, [pc, #228]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0308 	and.w	r3, r3, #8
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d010      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	695a      	ldr	r2, [r3, #20]
 8001ba2:	4b34      	ldr	r3, [pc, #208]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d208      	bcs.n	8001bc0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001bae:	4b31      	ldr	r3, [pc, #196]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	492e      	ldr	r1, [pc, #184]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0310 	and.w	r3, r3, #16
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d010      	beq.n	8001bee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	699a      	ldr	r2, [r3, #24]
 8001bd0:	4b28      	ldr	r3, [pc, #160]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d208      	bcs.n	8001bee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001bdc:	4b25      	ldr	r3, [pc, #148]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001bde:	69db      	ldr	r3, [r3, #28]
 8001be0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4922      	ldr	r1, [pc, #136]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0320 	and.w	r3, r3, #32
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d010      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69da      	ldr	r2, [r3, #28]
 8001bfe:	4b1d      	ldr	r3, [pc, #116]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d208      	bcs.n	8001c1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001c0a:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	4917      	ldr	r1, [pc, #92]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c1c:	f000 f834 	bl	8001c88 <HAL_RCC_GetSysClockFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b14      	ldr	r3, [pc, #80]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	0a1b      	lsrs	r3, r3, #8
 8001c28:	f003 030f 	and.w	r3, r3, #15
 8001c2c:	4912      	ldr	r1, [pc, #72]	; (8001c78 <HAL_RCC_ClockConfig+0x35c>)
 8001c2e:	5ccb      	ldrb	r3, [r1, r3]
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
 8001c38:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <HAL_RCC_ClockConfig+0x358>)
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	4a0d      	ldr	r2, [pc, #52]	; (8001c78 <HAL_RCC_ClockConfig+0x35c>)
 8001c44:	5cd3      	ldrb	r3, [r2, r3]
 8001c46:	f003 031f 	and.w	r3, r3, #31
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c50:	4a0a      	ldr	r2, [pc, #40]	; (8001c7c <HAL_RCC_ClockConfig+0x360>)
 8001c52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c54:	4a0a      	ldr	r2, [pc, #40]	; (8001c80 <HAL_RCC_ClockConfig+0x364>)
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_RCC_ClockConfig+0x368>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fdb0 	bl	80007c4 <HAL_InitTick>
 8001c64:	4603      	mov	r3, r0
 8001c66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	58024400 	.word	0x58024400
 8001c78:	08001fec 	.word	0x08001fec
 8001c7c:	24000004 	.word	0x24000004
 8001c80:	24000000 	.word	0x24000000
 8001c84:	24000008 	.word	0x24000008

08001c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b089      	sub	sp, #36	; 0x24
 8001c8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c8e:	4bb3      	ldr	r3, [pc, #716]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c96:	2b18      	cmp	r3, #24
 8001c98:	f200 8155 	bhi.w	8001f46 <HAL_RCC_GetSysClockFreq+0x2be>
 8001c9c:	a201      	add	r2, pc, #4	; (adr r2, 8001ca4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca2:	bf00      	nop
 8001ca4:	08001d09 	.word	0x08001d09
 8001ca8:	08001f47 	.word	0x08001f47
 8001cac:	08001f47 	.word	0x08001f47
 8001cb0:	08001f47 	.word	0x08001f47
 8001cb4:	08001f47 	.word	0x08001f47
 8001cb8:	08001f47 	.word	0x08001f47
 8001cbc:	08001f47 	.word	0x08001f47
 8001cc0:	08001f47 	.word	0x08001f47
 8001cc4:	08001d2f 	.word	0x08001d2f
 8001cc8:	08001f47 	.word	0x08001f47
 8001ccc:	08001f47 	.word	0x08001f47
 8001cd0:	08001f47 	.word	0x08001f47
 8001cd4:	08001f47 	.word	0x08001f47
 8001cd8:	08001f47 	.word	0x08001f47
 8001cdc:	08001f47 	.word	0x08001f47
 8001ce0:	08001f47 	.word	0x08001f47
 8001ce4:	08001d35 	.word	0x08001d35
 8001ce8:	08001f47 	.word	0x08001f47
 8001cec:	08001f47 	.word	0x08001f47
 8001cf0:	08001f47 	.word	0x08001f47
 8001cf4:	08001f47 	.word	0x08001f47
 8001cf8:	08001f47 	.word	0x08001f47
 8001cfc:	08001f47 	.word	0x08001f47
 8001d00:	08001f47 	.word	0x08001f47
 8001d04:	08001d3b 	.word	0x08001d3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d08:	4b94      	ldr	r3, [pc, #592]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0320 	and.w	r3, r3, #32
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d009      	beq.n	8001d28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001d14:	4b91      	ldr	r3, [pc, #580]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	08db      	lsrs	r3, r3, #3
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	4a90      	ldr	r2, [pc, #576]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d20:	fa22 f303 	lsr.w	r3, r2, r3
 8001d24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001d26:	e111      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001d28:	4b8d      	ldr	r3, [pc, #564]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d2a:	61bb      	str	r3, [r7, #24]
      break;
 8001d2c:	e10e      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001d2e:	4b8d      	ldr	r3, [pc, #564]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001d30:	61bb      	str	r3, [r7, #24]
      break;
 8001d32:	e10b      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001d34:	4b8c      	ldr	r3, [pc, #560]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001d36:	61bb      	str	r3, [r7, #24]
      break;
 8001d38:	e108      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d3a:	4b88      	ldr	r3, [pc, #544]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001d44:	4b85      	ldr	r3, [pc, #532]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	091b      	lsrs	r3, r3, #4
 8001d4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d50:	4b82      	ldr	r3, [pc, #520]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001d5a:	4b80      	ldr	r3, [pc, #512]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5e:	08db      	lsrs	r3, r3, #3
 8001d60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	ee07 3a90 	vmov	s15, r3
 8001d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 80e1 	beq.w	8001f40 <HAL_RCC_GetSysClockFreq+0x2b8>
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	f000 8083 	beq.w	8001e8c <HAL_RCC_GetSysClockFreq+0x204>
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	f200 80a1 	bhi.w	8001ed0 <HAL_RCC_GetSysClockFreq+0x248>
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_RCC_GetSysClockFreq+0x114>
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d056      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001d9a:	e099      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d9c:	4b6f      	ldr	r3, [pc, #444]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0320 	and.w	r3, r3, #32
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d02d      	beq.n	8001e04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001da8:	4b6c      	ldr	r3, [pc, #432]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	08db      	lsrs	r3, r3, #3
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	4a6b      	ldr	r2, [pc, #428]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001db4:	fa22 f303 	lsr.w	r3, r2, r3
 8001db8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	ee07 3a90 	vmov	s15, r3
 8001dc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	ee07 3a90 	vmov	s15, r3
 8001dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dd2:	4b62      	ldr	r3, [pc, #392]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dda:	ee07 3a90 	vmov	s15, r3
 8001dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001de2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001de6:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dfe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001e02:	e087      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e0e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001f70 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e16:	4b51      	ldr	r3, [pc, #324]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e26:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e2a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e46:	e065      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	ee07 3a90 	vmov	s15, r3
 8001e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e52:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001f74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e5a:	4b40      	ldr	r3, [pc, #256]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e6e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e8a:	e043      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e96:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001f78 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e9e:	4b2f      	ldr	r3, [pc, #188]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ea6:	ee07 3a90 	vmov	s15, r3
 8001eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001eae:	ed97 6a02 	vldr	s12, [r7, #8]
 8001eb2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001ece:	e021      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	ee07 3a90 	vmov	s15, r3
 8001ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eda:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001f74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eea:	ee07 3a90 	vmov	s15, r3
 8001eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ef2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ef6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001f6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001f12:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001f14:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	0a5b      	lsrs	r3, r3, #9
 8001f1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f1e:	3301      	adds	r3, #1
 8001f20:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	ee07 3a90 	vmov	s15, r3
 8001f28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f38:	ee17 3a90 	vmov	r3, s15
 8001f3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001f3e:	e005      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	61bb      	str	r3, [r7, #24]
      break;
 8001f44:	e002      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f48:	61bb      	str	r3, [r7, #24]
      break;
 8001f4a:	bf00      	nop
  }

  return sysclockfreq;
 8001f4c:	69bb      	ldr	r3, [r7, #24]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3724      	adds	r7, #36	; 0x24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	58024400 	.word	0x58024400
 8001f60:	03d09000 	.word	0x03d09000
 8001f64:	003d0900 	.word	0x003d0900
 8001f68:	007a1200 	.word	0x007a1200
 8001f6c:	46000000 	.word	0x46000000
 8001f70:	4c742400 	.word	0x4c742400
 8001f74:	4a742400 	.word	0x4a742400
 8001f78:	4af42400 	.word	0x4af42400

08001f7c <memset>:
 8001f7c:	4402      	add	r2, r0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d100      	bne.n	8001f86 <memset+0xa>
 8001f84:	4770      	bx	lr
 8001f86:	f803 1b01 	strb.w	r1, [r3], #1
 8001f8a:	e7f9      	b.n	8001f80 <memset+0x4>

08001f8c <__libc_init_array>:
 8001f8c:	b570      	push	{r4, r5, r6, lr}
 8001f8e:	4d0d      	ldr	r5, [pc, #52]	; (8001fc4 <__libc_init_array+0x38>)
 8001f90:	4c0d      	ldr	r4, [pc, #52]	; (8001fc8 <__libc_init_array+0x3c>)
 8001f92:	1b64      	subs	r4, r4, r5
 8001f94:	10a4      	asrs	r4, r4, #2
 8001f96:	2600      	movs	r6, #0
 8001f98:	42a6      	cmp	r6, r4
 8001f9a:	d109      	bne.n	8001fb0 <__libc_init_array+0x24>
 8001f9c:	4d0b      	ldr	r5, [pc, #44]	; (8001fcc <__libc_init_array+0x40>)
 8001f9e:	4c0c      	ldr	r4, [pc, #48]	; (8001fd0 <__libc_init_array+0x44>)
 8001fa0:	f000 f818 	bl	8001fd4 <_init>
 8001fa4:	1b64      	subs	r4, r4, r5
 8001fa6:	10a4      	asrs	r4, r4, #2
 8001fa8:	2600      	movs	r6, #0
 8001faa:	42a6      	cmp	r6, r4
 8001fac:	d105      	bne.n	8001fba <__libc_init_array+0x2e>
 8001fae:	bd70      	pop	{r4, r5, r6, pc}
 8001fb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fb4:	4798      	blx	r3
 8001fb6:	3601      	adds	r6, #1
 8001fb8:	e7ee      	b.n	8001f98 <__libc_init_array+0xc>
 8001fba:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fbe:	4798      	blx	r3
 8001fc0:	3601      	adds	r6, #1
 8001fc2:	e7f2      	b.n	8001faa <__libc_init_array+0x1e>
 8001fc4:	08001ffc 	.word	0x08001ffc
 8001fc8:	08001ffc 	.word	0x08001ffc
 8001fcc:	08001ffc 	.word	0x08001ffc
 8001fd0:	08002000 	.word	0x08002000

08001fd4 <_init>:
 8001fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fd6:	bf00      	nop
 8001fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fda:	bc08      	pop	{r3}
 8001fdc:	469e      	mov	lr, r3
 8001fde:	4770      	bx	lr

08001fe0 <_fini>:
 8001fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe2:	bf00      	nop
 8001fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fe6:	bc08      	pop	{r3}
 8001fe8:	469e      	mov	lr, r3
 8001fea:	4770      	bx	lr
