
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102369                       # Number of seconds simulated
sim_ticks                                102369073128                       # Number of ticks simulated
final_tick                               628701580884                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122212                       # Simulator instruction rate (inst/s)
host_op_rate                                   154136                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5710488                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886240                       # Number of bytes of host memory used
host_seconds                                 17926.50                       # Real time elapsed on the host
sim_insts                                  2190828630                       # Number of instructions simulated
sim_ops                                    2763121051                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4161920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6217216                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10382848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2630784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2630784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        32515                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        48572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 81116                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20553                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20553                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40656029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60733343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101425633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25699012                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25699012                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25699012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40656029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60733343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              127124644                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245489385                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373314                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539965                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802142                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396982                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334736                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373314                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525605                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536925                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8325110                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571658                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    228505912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.988734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203222428     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880238      0.82%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.50%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.88%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.72%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.64%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.89%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012997      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    228505912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087064                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477963                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189785812                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9918614                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209534                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62027                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529917                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511740                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820378                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529917                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067339                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         778925                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      8275900                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973443                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880382                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776054                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96278                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563425                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667286067                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667286067                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572988                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544798                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70258                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642420                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011227                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62400                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35124033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    228505912                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283502                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171883963     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519490      9.86%     85.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784988      5.16%     90.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324448      3.64%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318043      3.64%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973912      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267936      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265987      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167145      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    228505912                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49964     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161878     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151597     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754928     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186211      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184622      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011227                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.554041                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500954201                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688507                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374666                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279133                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137826                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95687                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529917                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         580104                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54008                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721484                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202675                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474065                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095050                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537158                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279665                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184615                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547780                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706621                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706566                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231237                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061021                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.544653                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457493                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    224975995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.547899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.399076                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174656832     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24541230     10.91%     88.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414717      4.18%     92.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4963454      2.21%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206990      1.87%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001453      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941328      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479947      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770044      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    224975995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770044                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364927644                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973333                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16983473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.454894                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.454894                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.407350                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.407350                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678867                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756437                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228855                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245489385                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19404472                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15861149                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1891105                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7984972                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7611546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1990280                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85180                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187009735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109023670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19404472                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9601826                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22699481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5239215                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6941633                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11454704                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1892783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219967220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.948844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197267739     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1079916      0.49%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1650471      0.75%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2274498      1.03%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2333769      1.06%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1952365      0.89%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1109622      0.50%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1644533      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10654307      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219967220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079044                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.444107                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184852608                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9117037                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22637451                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43988                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3316135                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3205508                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133590218                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3316135                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185370290                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1612125                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6176635                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22173428                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1318601                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133515646                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1201                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        305094                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521832                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          913                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    185537445                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    621363120                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    621363120                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160457176                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25080267                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37024                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21360                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3822791                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12672937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6956702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123222                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1512734                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133357109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37006                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126532899                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24220                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15098889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35810739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5678                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219967220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575235                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166471162     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21809674      9.91%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11271449      5.12%     90.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8497279      3.86%     94.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6615715      3.01%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2654259      1.21%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1686579      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       853963      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107140      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219967220                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22461     10.02%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         82760     36.94%     46.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118847     53.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106015424     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1960757      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15664      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11637326      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6903728      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126532899                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515431                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             224068                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001771                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473281306                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148493324                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124637944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126756967                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       295200                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2083942                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          320                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169279                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3316135                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1347971                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124351                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133394115                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12672937                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6956702                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21342                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          320                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1101459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1075217                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2176676                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124812235                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10971993                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1720664                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17874223                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17640521                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6902230                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508422                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124638169                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124637944                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71727363                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        192153700                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507712                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373281                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93972849                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115496513                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17898641                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1922282                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216651085                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169435459     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23280009     10.75%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8847877      4.08%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4268872      1.97%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3532880      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2111222      0.97%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1789565      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       792494      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2592707      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216651085                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93972849                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115496513                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17376418                       # Number of memory references committed
system.switch_cpus1.commit.loads             10588995                       # Number of loads committed
system.switch_cpus1.commit.membars              15664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16564502                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104104843                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2356613                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2592707                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347453532                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          270106654                       # The number of ROB writes
system.switch_cpus1.timesIdled                2917710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25522165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93972849                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115496513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93972849                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.612344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.612344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.382798                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.382798                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562522009                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172929899                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124331352                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31328                       # number of misc regfile writes
system.l2.replacements                         102339                       # number of replacements
system.l2.tagsinuse                        255.999424                       # Cycle average of tags in use
system.l2.total_refs                             1904                       # Total number of references to valid blocks.
system.l2.sampled_refs                         102595                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.018558                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            54.572787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.031778                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     79.454548                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.026839                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    121.713351                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.068499                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.131622                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.213175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.310369                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.475443                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000514                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          342                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          970                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1312                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21810                       # number of Writeback hits
system.l2.Writeback_hits::total                 21810                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          970                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1312                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          342                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          970                       # number of overall hits
system.l2.overall_hits::total                    1312                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        32515                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        48567                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 81111                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        32515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        48572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81116                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        32515                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        48572                       # number of overall misses
system.l2.overall_misses::total                 81116                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2336907                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5394692863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2076051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   8039232314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13438338135                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       743366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        743366                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2336907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5394692863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2076051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   8039975680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13439081501                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2336907                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5394692863                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2076051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   8039975680                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13439081501                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               82423                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21810                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21810                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                82428                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               82428                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.989591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.980419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.984082                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.989591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.980421                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.989591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.980421                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984083                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146056.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165913.973950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159696.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165528.698787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165678.368347                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 148673.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148673.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146056.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165913.973950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159696.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165526.963683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165677.320146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146056.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165913.973950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159696.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165526.963683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165677.320146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20553                       # number of writebacks
system.l2.writebacks::total                     20553                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        32515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        48567                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            81111                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        32515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        48572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        32515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        48572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81116                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1403736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3500050571                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1319678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   5209116036                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8711890021                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       452002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       452002                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1403736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3500050571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1319678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   5209568038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8712342023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1403736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3500050571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1319678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   5209568038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8712342023                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.989591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.980419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.984082                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.989591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.980421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.989591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.980421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984083                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87733.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107644.181793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101513.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107256.285873                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107407.010405                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 90400.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90400.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 87733.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107644.181793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101513.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107254.550729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107405.962116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 87733.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107644.181793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101513.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107254.550729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107405.962116                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996545                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579293                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.569264                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996545                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571639                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571639                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571639                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571639                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571639                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571639                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2898050                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2898050                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2898050                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2898050                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2898050                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2898050                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571658                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571658                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571658                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571658                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152528.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152528.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152528.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152528.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152528.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152528.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2470597                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2470597                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2470597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2470597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2470597                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2470597                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154412.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154412.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154412.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154412.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154412.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154412.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365637                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.380455                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.307278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.692722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903544                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096456                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010784                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010784                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083593                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083593                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84466                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84466                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84466                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15609216163                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15609216163                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15609216163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15609216163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15609216163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15609216163                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168059                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009287                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005224                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 184798.808550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 184798.808550                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 184798.808550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 184798.808550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 184798.808550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 184798.808550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7100                       # number of writebacks
system.cpu0.dcache.writebacks::total             7100                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51609                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51609                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51609                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5702317600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5702317600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5702317600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5702317600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5702317600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5702317600                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173549.551085                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 173549.551085                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 173549.551085                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 173549.551085                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 173549.551085                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 173549.551085                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997250                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008318086                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045269.951318                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997250                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11454684                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11454684                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11454684                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11454684                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11454684                       # number of overall hits
system.cpu1.icache.overall_hits::total       11454684                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2953958                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2953958                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2953958                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2953958                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2953958                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2953958                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11454704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11454704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11454704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11454704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11454704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11454704                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147697.900000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147697.900000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147697.900000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147697.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147697.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147697.900000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2184694                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2184694                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2184694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2184694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2184694                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2184694                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168053.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168053.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168053.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168053.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168053.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168053.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49542                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170397599                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49798                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3421.775955                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.308972                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.691028                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911363                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088637                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8049804                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8049804                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6752405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6752405                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16478                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16478                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14802209                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14802209                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14802209                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14802209                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141223                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141223                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2723                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143946                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143946                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26523858367                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26523858367                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    399405148                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    399405148                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26923263515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26923263515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26923263515                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26923263515                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8191027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8191027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6755128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6755128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14946155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14946155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14946155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14946155                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017241                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000403                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009631                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187815.429264                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187815.429264                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146678.350349                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146678.350349                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 187037.246711                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 187037.246711                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 187037.246711                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 187037.246711                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       493035                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 82172.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14710                       # number of writebacks
system.cpu1.dcache.writebacks::total            14710                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91686                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91686                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2718                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2718                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94404                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94404                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49537                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49542                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49542                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49542                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49542                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8530839935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8530839935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       784866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       784866                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8531624801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8531624801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8531624801                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8531624801                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003315                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003315                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003315                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003315                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172211.476977                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172211.476977                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 156973.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 156973.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172209.939062                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172209.939062                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172209.939062                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172209.939062                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
