#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x121838700 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x1207feaa0 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x1207feae0 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x1207feb20 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000010100>;
P_0x1207feb60 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x1207feba0 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x12187b8c0_0 .var "clk", 0 0;
v0x12187b950_0 .var "curr_inst", 31 0;
v0x12187b9e0_0 .var/i "cycles", 31 0;
v0x12187ba70_0 .var/i "i", 31 0;
v0x12187bb00_0 .var "rst", 0 0;
S_0x1218383f0 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x121838700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x12185bfe0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x12185c020 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000010100>;
P_0x12185c060 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x12185c0a0 .param/l "RESET_PC" 0 3 9, C4<00000000000000000000000000000000>;
P_0x12185c0e0 .param/l "VPC_BITS" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x12185c120 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x121877ab0_0 .net "D_BP_taken", 0 0, L_0x12187dcc0;  1 drivers
v0x121877b40_0 .net "D_BP_target_pc", 31 0, L_0x12187dd50;  1 drivers
v0x121877bd0_0 .net "D_a", 31 0, L_0x1218842b0;  1 drivers
v0x121877ca0_0 .net "D_a2", 31 0, L_0x1218841c0;  1 drivers
v0x121877d70_0 .net "D_addi", 0 0, L_0x12187f7f0;  1 drivers
v0x121877e80_0 .net "D_alu_op", 3 0, L_0x1218817b0;  1 drivers
v0x121877f50_0 .net "D_b", 31 0, L_0x121884c80;  1 drivers
v0x121878020_0 .net "D_b2", 31 0, L_0x1218717b0;  1 drivers
v0x1218780f0_0 .net "D_brn", 0 0, L_0x12187f700;  1 drivers
v0x121878200_0 .net "D_byt", 0 0, L_0x12187f150;  1 drivers
v0x121878290_0 .net "D_imd", 10 0, L_0x12187e2a0;  1 drivers
v0x121878320_0 .net "D_inst", 31 0, v0x12186cd00_0;  1 drivers
v0x1218783f0_0 .net "D_ld", 0 0, L_0x12187ee00;  1 drivers
v0x121878480_0 .net "D_mul", 0 0, L_0x12187f270;  1 drivers
v0x121878550_0 .net "D_opc", 5 0, L_0x12187dde0;  1 drivers
v0x1218785e0_0 .net "D_pc", 31 0, v0x12186cda0_0;  1 drivers
v0x1218786b0_0 .net "D_ra", 4 0, L_0x12187df40;  1 drivers
v0x121878840_0 .net "D_rb", 4 0, L_0x12187e060;  1 drivers
v0x1218788d0_0 .net "D_rd", 4 0, L_0x12187e180;  1 drivers
v0x121878960_0 .net "D_str", 0 0, L_0x12187f030;  1 drivers
v0x1218789f0_0 .net "D_we", 0 0, L_0x12187dec0;  1 drivers
v0x121878a80_0 .net "Dc_mem_addr", 15 0, v0x12074bb30_0;  1 drivers
v0x121878b10_0 .net "Dc_mem_req", 0 0, v0x12074bbc0_0;  1 drivers
v0x121878ba0_0 .net "Dc_wb_addr", 15 0, v0x1207551a0_0;  1 drivers
v0x121878c70_0 .net "Dc_wb_we", 0 0, v0x120755230_0;  1 drivers
v0x121878d00_0 .net "Dc_wb_wline", 127 0, v0x1207552c0_0;  1 drivers
v0x121878dd0_0 .net "EX_BP_taken", 0 0, L_0x121885150;  1 drivers
v0x121878ea0_0 .net "EX_BP_target_pc", 31 0, L_0x121885600;  1 drivers
v0x121878f70_0 .net "EX_D_bp", 1 0, L_0x121882a90;  1 drivers
v0x121879040_0 .net "EX_a", 31 0, L_0x121884350;  1 drivers
v0x1218790d0_0 .net "EX_a2", 31 0, L_0x121884da0;  1 drivers
v0x121879160_0 .net "EX_alu_op", 3 0, L_0x121884ff0;  1 drivers
v0x121879230_0 .net "EX_alu_out", 31 0, v0x1207fe570_0;  1 drivers
v0x121878740_0 .net "EX_b", 31 0, L_0x121884e90;  1 drivers
v0x1218794c0_0 .net "EX_b2", 31 0, L_0x121884f00;  1 drivers
v0x121879550_0 .net "EX_brn", 0 0, L_0x121885060;  1 drivers
v0x1218795e0_0 .net "EX_byt", 0 0, L_0x121885360;  1 drivers
v0x1218796b0_0 .net "EX_ld", 0 0, v0x120751840_0;  1 drivers
v0x121879740_0 .net "EX_mul", 0 0, v0x1207518d0_0;  1 drivers
v0x1218797d0_0 .net "EX_rd", 4 0, v0x120751960_0;  1 drivers
v0x121879860_0 .net "EX_str", 0 0, L_0x1218852f0;  1 drivers
v0x121879930_0 .net "EX_taken", 0 0, v0x121837fa0_0;  1 drivers
v0x1218799c0_0 .net "EX_true_taken", 0 0, v0x121838030_0;  1 drivers
v0x121879a90_0 .net "EX_we", 0 0, v0x12077e180_0;  1 drivers
v0x121879b20_0 .net "F_BP_taken", 0 0, L_0x12187c550;  1 drivers
v0x121879bf0_0 .net "F_BP_target_pc", 31 0, L_0x12187c8c0;  1 drivers
L_0x128088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x121879c80_0 .net "F_admin", 0 0, L_0x128088010;  1 drivers
v0x121879d10_0 .net "F_inst", 31 0, v0x12186d6e0_0;  1 drivers
v0x121879de0_0 .net "F_mem_inst", 127 0, v0x121876fe0_0;  1 drivers
v0x121879eb0_0 .net "F_mem_valid", 0 0, v0x121877090_0;  1 drivers
v0x121879f80_0 .net "F_pc", 19 0, L_0x1218861c0;  1 drivers
v0x12187a050_0 .net "F_pc_va", 31 0, v0x121871c60_0;  1 drivers
v0x12187a160_0 .net "F_ptw_pa", 7 0, v0x121872840_0;  1 drivers
v0x12187a1f0_0 .net "F_ptw_valid", 0 0, v0x121872a90_0;  1 drivers
v0x12187a280_0 .net "F_stall", 0 0, v0x12186d960_0;  1 drivers
v0x12187a350_0 .net "Ic_mem_addr", 15 0, v0x12186da30_0;  1 drivers
v0x12187a420_0 .net "Ic_mem_req", 0 0, v0x12186dac0_0;  1 drivers
v0x12187a4f0_0 .net "Itlb_pa_request", 0 0, L_0x12187d5f0;  1 drivers
v0x12187a5c0_0 .net "Itlb_stall", 0 0, L_0x12187d180;  1 drivers
v0x12187a650_0 .net "Itlb_va", 19 0, L_0x12187d6a0;  1 drivers
v0x12187a720_0 .net "MEM_D_bp", 1 0, L_0x121882c10;  1 drivers
v0x12187a7f0_0 .net "MEM_a2", 31 0, L_0x1218857c0;  1 drivers
v0x12187a880_0 .net "MEM_alu_out", 31 0, v0x12186b630_0;  1 drivers
v0x12187a950_0 .net "MEM_b2", 31 0, L_0x121885750;  1 drivers
v0x12187aa20_0 .net "MEM_byt", 0 0, L_0x1218859f0;  1 drivers
v0x121879300_0 .net "MEM_data_line", 127 0, v0x121877420_0;  1 drivers
v0x121879390_0 .net "MEM_data_mem", 31 0, v0x12072a780_0;  1 drivers
v0x121879420_0 .net "MEM_ld", 0 0, v0x12186b7e0_0;  1 drivers
v0x12187aaf0_0 .net "MEM_mem_valid", 0 0, v0x1218774d0_0;  1 drivers
v0x12187abc0_0 .net "MEM_rd", 4 0, v0x12186b870_0;  1 drivers
v0x12187ac50_0 .net "MEM_stall", 0 0, v0x12079fa00_0;  1 drivers
v0x12187ace0_0 .net "MEM_str", 0 0, v0x12186b900_0;  1 drivers
v0x12187adb0_0 .net "MEM_taken", 0 0, L_0x1218856e0;  1 drivers
v0x12187ae40_0 .net "MEM_we", 0 0, v0x12186ba30_0;  1 drivers
v0x12187aed0_0 .net "Ptw_mem_addr", 19 0, v0x121872d90_0;  1 drivers
v0x12187afa0_0 .net "Ptw_mem_rdata", 31 0, v0x12079fbb0_0;  1 drivers
v0x12187b070_0 .net "Ptw_mem_req", 0 0, v0x121872ed0_0;  1 drivers
v0x12187b140_0 .net "Ptw_mem_valid", 0 0, v0x12075d4c0_0;  1 drivers
v0x12187b210_0 .net "WB_D_bp", 1 0, L_0x121882cf0;  1 drivers
v0x12187b2e0_0 .net "WB_data_mem", 31 0, v0x121871320_0;  1 drivers
v0x12187b3b0_0 .net "WB_rd", 4 0, v0x1218713b0_0;  1 drivers
v0x12187b440_0 .net "WB_we", 0 0, v0x121871450_0;  1 drivers
v0x12187b4d0_0 .net "clk", 0 0, v0x12187b8c0_0;  1 drivers
v0x12187b560_0 .net "rst", 0 0, v0x12187bb00_0;  1 drivers
v0x12187b5f0_0 .net "stall_D", 0 0, L_0x121882710;  1 drivers
S_0x12180b310 .scope module, "u_Hazard_unit" "Hazard_unit" 3 292, 4 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x12078aae0 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x12078ab20 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x12078ab60 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x121881930 .functor AND 1, v0x1207518d0_0, L_0x121881850, C4<1>, C4<1>;
L_0x121881c20 .functor AND 1, v0x12077e180_0, L_0x121881b00, C4<1>, C4<1>;
L_0x121881db0 .functor AND 1, v0x12077e180_0, L_0x121881d10, C4<1>, C4<1>;
L_0x121881f40 .functor AND 1, v0x12186ba30_0, L_0x121881e20, C4<1>, C4<1>;
L_0x1218820d0 .functor AND 1, v0x12186ba30_0, L_0x121882030, C4<1>, C4<1>;
L_0x121882260 .functor AND 1, v0x121871450_0, L_0x121882140, C4<1>, C4<1>;
L_0x1218823f0 .functor AND 1, v0x121871450_0, L_0x121882350, C4<1>, C4<1>;
L_0x1218824e0 .functor OR 1, L_0x121881c20, L_0x121881db0, C4<0>, C4<0>;
L_0x1218825d0 .functor AND 1, v0x120751840_0, L_0x1218824e0, C4<1>, C4<1>;
L_0x121882710 .functor OR 1, L_0x1218825d0, L_0x1218819e0, C4<0>, C4<0>;
L_0x1218828b0 .functor AND 1, L_0x121881c20, L_0x1218827c0, C4<1>, C4<1>;
L_0x121882a20 .functor AND 1, L_0x121881db0, L_0x121882980, C4<1>, C4<1>;
v0x12073d030_0 .net "D_ra", 4 0, L_0x12187df40;  alias, 1 drivers
v0x121807a00_0 .net "D_rb", 4 0, L_0x12187e060;  alias, 1 drivers
v0x121814080_0 .net "D_rd", 4 0, L_0x12187e180;  alias, 1 drivers
v0x121813ce0_0 .net "EX_D_bp", 1 0, L_0x121882a90;  alias, 1 drivers
v0x121819250_0 .net "EX_alu_out", 31 0, v0x1207fe570_0;  alias, 1 drivers
v0x121819060_0 .net "EX_ld", 0 0, v0x120751840_0;  alias, 1 drivers
v0x121845260_0 .net "EX_mul", 0 0, v0x1207518d0_0;  alias, 1 drivers
v0x12181c110_0 .net "EX_rd", 4 0, v0x120751960_0;  alias, 1 drivers
v0x12181bd70_0 .net "EX_we", 0 0, v0x12077e180_0;  alias, 1 drivers
v0x121820b50_0 .net "MEM_D_bp", 1 0, L_0x121882c10;  alias, 1 drivers
v0x12181b5d0_0 .net "MEM_rd", 4 0, v0x12186b870_0;  alias, 1 drivers
v0x12181b260_0 .net "MEM_we", 0 0, v0x12186ba30_0;  alias, 1 drivers
v0x121849720_0 .net "WB_D_bp", 1 0, L_0x121882cf0;  alias, 1 drivers
v0x121849550_0 .net "WB_rd", 4 0, v0x1218713b0_0;  alias, 1 drivers
v0x121848e10_0 .net "WB_we", 0 0, v0x121871450_0;  alias, 1 drivers
L_0x128088b98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x121848a70_0 .net/2u *"_ivl_0", 2 0, L_0x128088b98;  1 drivers
v0x12183c120_0 .net *"_ivl_10", 0 0, L_0x121881b00;  1 drivers
v0x121849190_0 .net *"_ivl_14", 0 0, L_0x121881d10;  1 drivers
v0x121849220_0 .net *"_ivl_18", 0 0, L_0x121881e20;  1 drivers
v0x1218389f0_0 .net *"_ivl_2", 0 0, L_0x121881850;  1 drivers
v0x121838a80_0 .net *"_ivl_22", 0 0, L_0x121882030;  1 drivers
v0x12185bd20_0 .net *"_ivl_26", 0 0, L_0x121882140;  1 drivers
v0x12185bdb0_0 .net *"_ivl_30", 0 0, L_0x121882350;  1 drivers
v0x12181b960_0 .net *"_ivl_35", 0 0, L_0x1218824e0;  1 drivers
v0x12181b9f0_0 .net *"_ivl_37", 0 0, L_0x1218825d0;  1 drivers
v0x121849aa0_0 .net *"_ivl_41", 0 0, L_0x1218827c0;  1 drivers
v0x121849b30_0 .net *"_ivl_43", 0 0, L_0x1218828b0;  1 drivers
v0x121822870_0 .net *"_ivl_45", 0 0, L_0x121882980;  1 drivers
v0x121822900_0 .net *"_ivl_47", 0 0, L_0x121882a20;  1 drivers
L_0x128088be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x121821060_0 .net/2u *"_ivl_6", 2 0, L_0x128088be0;  1 drivers
v0x1218210f0_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x1218204c0_0 .net "ex_hit_ra", 0 0, L_0x121881c20;  1 drivers
v0x121820550_0 .net "ex_hit_rb", 0 0, L_0x121881db0;  1 drivers
v0x1218096d0_0 .net "mem_hit_ra", 0 0, L_0x121881f40;  1 drivers
v0x121819530_0 .net "mem_hit_rb", 0 0, L_0x1218820d0;  1 drivers
v0x12181fa20_0 .var "mul_cnt", 2 0;
v0x12181fab0_0 .net "mul_stall", 0 0, L_0x1218819e0;  1 drivers
v0x12181c580_0 .net "mul_start", 0 0, L_0x121881930;  1 drivers
v0x12181c610_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x12182daa0_0 .net "stall_D", 0 0, L_0x121882710;  alias, 1 drivers
v0x12182db30_0 .net "wb_hit_ra", 0 0, L_0x121882260;  1 drivers
v0x121832b70_0 .net "wb_hit_rb", 0 0, L_0x1218823f0;  1 drivers
E_0x12071cdf0 .event posedge, v0x1218210f0_0;
L_0x121881850 .cmp/eq 3, v0x12181fa20_0, L_0x128088b98;
L_0x1218819e0 .cmp/ne 3, v0x12181fa20_0, L_0x128088be0;
L_0x121881b00 .cmp/eq 5, v0x120751960_0, L_0x12187df40;
L_0x121881d10 .cmp/eq 5, v0x120751960_0, L_0x12187e060;
L_0x121881e20 .cmp/eq 5, v0x12186b870_0, L_0x12187df40;
L_0x121882030 .cmp/eq 5, v0x12186b870_0, L_0x12187e060;
L_0x121882140 .cmp/eq 5, v0x1218713b0_0, L_0x12187df40;
L_0x121882350 .cmp/eq 5, v0x1218713b0_0, L_0x12187e060;
L_0x1218827c0 .reduce/nor v0x120751840_0;
L_0x121882980 .reduce/nor v0x120751840_0;
L_0x121882a90 .concat [ 1 1 0 0], L_0x121882a20, L_0x1218828b0;
L_0x121882c10 .concat [ 1 1 0 0], L_0x1218820d0, L_0x121881f40;
L_0x121882cf0 .concat [ 1 1 0 0], L_0x1218823f0, L_0x121882260;
S_0x121845a70 .scope module, "u_alu" "alu" 3 419, 5 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /INPUT 32 "EX_BP_target_pc";
    .port_info 8 /OUTPUT 32 "EX_alu_out";
    .port_info 9 /OUTPUT 1 "EX_taken";
    .port_info 10 /OUTPUT 1 "EX_true_taken";
P_0x1218327a0 .param/l "PC_BITS" 0 5 3, +C4<00000000000000000000000000010100>;
P_0x1218327e0 .param/l "SHW" 1 5 21, +C4<00000000000000000000000000000101>;
P_0x121832820 .param/l "VPC_BITS" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x121832860 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x12073d260_0 .net "EX_BP_taken", 0 0, L_0x121885150;  alias, 1 drivers
v0x1207fc4f0_0 .net "EX_BP_target_pc", 31 0, L_0x121885600;  alias, 1 drivers
v0x1207fc580_0 .net "EX_a", 31 0, L_0x121884350;  alias, 1 drivers
v0x1207ff9a0_0 .net "EX_a2", 31 0, L_0x121884da0;  alias, 1 drivers
v0x1207ffa30_0 .net "EX_alu_op", 3 0, L_0x121884ff0;  alias, 1 drivers
v0x1207fe570_0 .var "EX_alu_out", 31 0;
v0x1207fe600_0 .net "EX_b", 31 0, L_0x121884e90;  alias, 1 drivers
v0x12183a6d0_0 .net "EX_b2", 31 0, L_0x121884f00;  alias, 1 drivers
v0x12183a760_0 .net "EX_brn", 0 0, L_0x121885060;  alias, 1 drivers
v0x121837fa0_0 .var "EX_taken", 0 0;
v0x121838030_0 .var "EX_true_taken", 0 0;
v0x121836740_0 .var "next_pc", 31 0;
E_0x1207f9790/0 .event anyedge, v0x12183a760_0, v0x1207ffa30_0, v0x1207ff9a0_0, v0x12183a6d0_0;
E_0x1207f9790/1 .event anyedge, v0x121838030_0, v0x1207fc580_0, v0x1207fe600_0, v0x121836740_0;
E_0x1207f9790/2 .event anyedge, v0x12073d260_0, v0x1207fc4f0_0, v0x121819250_0;
E_0x1207f9790 .event/or E_0x1207f9790/0, E_0x1207f9790/1, E_0x1207f9790/2;
S_0x121845780 .scope module, "u_branch_buffer" "branch_buffer" 3 160, 6 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc_va";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 32 "EX_pc";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /INPUT 1 "Itlb_stall";
    .port_info 10 /OUTPUT 32 "F_BP_target_pc";
    .port_info 11 /OUTPUT 1 "F_BP_taken";
P_0x1218367d0 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x121836810 .param/l "INDX" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x121836850 .param/l "PC_BITS" 0 6 2, +C4<00000000000000000000000000100000>;
L_0x12187bff0 .functor AND 1, L_0x12187beb0, L_0x12187bf50, C4<1>, C4<1>;
L_0x12187c1c0 .functor AND 1, L_0x12187bff0, L_0x12187c0a0, C4<1>, C4<1>;
L_0x12187c550 .functor BUFZ 1, L_0x12187bd90, C4<0>, C4<0>, C4<0>;
L_0x12187c600 .functor AND 1, v0x12182f360_0, L_0x12187bd90, C4<1>, C4<1>;
v0x121822380_0 .net "EX_alu_out", 31 0, v0x1207fe570_0;  alias, 1 drivers
v0x12183c990_0 .net "EX_brn", 0 0, L_0x121885060;  alias, 1 drivers
v0x12183ca20_0 .net "EX_pc", 31 0, L_0x121884350;  alias, 1 drivers
v0x12183c6a0_0 .net "EX_true_taken", 0 0, v0x121838030_0;  alias, 1 drivers
v0x12183c730_0 .net "F_BP_taken", 0 0, L_0x12187c550;  alias, 1 drivers
v0x12183c3b0_0 .net "F_BP_target_pc", 31 0, L_0x12187c8c0;  alias, 1 drivers
v0x12183c440_0 .net "F_pc_va", 31 0, v0x121871c60_0;  alias, 1 drivers
v0x12180af10_0 .net "F_stall", 0 0, v0x12186d960_0;  alias, 1 drivers
v0x12180afa0_0 .net "Itlb_stall", 0 0, L_0x12187d180;  alias, 1 drivers
v0x121809f70_0 .net "MEM_stall", 0 0, v0x12079fa00_0;  alias, 1 drivers
v0x12180a000_0 .net *"_ivl_0", 0 0, L_0x12187bbd0;  1 drivers
v0x121821fd0_0 .net *"_ivl_11", 0 0, L_0x12187beb0;  1 drivers
v0x121822060_0 .net *"_ivl_13", 0 0, L_0x12187bf50;  1 drivers
v0x12181f120_0 .net *"_ivl_15", 0 0, L_0x12187bff0;  1 drivers
v0x12181f1b0_0 .net *"_ivl_17", 0 0, L_0x12187c0a0;  1 drivers
v0x12181e6a0_0 .net *"_ivl_19", 0 0, L_0x12187c1c0;  1 drivers
v0x12181e730_0 .net *"_ivl_2", 4 0, L_0x12187bc70;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12181d1a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280880e8;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12181d230_0 .net/2u *"_ivl_22", 31 0, L_0x128088130;  1 drivers
v0x12182d520_0 .net *"_ivl_24", 31 0, L_0x12187c2b0;  1 drivers
v0x12182d5b0_0 .net *"_ivl_31", 0 0, L_0x12187c600;  1 drivers
v0x121831490_0 .net *"_ivl_32", 31 0, L_0x12187c6b0;  1 drivers
v0x121831520_0 .net *"_ivl_34", 4 0, L_0x12187c7a0;  1 drivers
L_0x128088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121830a40_0 .net *"_ivl_37", 1 0, L_0x128088178;  1 drivers
L_0x128088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121830ad0_0 .net *"_ivl_5", 1 0, L_0x128088058;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1218302a0_0 .net/2u *"_ivl_6", 0 0, L_0x1280880a0;  1 drivers
v0x121830330_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x12182fb00_0 .var "ex_hit", 0 0;
v0x12182fb90_0 .var "ex_hit_idx", 2 0;
v0x12182f360_0 .var "f_hit", 0 0;
v0x12182f3f0_0 .var "f_hit_idx", 2 0;
v0x12182ebc0_0 .var/i "i", 31 0;
v0x12182ec50 .array "pc_buf", 7 0, 31 0;
v0x12073ce80_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x12181dc20_0 .net "seq_pc", 31 0, L_0x12187c450;  1 drivers
v0x12181dcb0 .array "taken_buf", 7 0, 0 0;
v0x12182e400_0 .net "taken_on_hit", 0 0, L_0x12187bd90;  1 drivers
v0x12182e490 .array "target_buf", 7 0, 31 0;
v0x12182ec50_0 .array/port v0x12182ec50, 0;
v0x12182ec50_1 .array/port v0x12182ec50, 1;
v0x12182ec50_2 .array/port v0x12182ec50, 2;
E_0x12182c890/0 .event anyedge, v0x12182fb00_0, v0x12182ec50_0, v0x12182ec50_1, v0x12182ec50_2;
v0x12182ec50_3 .array/port v0x12182ec50, 3;
v0x12182ec50_4 .array/port v0x12182ec50, 4;
v0x12182ec50_5 .array/port v0x12182ec50, 5;
v0x12182ec50_6 .array/port v0x12182ec50, 6;
E_0x12182c890/1 .event anyedge, v0x12182ec50_3, v0x12182ec50_4, v0x12182ec50_5, v0x12182ec50_6;
v0x12182ec50_7 .array/port v0x12182ec50, 7;
E_0x12182c890/2 .event anyedge, v0x12182ec50_7, v0x1207fc580_0;
E_0x12182c890 .event/or E_0x12182c890/0, E_0x12182c890/1, E_0x12182c890/2;
E_0x1218323c0/0 .event anyedge, v0x12182f360_0, v0x12182ec50_0, v0x12182ec50_1, v0x12182ec50_2;
E_0x1218323c0/1 .event anyedge, v0x12182ec50_3, v0x12182ec50_4, v0x12182ec50_5, v0x12182ec50_6;
E_0x1218323c0/2 .event anyedge, v0x12182ec50_7, v0x12183c440_0;
E_0x1218323c0 .event/or E_0x1218323c0/0, E_0x1218323c0/1, E_0x1218323c0/2;
L_0x12187bbd0 .array/port v0x12181dcb0, L_0x12187bc70;
L_0x12187bc70 .concat [ 3 2 0 0], v0x12182f3f0_0, L_0x128088058;
L_0x12187bd90 .functor MUXZ 1, L_0x1280880a0, L_0x12187bbd0, v0x12182f360_0, C4<>;
L_0x12187beb0 .reduce/nor v0x12186d960_0;
L_0x12187bf50 .reduce/nor v0x12079fa00_0;
L_0x12187c0a0 .reduce/nor L_0x12187d180;
L_0x12187c2b0 .functor MUXZ 32, L_0x128088130, L_0x1280880e8, L_0x12187c1c0, C4<>;
L_0x12187c450 .arith/sum 32, v0x121871c60_0, L_0x12187c2b0;
L_0x12187c6b0 .array/port v0x12182e490, L_0x12187c7a0;
L_0x12187c7a0 .concat [ 3 2 0 0], v0x12182f3f0_0, L_0x128088178;
L_0x12187c8c0 .functor MUXZ 32, L_0x12187c450, L_0x12187c6b0, L_0x12187c600, C4<>;
S_0x121845490 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 76, 6 76 0, S_0x121845780;
 .timescale -9 -12;
v0x1218222f0_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x1218222f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1218222f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1218222f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x12182ec50, 4;
    %ix/getv/s 3, v0x1218222f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182ec50, 0, 4;
    %load/vec4 v0x1218222f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x12182e490, 4;
    %ix/getv/s 3, v0x1218222f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182e490, 0, 4;
    %load/vec4 v0x1218222f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x12181dcb0, 4;
    %ix/getv/s 3, v0x1218222f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12181dcb0, 0, 4;
    %load/vec4 v0x1218222f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1218222f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x12183ca20_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182ec50, 0, 4;
    %load/vec4 v0x121822380_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182e490, 0, 4;
    %load/vec4 v0x12183c6a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12181dcb0, 0, 4;
    %end;
S_0x121834340 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 371, 7 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 32 "D_BP_target_pc";
    .port_info 16 /INPUT 1 "stall_D";
    .port_info 17 /INPUT 1 "MEM_stall";
    .port_info 18 /INPUT 1 "EX_taken";
    .port_info 19 /OUTPUT 32 "EX_a";
    .port_info 20 /OUTPUT 32 "EX_a2";
    .port_info 21 /OUTPUT 32 "EX_b";
    .port_info 22 /OUTPUT 32 "EX_b2";
    .port_info 23 /OUTPUT 4 "EX_alu_op";
    .port_info 24 /OUTPUT 5 "EX_rd";
    .port_info 25 /OUTPUT 1 "EX_ld";
    .port_info 26 /OUTPUT 1 "EX_str";
    .port_info 27 /OUTPUT 1 "EX_byt";
    .port_info 28 /OUTPUT 1 "EX_we";
    .port_info 29 /OUTPUT 1 "EX_brn";
    .port_info 30 /OUTPUT 1 "EX_BP_taken";
    .port_info 31 /OUTPUT 32 "EX_BP_target_pc";
    .port_info 32 /OUTPUT 1 "EX_mul";
P_0x121834f80 .param/l "PC_BITS" 0 7 3, +C4<00000000000000000000000000010100>;
P_0x121834fc0 .param/l "VPC_BITS" 0 7 4, +C4<00000000000000000000000000100000>;
P_0x121835000 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x121884350 .functor BUFZ 32, v0x120733200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121884da0 .functor BUFZ 32, v0x121846210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121884e90 .functor BUFZ 32, v0x1207883a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121884f00 .functor BUFZ 32, v0x120788310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121884ff0 .functor BUFZ 4, v0x12183e0d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x121885060 .functor BUFZ 1, v0x120788550_0, C4<0>, C4<0>, C4<0>;
L_0x121885150 .functor BUFZ 1, v0x120788430_0, C4<0>, C4<0>, C4<0>;
L_0x1218852f0 .functor BUFZ 1, v0x1207519f0_0, C4<0>, C4<0>, C4<0>;
L_0x121885360 .functor BUFZ 1, v0x1207517b0_0, C4<0>, C4<0>, C4<0>;
L_0x121885600 .functor BUFZ 32, v0x1207884c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121835040_0 .net "D_BP_taken", 0 0, L_0x12187dcc0;  alias, 1 drivers
v0x121819c40_0 .net "D_BP_target_pc", 31 0, L_0x12187dd50;  alias, 1 drivers
v0x121819cd0_0 .net "D_a", 31 0, L_0x1218842b0;  alias, 1 drivers
v0x121846b10_0 .net "D_a2", 31 0, L_0x1218841c0;  alias, 1 drivers
v0x121846ba0_0 .net "D_alu_op", 3 0, L_0x1218817b0;  alias, 1 drivers
v0x1218467b0_0 .net "D_b", 31 0, L_0x121884c80;  alias, 1 drivers
v0x121846840_0 .net "D_b2", 31 0, L_0x1218717b0;  alias, 1 drivers
v0x121846450_0 .net "D_brn", 0 0, L_0x12187f700;  alias, 1 drivers
v0x1218464e0_0 .net "D_byt", 0 0, L_0x12187f150;  alias, 1 drivers
v0x12183cc90_0 .net "D_ld", 0 0, L_0x12187ee00;  alias, 1 drivers
v0x12183cd20_0 .net "D_mul", 0 0, L_0x12187f270;  alias, 1 drivers
v0x12183eaf0_0 .net "D_rd", 4 0, L_0x12187e180;  alias, 1 drivers
v0x12183eb80_0 .net "D_str", 0 0, L_0x12187f030;  alias, 1 drivers
v0x12183e790_0 .net "D_we", 0 0, L_0x12187dec0;  alias, 1 drivers
v0x12183e820_0 .net "EX_BP_taken", 0 0, L_0x121885150;  alias, 1 drivers
v0x12183e430_0 .net "EX_BP_target_pc", 31 0, L_0x121885600;  alias, 1 drivers
v0x12183e4c0_0 .net "EX_a", 31 0, L_0x121884350;  alias, 1 drivers
v0x12183e1d0_0 .net "EX_a2", 31 0, L_0x121884da0;  alias, 1 drivers
v0x12183dd70_0 .net "EX_alu_op", 3 0, L_0x121884ff0;  alias, 1 drivers
v0x12183de00_0 .net "EX_b", 31 0, L_0x121884e90;  alias, 1 drivers
v0x12183da10_0 .net "EX_b2", 31 0, L_0x121884f00;  alias, 1 drivers
v0x12183daa0_0 .net "EX_brn", 0 0, L_0x121885060;  alias, 1 drivers
v0x12183d6b0_0 .net "EX_byt", 0 0, L_0x121885360;  alias, 1 drivers
v0x12183d740_0 .net "EX_ld", 0 0, v0x120751840_0;  alias, 1 drivers
v0x12183d350_0 .net "EX_mul", 0 0, v0x1207518d0_0;  alias, 1 drivers
v0x12183d3e0_0 .net "EX_rd", 4 0, v0x120751960_0;  alias, 1 drivers
v0x12183cff0_0 .net "EX_str", 0 0, L_0x1218852f0;  alias, 1 drivers
v0x12183d080_0 .net "EX_taken", 0 0, v0x121837fa0_0;  alias, 1 drivers
v0x12183d110_0 .net "EX_we", 0 0, v0x12077e180_0;  alias, 1 drivers
v0x1218460f0_0 .net "MEM_stall", 0 0, v0x12079fa00_0;  alias, 1 drivers
v0x121846180_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121846210_0 .var "ex_a2_r", 31 0;
v0x120733200_0 .var "ex_a_r", 31 0;
v0x12183e0d0_0 .var "ex_alu_op_r", 3 0;
v0x120788310_0 .var "ex_b2_r", 31 0;
v0x1207883a0_0 .var "ex_b_r", 31 0;
v0x120788430_0 .var "ex_bp_taken_r", 0 0;
v0x1207884c0_0 .var "ex_bp_target_pc_r", 31 0;
v0x120788550_0 .var "ex_brn_r", 0 0;
v0x1207517b0_0 .var "ex_byt_r", 0 0;
v0x120751840_0 .var "ex_ld_r", 0 0;
v0x1207518d0_0 .var "ex_mul_r", 0 0;
v0x120751960_0 .var "ex_rd_r", 4 0;
v0x1207519f0_0 .var "ex_str_r", 0 0;
v0x12077e180_0 .var "ex_we_r", 0 0;
v0x12077e210_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x12077e2a0_0 .net "stall_D", 0 0, L_0x121882710;  alias, 1 drivers
S_0x12185c330 .scope module, "u_dcache" "dcache" 3 471, 8 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 16 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 16 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
    .port_info 16 /INPUT 1 "Ptw_req";
    .port_info 17 /INPUT 20 "Ptw_addr";
    .port_info 18 /OUTPUT 32 "Ptw_rdata";
    .port_info 19 /OUTPUT 1 "Ptw_valid";
    .port_info 20 /OUTPUT 1 "Dc_busy";
P_0x120733490 .param/l "LINE_BITS" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x1207334d0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x121885d60 .functor OR 1, v0x12186b7e0_0, v0x12186b900_0, C4<0>, C4<0>;
L_0x121885f10 .functor OR 1, v0x12079fa00_0, v0x120722570_0, C4<0>, C4<0>;
v0x12074baa0_0 .net "Dc_busy", 0 0, L_0x121885f10;  1 drivers
v0x12074bb30_0 .var "Dc_mem_addr", 15 0;
v0x12074bbc0_0 .var "Dc_mem_req", 0 0;
v0x1207551a0_0 .var "Dc_wb_addr", 15 0;
v0x120755230_0 .var "Dc_wb_we", 0 0;
v0x1207552c0_0 .var "Dc_wb_wline", 127 0;
v0x120755350_0 .net "MEM_alu_out", 31 0, v0x12186b630_0;  alias, 1 drivers
v0x1207553e0_0 .net "MEM_b2", 31 0, L_0x121885750;  alias, 1 drivers
v0x12072a5e0_0 .net "MEM_byt", 0 0, L_0x1218859f0;  alias, 1 drivers
v0x12072a6f0_0 .net "MEM_data_line", 127 0, v0x121877420_0;  alias, 1 drivers
v0x12072a780_0 .var "MEM_data_mem", 31 0;
v0x12072a810_0 .net "MEM_ld", 0 0, v0x12186b7e0_0;  alias, 1 drivers
v0x12079f970_0 .net "MEM_mem_valid", 0 0, v0x1218774d0_0;  alias, 1 drivers
v0x12079fa00_0 .var "MEM_stall", 0 0;
v0x12079fa90_0 .net "MEM_str", 0 0, v0x12186b900_0;  alias, 1 drivers
v0x12079fb20_0 .net "Ptw_addr", 19 0, v0x121872d90_0;  alias, 1 drivers
v0x12079fbb0_0 .var "Ptw_rdata", 31 0;
v0x12075d430_0 .net "Ptw_req", 0 0, v0x121872ed0_0;  alias, 1 drivers
v0x12075d4c0_0 .var "Ptw_valid", 0 0;
v0x12075d550_0 .net "addr_byte", 1 0, L_0x121885c20;  1 drivers
v0x1207b6cb0_0 .net "addr_line", 15 0, L_0x121885a60;  1 drivers
v0x1207b6d40_0 .net "addr_word", 1 0, L_0x121885b80;  1 drivers
v0x1207b6dd0_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x1207b6e60 .array "data", 15 0, 31 0;
v0x120771f90 .array "dirty", 3 0, 0 0;
v0x120772020_0 .var "fifo_ptr", 1 0;
v0x1207720b0_0 .var "hit", 0 0;
v0x120772140_0 .var "hit_idx", 1 0;
v0x1207721e0_0 .var/i "i", 31 0;
v0x120722380_0 .var "miss_line", 15 0;
v0x120722420_0 .net "op_active", 0 0, L_0x121885d60;  1 drivers
v0x1207224c0_0 .var "ptw_addr_q", 19 0;
v0x120722570_0 .var "ptw_busy", 0 0;
v0x12075d330_0 .net "ptw_line", 15 0, L_0x121885cc0;  1 drivers
v0x12076a000_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x12071f400 .array "tag", 3 0, 15 0;
v0x12071f490_0 .var "tmp_load_word", 31 0;
v0x12071f520_0 .var "tmp_store_word", 31 0;
v0x12071f5b0 .array "valid", 3 0, 0 0;
E_0x1218324e0/0 .event anyedge, v0x120755350_0, v0x1207b6cb0_0, v0x120722420_0, v0x12079f970_0;
v0x12071f5b0_0 .array/port v0x12071f5b0, 0;
v0x12071f5b0_1 .array/port v0x12071f5b0, 1;
v0x12071f5b0_2 .array/port v0x12071f5b0, 2;
v0x12071f5b0_3 .array/port v0x12071f5b0, 3;
E_0x1218324e0/1 .event anyedge, v0x12071f5b0_0, v0x12071f5b0_1, v0x12071f5b0_2, v0x12071f5b0_3;
v0x12071f400_0 .array/port v0x12071f400, 0;
v0x12071f400_1 .array/port v0x12071f400, 1;
v0x12071f400_2 .array/port v0x12071f400, 2;
v0x12071f400_3 .array/port v0x12071f400, 3;
E_0x1218324e0/2 .event anyedge, v0x12071f400_0, v0x12071f400_1, v0x12071f400_2, v0x12071f400_3;
E_0x1218324e0/3 .event anyedge, v0x12072a810_0, v0x1207720b0_0, v0x120772140_0, v0x1207b6d40_0;
v0x1207b6e60_0 .array/port v0x1207b6e60, 0;
v0x1207b6e60_1 .array/port v0x1207b6e60, 1;
v0x1207b6e60_2 .array/port v0x1207b6e60, 2;
v0x1207b6e60_3 .array/port v0x1207b6e60, 3;
E_0x1218324e0/4 .event anyedge, v0x1207b6e60_0, v0x1207b6e60_1, v0x1207b6e60_2, v0x1207b6e60_3;
v0x1207b6e60_4 .array/port v0x1207b6e60, 4;
v0x1207b6e60_5 .array/port v0x1207b6e60, 5;
v0x1207b6e60_6 .array/port v0x1207b6e60, 6;
v0x1207b6e60_7 .array/port v0x1207b6e60, 7;
E_0x1218324e0/5 .event anyedge, v0x1207b6e60_4, v0x1207b6e60_5, v0x1207b6e60_6, v0x1207b6e60_7;
v0x1207b6e60_8 .array/port v0x1207b6e60, 8;
v0x1207b6e60_9 .array/port v0x1207b6e60, 9;
v0x1207b6e60_10 .array/port v0x1207b6e60, 10;
v0x1207b6e60_11 .array/port v0x1207b6e60, 11;
E_0x1218324e0/6 .event anyedge, v0x1207b6e60_8, v0x1207b6e60_9, v0x1207b6e60_10, v0x1207b6e60_11;
v0x1207b6e60_12 .array/port v0x1207b6e60, 12;
v0x1207b6e60_13 .array/port v0x1207b6e60, 13;
v0x1207b6e60_14 .array/port v0x1207b6e60, 14;
v0x1207b6e60_15 .array/port v0x1207b6e60, 15;
E_0x1218324e0/7 .event anyedge, v0x1207b6e60_12, v0x1207b6e60_13, v0x1207b6e60_14, v0x1207b6e60_15;
E_0x1218324e0/8 .event anyedge, v0x12072a5e0_0, v0x12075d550_0, v0x12071f490_0, v0x12079fa90_0;
E_0x1218324e0/9 .event anyedge, v0x120722570_0, v0x12075d430_0, v0x12075d330_0;
E_0x1218324e0 .event/or E_0x1218324e0/0, E_0x1218324e0/1, E_0x1218324e0/2, E_0x1218324e0/3, E_0x1218324e0/4, E_0x1218324e0/5, E_0x1218324e0/6, E_0x1218324e0/7, E_0x1218324e0/8, E_0x1218324e0/9;
L_0x121885a60 .part v0x12186b630_0, 4, 16;
L_0x121885b80 .part v0x12186b630_0, 2, 2;
L_0x121885c20 .part v0x12186b630_0, 0, 2;
L_0x121885cc0 .part v0x121872d90_0, 4, 16;
S_0x121865f60 .scope module, "u_decode" "decode" 3 268, 9 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x12100dc00 .param/l "OPC_ADD" 1 9 32, C4<000000>;
P_0x12100dc40 .param/l "OPC_ADDI" 1 9 40, C4<001000>;
P_0x12100dc80 .param/l "OPC_AND" 1 9 34, C4<000010>;
P_0x12100dcc0 .param/l "OPC_CTRL" 1 9 54, C4<001101>;
P_0x12100dd00 .param/l "OPC_GT" 1 9 47, C4<001010>;
P_0x12100dd40 .param/l "OPC_LOAD" 1 9 50, C4<01011>;
P_0x12100dd80 .param/l "OPC_LT" 1 9 46, C4<001001>;
P_0x12100ddc0 .param/l "OPC_MUL" 1 9 56, C4<001110>;
P_0x12100de00 .param/l "OPC_NOT" 1 9 37, C4<000101>;
P_0x12100de40 .param/l "OPC_OR" 1 9 35, C4<000011>;
P_0x12100de80 .param/l "OPC_SHL" 1 9 38, C4<000110>;
P_0x12100dec0 .param/l "OPC_SHR" 1 9 39, C4<000111>;
P_0x12100df00 .param/l "OPC_STORE" 1 9 51, C4<01100>;
P_0x12100df40 .param/l "OPC_SUB" 1 9 33, C4<000001>;
P_0x12100df80 .param/l "OPC_XOR" 1 9 36, C4<000100>;
P_0x12100dfc0 .param/l "RD_BEQ" 1 9 59, C4<00001>;
P_0x12100e000 .param/l "RD_BGT" 1 9 61, C4<00011>;
P_0x12100e040 .param/l "RD_BLT" 1 9 60, C4<00010>;
P_0x12100e080 .param/l "RD_JMP" 1 9 58, C4<00000>;
P_0x12100e0c0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x12187e580 .functor AND 1, L_0x12187e440, L_0x12187e4e0, C4<1>, C4<1>;
L_0x12187e710 .functor AND 1, L_0x12187e440, L_0x12187e630, C4<1>, C4<1>;
L_0x12187e930 .functor AND 1, L_0x12187e440, L_0x12187e7e0, C4<1>, C4<1>;
L_0x12187e220 .functor AND 1, L_0x12187e440, L_0x12187ea40, C4<1>, C4<1>;
L_0x12187ed20 .functor OR 1, L_0x12187f410, L_0x12187ee00, C4<0>, C4<0>;
L_0x12187dec0 .functor OR 1, L_0x12187ed20, L_0x12187f270, C4<0>, C4<0>;
L_0x12187f700 .functor BUFZ 1, L_0x12187e440, C4<0>, C4<0>, C4<0>;
L_0x1218805b0 .functor OR 1, L_0x12187f310, L_0x12187e930, C4<0>, C4<0>;
L_0x121880700 .functor OR 1, L_0x121880620, L_0x12187e220, C4<0>, C4<0>;
v0x1218668b0_0 .net "D_addi", 0 0, L_0x12187f7f0;  alias, 1 drivers
v0x121866960_0 .net "D_alu_op", 3 0, L_0x1218817b0;  alias, 1 drivers
v0x121866a20_0 .net "D_brn", 0 0, L_0x12187f700;  alias, 1 drivers
v0x121866af0_0 .net "D_byt", 0 0, L_0x12187f150;  alias, 1 drivers
v0x121866ba0_0 .net "D_imd", 10 0, L_0x12187e2a0;  alias, 1 drivers
v0x121866c70_0 .net "D_inst", 31 0, v0x12186cd00_0;  alias, 1 drivers
v0x121866d00_0 .net "D_ld", 0 0, L_0x12187ee00;  alias, 1 drivers
v0x121866d90_0 .net "D_mul", 0 0, L_0x12187f270;  alias, 1 drivers
v0x121866e40_0 .net "D_opc", 5 0, L_0x12187dde0;  alias, 1 drivers
v0x121866f50_0 .net "D_ra", 4 0, L_0x12187df40;  alias, 1 drivers
v0x121867010_0 .net "D_rb", 4 0, L_0x12187e060;  alias, 1 drivers
v0x1218670a0_0 .net "D_rd", 4 0, L_0x12187e180;  alias, 1 drivers
v0x121867170_0 .net "D_str", 0 0, L_0x12187f030;  alias, 1 drivers
v0x121867200_0 .net "D_we", 0 0, L_0x12187dec0;  alias, 1 drivers
L_0x128088250 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x121867290_0 .net/2u *"_ivl_10", 5 0, L_0x128088250;  1 drivers
L_0x1280887f0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x121867320_0 .net/2u *"_ivl_100", 5 0, L_0x1280887f0;  1 drivers
v0x1218673d0_0 .net *"_ivl_102", 0 0, L_0x12187fea0;  1 drivers
L_0x128088838 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x121867570_0 .net/2u *"_ivl_104", 3 0, L_0x128088838;  1 drivers
L_0x128088880 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x121867620_0 .net/2u *"_ivl_106", 5 0, L_0x128088880;  1 drivers
v0x1218676d0_0 .net *"_ivl_108", 0 0, L_0x12187ff40;  1 drivers
L_0x1280888c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x121867770_0 .net/2u *"_ivl_110", 3 0, L_0x1280888c8;  1 drivers
L_0x128088910 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x121867820_0 .net/2u *"_ivl_112", 5 0, L_0x128088910;  1 drivers
v0x1218678d0_0 .net *"_ivl_114", 0 0, L_0x12187fe00;  1 drivers
L_0x128088958 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x121867970_0 .net/2u *"_ivl_116", 3 0, L_0x128088958;  1 drivers
L_0x1280889a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x121867a20_0 .net/2u *"_ivl_118", 3 0, L_0x1280889a0;  1 drivers
L_0x1280889e8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x121867ad0_0 .net/2u *"_ivl_120", 5 0, L_0x1280889e8;  1 drivers
v0x121867b80_0 .net *"_ivl_122", 0 0, L_0x12187f310;  1 drivers
v0x121867c20_0 .net *"_ivl_125", 0 0, L_0x1218805b0;  1 drivers
L_0x128088a30 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x121867cc0_0 .net/2u *"_ivl_126", 3 0, L_0x128088a30;  1 drivers
L_0x128088a78 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x121867d70_0 .net/2u *"_ivl_128", 5 0, L_0x128088a78;  1 drivers
v0x121867e20_0 .net *"_ivl_130", 0 0, L_0x121880620;  1 drivers
v0x121867ec0_0 .net *"_ivl_133", 0 0, L_0x121880700;  1 drivers
L_0x128088ac0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x121867f60_0 .net/2u *"_ivl_134", 3 0, L_0x128088ac0;  1 drivers
L_0x128088b08 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x121867480_0 .net/2u *"_ivl_136", 3 0, L_0x128088b08;  1 drivers
L_0x128088b50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1218681f0_0 .net/2u *"_ivl_138", 3 0, L_0x128088b50;  1 drivers
L_0x128088298 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x121868280_0 .net/2u *"_ivl_14", 4 0, L_0x128088298;  1 drivers
v0x121868320_0 .net *"_ivl_140", 3 0, L_0x121880840;  1 drivers
v0x1218683d0_0 .net *"_ivl_142", 3 0, L_0x1218809d0;  1 drivers
v0x121868480_0 .net *"_ivl_144", 3 0, L_0x121880af0;  1 drivers
v0x121868530_0 .net *"_ivl_146", 3 0, L_0x121880c90;  1 drivers
v0x1218685e0_0 .net *"_ivl_148", 3 0, L_0x121880d70;  1 drivers
v0x121868690_0 .net *"_ivl_150", 3 0, L_0x121880f20;  1 drivers
v0x121868740_0 .net *"_ivl_152", 3 0, L_0x121881040;  1 drivers
v0x1218687f0_0 .net *"_ivl_154", 3 0, L_0x121881200;  1 drivers
v0x1218688a0_0 .net *"_ivl_156", 3 0, L_0x121881320;  1 drivers
v0x121868950_0 .net *"_ivl_158", 3 0, L_0x1218814f0;  1 drivers
v0x121868a00_0 .net *"_ivl_16", 0 0, L_0x12187e4e0;  1 drivers
v0x121868aa0_0 .net *"_ivl_160", 3 0, L_0x1218815d0;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x121868b50_0 .net/2u *"_ivl_20", 4 0, L_0x1280882e0;  1 drivers
v0x121868c00_0 .net *"_ivl_22", 0 0, L_0x12187e630;  1 drivers
L_0x128088328 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x121868ca0_0 .net/2u *"_ivl_26", 4 0, L_0x128088328;  1 drivers
v0x121868d50_0 .net *"_ivl_28", 0 0, L_0x12187e7e0;  1 drivers
L_0x128088370 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x121868df0_0 .net/2u *"_ivl_32", 4 0, L_0x128088370;  1 drivers
v0x121868ea0_0 .net *"_ivl_34", 0 0, L_0x12187ea40;  1 drivers
v0x121868f40_0 .net *"_ivl_39", 4 0, L_0x12187ec80;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x121868ff0_0 .net/2u *"_ivl_40", 4 0, L_0x1280883b8;  1 drivers
v0x1218690a0_0 .net *"_ivl_45", 4 0, L_0x12187ef20;  1 drivers
L_0x128088400 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x121869150_0 .net/2u *"_ivl_46", 4 0, L_0x128088400;  1 drivers
L_0x128088448 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x121869200_0 .net/2u *"_ivl_52", 5 0, L_0x128088448;  1 drivers
L_0x128088490 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x1218692b0_0 .net/2u *"_ivl_56", 5 0, L_0x128088490;  1 drivers
v0x121869360_0 .net *"_ivl_58", 0 0, L_0x12187f410;  1 drivers
v0x121869400_0 .net *"_ivl_61", 0 0, L_0x12187ed20;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1218694a0_0 .net/2u *"_ivl_66", 5 0, L_0x1280884d8;  1 drivers
L_0x128088520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x121869550_0 .net/2u *"_ivl_70", 5 0, L_0x128088520;  1 drivers
v0x121869600_0 .net *"_ivl_72", 0 0, L_0x12187f890;  1 drivers
L_0x128088568 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x121868000_0 .net/2u *"_ivl_74", 3 0, L_0x128088568;  1 drivers
L_0x1280885b0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x1218680b0_0 .net/2u *"_ivl_76", 5 0, L_0x1280885b0;  1 drivers
v0x121868160_0 .net *"_ivl_78", 0 0, L_0x12187f9d0;  1 drivers
L_0x1280885f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1218696a0_0 .net/2u *"_ivl_80", 3 0, L_0x1280885f8;  1 drivers
L_0x128088640 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x121869750_0 .net/2u *"_ivl_82", 5 0, L_0x128088640;  1 drivers
v0x121869800_0 .net *"_ivl_84", 0 0, L_0x12187fa90;  1 drivers
L_0x128088688 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1218698a0_0 .net/2u *"_ivl_86", 3 0, L_0x128088688;  1 drivers
L_0x1280886d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x121869950_0 .net/2u *"_ivl_88", 5 0, L_0x1280886d0;  1 drivers
v0x121869a00_0 .net *"_ivl_90", 0 0, L_0x12187fc40;  1 drivers
L_0x128088718 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x121869aa0_0 .net/2u *"_ivl_92", 3 0, L_0x128088718;  1 drivers
L_0x128088760 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x121869b50_0 .net/2u *"_ivl_94", 5 0, L_0x128088760;  1 drivers
v0x121869c00_0 .net *"_ivl_96", 0 0, L_0x12187fce0;  1 drivers
L_0x1280887a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x121869ca0_0 .net/2u *"_ivl_98", 3 0, L_0x1280887a8;  1 drivers
v0x121869d50_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121869de0_0 .net "is_beq", 0 0, L_0x12187e710;  1 drivers
v0x121869e80_0 .net "is_bgt", 0 0, L_0x12187e220;  1 drivers
v0x121869f20_0 .net "is_blt", 0 0, L_0x12187e930;  1 drivers
v0x121869fc0_0 .net "is_ctrl", 0 0, L_0x12187e440;  1 drivers
v0x12186a060_0 .net "is_jmp", 0 0, L_0x12187e580;  1 drivers
L_0x12187dde0 .part v0x12186cd00_0, 26, 6;
L_0x12187df40 .part v0x12186cd00_0, 21, 5;
L_0x12187e060 .part v0x12186cd00_0, 16, 5;
L_0x12187e180 .part v0x12186cd00_0, 11, 5;
L_0x12187e2a0 .part v0x12186cd00_0, 0, 11;
L_0x12187e440 .cmp/eq 6, L_0x12187dde0, L_0x128088250;
L_0x12187e4e0 .cmp/eq 5, L_0x12187e180, L_0x128088298;
L_0x12187e630 .cmp/eq 5, L_0x12187e180, L_0x1280882e0;
L_0x12187e7e0 .cmp/eq 5, L_0x12187e180, L_0x128088328;
L_0x12187ea40 .cmp/eq 5, L_0x12187e180, L_0x128088370;
L_0x12187ec80 .part L_0x12187dde0, 0, 5;
L_0x12187ee00 .cmp/eq 5, L_0x12187ec80, L_0x1280883b8;
L_0x12187ef20 .part L_0x12187dde0, 0, 5;
L_0x12187f030 .cmp/eq 5, L_0x12187ef20, L_0x128088400;
L_0x12187f150 .part L_0x12187dde0, 5, 1;
L_0x12187f270 .cmp/eq 6, L_0x12187dde0, L_0x128088448;
L_0x12187f410 .cmp/ge 6, L_0x128088490, L_0x12187dde0;
L_0x12187f7f0 .cmp/eq 6, L_0x12187dde0, L_0x1280884d8;
L_0x12187f890 .cmp/eq 6, L_0x12187dde0, L_0x128088520;
L_0x12187f9d0 .cmp/eq 6, L_0x12187dde0, L_0x1280885b0;
L_0x12187fa90 .cmp/eq 6, L_0x12187dde0, L_0x128088640;
L_0x12187fc40 .cmp/eq 6, L_0x12187dde0, L_0x1280886d0;
L_0x12187fce0 .cmp/eq 6, L_0x12187dde0, L_0x128088760;
L_0x12187fea0 .cmp/eq 6, L_0x12187dde0, L_0x1280887f0;
L_0x12187ff40 .cmp/eq 6, L_0x12187dde0, L_0x128088880;
L_0x12187fe00 .cmp/eq 6, L_0x12187dde0, L_0x128088910;
L_0x12187f310 .cmp/eq 6, L_0x12187dde0, L_0x1280889e8;
L_0x121880620 .cmp/eq 6, L_0x12187dde0, L_0x128088a78;
L_0x121880840 .functor MUXZ 4, L_0x128088b50, L_0x128088b08, L_0x12187f270, C4<>;
L_0x1218809d0 .functor MUXZ 4, L_0x121880840, L_0x128088ac0, L_0x121880700, C4<>;
L_0x121880af0 .functor MUXZ 4, L_0x1218809d0, L_0x128088a30, L_0x1218805b0, C4<>;
L_0x121880c90 .functor MUXZ 4, L_0x121880af0, L_0x1280889a0, L_0x12187e710, C4<>;
L_0x121880d70 .functor MUXZ 4, L_0x121880c90, L_0x128088958, L_0x12187fe00, C4<>;
L_0x121880f20 .functor MUXZ 4, L_0x121880d70, L_0x1280888c8, L_0x12187ff40, C4<>;
L_0x121881040 .functor MUXZ 4, L_0x121880f20, L_0x128088838, L_0x12187fea0, C4<>;
L_0x121881200 .functor MUXZ 4, L_0x121881040, L_0x1280887a8, L_0x12187fce0, C4<>;
L_0x121881320 .functor MUXZ 4, L_0x121881200, L_0x128088718, L_0x12187fc40, C4<>;
L_0x1218814f0 .functor MUXZ 4, L_0x121881320, L_0x128088688, L_0x12187fa90, C4<>;
L_0x1218815d0 .functor MUXZ 4, L_0x1218814f0, L_0x1280885f8, L_0x12187f9d0, C4<>;
L_0x1218817b0 .functor MUXZ 4, L_0x1218815d0, L_0x128088568, L_0x12187f890, C4<>;
S_0x12186a270 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 438, 10 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x12183d7f0 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x1218856e0 .functor BUFZ 1, v0x12186b990_0, C4<0>, C4<0>, C4<0>;
L_0x121885750 .functor BUFZ 32, v0x12186b6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1218857c0 .functor BUFZ 32, v0x12186b5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1218859f0 .functor BUFZ 1, v0x12186b750_0, C4<0>, C4<0>, C4<0>;
v0x12186a740_0 .net "EX_a2", 31 0, L_0x121884da0;  alias, 1 drivers
v0x12186a830_0 .net "EX_alu_out", 31 0, v0x1207fe570_0;  alias, 1 drivers
v0x12186a8c0_0 .net "EX_b2", 31 0, L_0x121884f00;  alias, 1 drivers
v0x12186a950_0 .net "EX_byt", 0 0, L_0x121885360;  alias, 1 drivers
v0x12186a9e0_0 .net "EX_ld", 0 0, v0x120751840_0;  alias, 1 drivers
v0x12186aaf0_0 .net "EX_rd", 4 0, v0x120751960_0;  alias, 1 drivers
v0x12186abc0_0 .net "EX_str", 0 0, L_0x1218852f0;  alias, 1 drivers
v0x12186ac50_0 .net "EX_taken", 0 0, v0x121837fa0_0;  alias, 1 drivers
v0x12186ad20_0 .net "EX_we", 0 0, v0x12077e180_0;  alias, 1 drivers
v0x12186ae30_0 .net "MEM_a2", 31 0, L_0x1218857c0;  alias, 1 drivers
v0x12186aec0_0 .net "MEM_alu_out", 31 0, v0x12186b630_0;  alias, 1 drivers
v0x12186af50_0 .net "MEM_b2", 31 0, L_0x121885750;  alias, 1 drivers
v0x12186afe0_0 .net "MEM_byt", 0 0, L_0x1218859f0;  alias, 1 drivers
v0x12186b070_0 .net "MEM_ld", 0 0, v0x12186b7e0_0;  alias, 1 drivers
v0x12186b100_0 .net "MEM_rd", 4 0, v0x12186b870_0;  alias, 1 drivers
v0x12186b1b0_0 .net "MEM_stall", 0 0, v0x12079fa00_0;  alias, 1 drivers
v0x12186b240_0 .net "MEM_str", 0 0, v0x12186b900_0;  alias, 1 drivers
v0x12186b3f0_0 .net "MEM_taken", 0 0, L_0x1218856e0;  alias, 1 drivers
v0x12186b480_0 .net "MEM_we", 0 0, v0x12186ba30_0;  alias, 1 drivers
v0x12186b510_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x12186b5a0_0 .var "mem_a2_r", 31 0;
v0x12186b630_0 .var "mem_alu_out_r", 31 0;
v0x12186b6c0_0 .var "mem_b2_r", 31 0;
v0x12186b750_0 .var "mem_byt_r", 0 0;
v0x12186b7e0_0 .var "mem_ld_r", 0 0;
v0x12186b870_0 .var "mem_rd_r", 4 0;
v0x12186b900_0 .var "mem_str_r", 0 0;
v0x12186b990_0 .var "mem_taken_r", 0 0;
v0x12186ba30_0 .var "mem_we_r", 0 0;
v0x12186bad0_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
S_0x12186bde0 .scope module, "u_f2d" "f_to_d_reg" 3 246, 11 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "Itlb_stall";
    .port_info 8 /INPUT 1 "EX_taken";
    .port_info 9 /INPUT 32 "F_BP_target_pc";
    .port_info 10 /OUTPUT 32 "D_pc";
    .port_info 11 /OUTPUT 32 "D_inst";
    .port_info 12 /OUTPUT 1 "D_BP_taken";
    .port_info 13 /OUTPUT 32 "D_BP_target_pc";
P_0x12186bfa0 .param/l "NOP" 1 11 30, C4<00100000000000000000000000000000>;
P_0x12186bfe0 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000010100>;
P_0x12186c020 .param/l "VPC_BITS" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x12186c060 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x12187dcc0 .functor BUFZ 1, v0x12186cbe0_0, C4<0>, C4<0>, C4<0>;
L_0x12187dd50 .functor BUFZ 32, v0x12186cc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12186c380_0 .net "D_BP_taken", 0 0, L_0x12187dcc0;  alias, 1 drivers
v0x12186c430_0 .net "D_BP_target_pc", 31 0, L_0x12187dd50;  alias, 1 drivers
v0x12186c4c0_0 .net "D_inst", 31 0, v0x12186cd00_0;  alias, 1 drivers
v0x12186c550_0 .net "D_pc", 31 0, v0x12186cda0_0;  alias, 1 drivers
v0x12186c5e0_0 .net "EX_taken", 0 0, v0x121837fa0_0;  alias, 1 drivers
v0x12186c6b0_0 .net "F_BP_taken", 0 0, L_0x12187c550;  alias, 1 drivers
v0x12186c740_0 .net "F_BP_target_pc", 31 0, L_0x12187c8c0;  alias, 1 drivers
v0x12186c7d0_0 .net "F_inst", 31 0, v0x12186d6e0_0;  alias, 1 drivers
v0x12186c870_0 .net "F_pc", 31 0, v0x121871c60_0;  alias, 1 drivers
v0x12186c9b0_0 .net "Itlb_stall", 0 0, L_0x12187d180;  alias, 1 drivers
v0x12186ca40_0 .net "MEM_stall", 0 0, v0x12079fa00_0;  alias, 1 drivers
v0x12186cb50_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x12186cbe0_0 .var "d_bp_taken", 0 0;
v0x12186cc70_0 .var "d_bp_target_pc", 31 0;
v0x12186cd00_0 .var "d_inst", 31 0;
v0x12186cda0_0 .var "d_pc", 31 0;
v0x12186ce50_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x12186cfe0_0 .net "stall_D", 0 0, L_0x121882710;  alias, 1 drivers
S_0x12186d140 .scope module, "u_icache" "icache" 3 223, 12 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 16 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x12186d380 .param/l "LINE_BITS" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x12186d3c0 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000010100>;
v0x12186d6e0_0 .var "F_inst", 31 0;
v0x12186d7b0_0 .net "F_mem_inst", 127 0, v0x121876fe0_0;  alias, 1 drivers
v0x12186d840_0 .net "F_mem_valid", 0 0, v0x121877090_0;  alias, 1 drivers
v0x12186d8d0_0 .net "F_pc", 19 0, L_0x1218861c0;  alias, 1 drivers
v0x12186d960_0 .var "F_stall", 0 0;
v0x12186da30_0 .var "Ic_mem_addr", 15 0;
v0x12186dac0_0 .var "Ic_mem_req", 0 0;
v0x12186db50_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x12186dbe0 .array "data", 15 0, 31 0;
v0x12186de70_0 .var "fifo_ptr", 1 0;
v0x12186df20_0 .var "hit", 0 0;
v0x12186dfc0_0 .var "hit_idx", 1 0;
v0x12186e070_0 .var/i "i", 31 0;
v0x12186e120_0 .var "miss_line", 15 0;
v0x12186e1d0_0 .net "pc_line", 15 0, L_0x12187d9c0;  1 drivers
v0x12186e280_0 .net "pc_word", 1 0, L_0x12187da80;  1 drivers
v0x12186e330_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x12186e4c0 .array "tag", 3 0, 15 0;
v0x12186e580 .array "valid", 3 0, 0 0;
v0x12186e580_0 .array/port v0x12186e580, 0;
v0x12186e580_1 .array/port v0x12186e580, 1;
E_0x12186d5b0/0 .event anyedge, v0x12186e1d0_0, v0x12186d840_0, v0x12186e580_0, v0x12186e580_1;
v0x12186e580_2 .array/port v0x12186e580, 2;
v0x12186e580_3 .array/port v0x12186e580, 3;
v0x12186e4c0_0 .array/port v0x12186e4c0, 0;
v0x12186e4c0_1 .array/port v0x12186e4c0, 1;
E_0x12186d5b0/1 .event anyedge, v0x12186e580_2, v0x12186e580_3, v0x12186e4c0_0, v0x12186e4c0_1;
v0x12186e4c0_2 .array/port v0x12186e4c0, 2;
v0x12186e4c0_3 .array/port v0x12186e4c0, 3;
E_0x12186d5b0/2 .event anyedge, v0x12186e4c0_2, v0x12186e4c0_3, v0x12186df20_0, v0x12186dfc0_0;
v0x12186dbe0_0 .array/port v0x12186dbe0, 0;
v0x12186dbe0_1 .array/port v0x12186dbe0, 1;
v0x12186dbe0_2 .array/port v0x12186dbe0, 2;
E_0x12186d5b0/3 .event anyedge, v0x12186e280_0, v0x12186dbe0_0, v0x12186dbe0_1, v0x12186dbe0_2;
v0x12186dbe0_3 .array/port v0x12186dbe0, 3;
v0x12186dbe0_4 .array/port v0x12186dbe0, 4;
v0x12186dbe0_5 .array/port v0x12186dbe0, 5;
v0x12186dbe0_6 .array/port v0x12186dbe0, 6;
E_0x12186d5b0/4 .event anyedge, v0x12186dbe0_3, v0x12186dbe0_4, v0x12186dbe0_5, v0x12186dbe0_6;
v0x12186dbe0_7 .array/port v0x12186dbe0, 7;
v0x12186dbe0_8 .array/port v0x12186dbe0, 8;
v0x12186dbe0_9 .array/port v0x12186dbe0, 9;
v0x12186dbe0_10 .array/port v0x12186dbe0, 10;
E_0x12186d5b0/5 .event anyedge, v0x12186dbe0_7, v0x12186dbe0_8, v0x12186dbe0_9, v0x12186dbe0_10;
v0x12186dbe0_11 .array/port v0x12186dbe0, 11;
v0x12186dbe0_12 .array/port v0x12186dbe0, 12;
v0x12186dbe0_13 .array/port v0x12186dbe0, 13;
v0x12186dbe0_14 .array/port v0x12186dbe0, 14;
E_0x12186d5b0/6 .event anyedge, v0x12186dbe0_11, v0x12186dbe0_12, v0x12186dbe0_13, v0x12186dbe0_14;
v0x12186dbe0_15 .array/port v0x12186dbe0, 15;
E_0x12186d5b0/7 .event anyedge, v0x12186dbe0_15;
E_0x12186d5b0 .event/or E_0x12186d5b0/0, E_0x12186d5b0/1, E_0x12186d5b0/2, E_0x12186d5b0/3, E_0x12186d5b0/4, E_0x12186d5b0/5, E_0x12186d5b0/6, E_0x12186d5b0/7;
L_0x12187d9c0 .part L_0x1218861c0, 4, 16;
L_0x12187da80 .part L_0x1218861c0, 2, 2;
S_0x12186e750 .scope module, "u_itlb" "itlb" 3 176, 13 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "va_in";
    .port_info 3 /INPUT 1 "F_admin";
    .port_info 4 /INPUT 1 "F_ptw_valid";
    .port_info 5 /INPUT 8 "F_ptw_pa";
    .port_info 6 /OUTPUT 20 "F_pc";
    .port_info 7 /OUTPUT 1 "Itlb_stall";
    .port_info 8 /OUTPUT 1 "Itlb_pa_request";
    .port_info 9 /OUTPUT 20 "Itlb_va";
P_0x12186e8c0 .param/l "NUM_ENTRIES" 0 13 7, +C4<00000000000000000000000000010000>;
P_0x12186e900 .param/l "PAGE_OFFSET_WIDTH" 0 13 4, +C4<00000000000000000000000000001100>;
P_0x12186e940 .param/l "PC_BITS" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12186e980 .param/l "PPN_WIDTH" 0 13 6, +C4<000000000000000000000000000001000>;
P_0x12186e9c0 .param/l "VA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
P_0x12186ea00 .param/l "VPN_WIDTH" 0 13 5, +C4<000000000000000000000000000010100>;
L_0x12187d180 .functor AND 1, L_0x12187cfc0, L_0x12187d0a0, C4<1>, C4<1>;
L_0x12187d480 .functor AND 1, L_0x12187d270, L_0x12187d3e0, C4<1>, C4<1>;
L_0x12187d5f0 .functor AND 1, L_0x12187d480, L_0x12187d4f0, C4<1>, C4<1>;
L_0x1218861c0 .functor BUFT 20, L_0x12187cee0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x12186ece0_0 .net "F_admin", 0 0, L_0x128088010;  alias, 1 drivers
v0x12186efd0_0 .net "F_pc", 19 0, L_0x1218861c0;  alias, 1 drivers
v0x12186f060_0 .net "F_ptw_pa", 7 0, v0x121872840_0;  alias, 1 drivers
v0x12186f110_0 .net "F_ptw_valid", 0 0, v0x121872a90_0;  alias, 1 drivers
v0x12186f1a0_0 .net "Itlb_pa_request", 0 0, L_0x12187d5f0;  alias, 1 drivers
v0x12186f280_0 .net "Itlb_stall", 0 0, L_0x12187d180;  alias, 1 drivers
v0x12186f350_0 .net "Itlb_va", 19 0, L_0x12187d6a0;  alias, 1 drivers
v0x12186f3e0_0 .net *"_ivl_10", 19 0, L_0x12187ce40;  1 drivers
L_0x128088208 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12186f490_0 .net/2u *"_ivl_12", 19 0, L_0x128088208;  1 drivers
v0x12186f5a0_0 .net *"_ivl_14", 19 0, L_0x12187cee0;  1 drivers
v0x12186f650_0 .net *"_ivl_19", 0 0, L_0x12187cfc0;  1 drivers
v0x12186f6f0_0 .net *"_ivl_21", 0 0, L_0x12187d0a0;  1 drivers
v0x12186f790_0 .net *"_ivl_25", 0 0, L_0x12187d270;  1 drivers
v0x12186f830_0 .net *"_ivl_27", 0 0, L_0x12187d3e0;  1 drivers
v0x12186f8d0_0 .net *"_ivl_29", 0 0, L_0x12187d480;  1 drivers
v0x12186f970_0 .net *"_ivl_3", 7 0, L_0x12187cae0;  1 drivers
v0x12186fa20_0 .net *"_ivl_31", 0 0, L_0x12187d4f0;  1 drivers
v0x12186fbb0_0 .net *"_ivl_4", 19 0, L_0x12187cb80;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x12186fc40_0 .net *"_ivl_7", 11 0, L_0x1280881c0;  1 drivers
v0x12186fce0_0 .net *"_ivl_9", 11 0, L_0x12187cca0;  1 drivers
v0x12186fd90_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x12186ff20_0 .var "fifo_ptr", 3 0;
v0x12186ffb0_0 .var "hit", 0 0;
v0x121870040_0 .var "hit_ppn", 7 0;
v0x1218700d0_0 .var/i "i", 31 0;
v0x121870160_0 .var "miss_vpn", 19 0;
v0x121870200 .array "ppn_buf", 15 0, 7 0;
v0x1218703a0_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x121870430_0 .net "va_in", 31 0, v0x121871c60_0;  alias, 1 drivers
v0x121870510_0 .net "va_vpn", 19 0, L_0x12187ca40;  1 drivers
v0x1218705c0_0 .var "valid", 15 0;
v0x121870670 .array "vpn_buf", 15 0, 19 0;
E_0x12186ee60/0 .event anyedge, v0x12186ece0_0, v0x12186f110_0, v0x12186ffb0_0, v0x1218705c0_0;
v0x121870670_0 .array/port v0x121870670, 0;
v0x121870670_1 .array/port v0x121870670, 1;
v0x121870670_2 .array/port v0x121870670, 2;
v0x121870670_3 .array/port v0x121870670, 3;
E_0x12186ee60/1 .event anyedge, v0x121870670_0, v0x121870670_1, v0x121870670_2, v0x121870670_3;
v0x121870670_4 .array/port v0x121870670, 4;
v0x121870670_5 .array/port v0x121870670, 5;
v0x121870670_6 .array/port v0x121870670, 6;
v0x121870670_7 .array/port v0x121870670, 7;
E_0x12186ee60/2 .event anyedge, v0x121870670_4, v0x121870670_5, v0x121870670_6, v0x121870670_7;
v0x121870670_8 .array/port v0x121870670, 8;
v0x121870670_9 .array/port v0x121870670, 9;
v0x121870670_10 .array/port v0x121870670, 10;
v0x121870670_11 .array/port v0x121870670, 11;
E_0x12186ee60/3 .event anyedge, v0x121870670_8, v0x121870670_9, v0x121870670_10, v0x121870670_11;
v0x121870670_12 .array/port v0x121870670, 12;
v0x121870670_13 .array/port v0x121870670, 13;
v0x121870670_14 .array/port v0x121870670, 14;
v0x121870670_15 .array/port v0x121870670, 15;
E_0x12186ee60/4 .event anyedge, v0x121870670_12, v0x121870670_13, v0x121870670_14, v0x121870670_15;
v0x121870200_0 .array/port v0x121870200, 0;
v0x121870200_1 .array/port v0x121870200, 1;
v0x121870200_2 .array/port v0x121870200, 2;
E_0x12186ee60/5 .event anyedge, v0x121870510_0, v0x121870200_0, v0x121870200_1, v0x121870200_2;
v0x121870200_3 .array/port v0x121870200, 3;
v0x121870200_4 .array/port v0x121870200, 4;
v0x121870200_5 .array/port v0x121870200, 5;
v0x121870200_6 .array/port v0x121870200, 6;
E_0x12186ee60/6 .event anyedge, v0x121870200_3, v0x121870200_4, v0x121870200_5, v0x121870200_6;
v0x121870200_7 .array/port v0x121870200, 7;
v0x121870200_8 .array/port v0x121870200, 8;
v0x121870200_9 .array/port v0x121870200, 9;
v0x121870200_10 .array/port v0x121870200, 10;
E_0x12186ee60/7 .event anyedge, v0x121870200_7, v0x121870200_8, v0x121870200_9, v0x121870200_10;
v0x121870200_11 .array/port v0x121870200, 11;
v0x121870200_12 .array/port v0x121870200, 12;
v0x121870200_13 .array/port v0x121870200, 13;
v0x121870200_14 .array/port v0x121870200, 14;
E_0x12186ee60/8 .event anyedge, v0x121870200_11, v0x121870200_12, v0x121870200_13, v0x121870200_14;
v0x121870200_15 .array/port v0x121870200, 15;
E_0x12186ee60/9 .event anyedge, v0x121870200_15;
E_0x12186ee60 .event/or E_0x12186ee60/0, E_0x12186ee60/1, E_0x12186ee60/2, E_0x12186ee60/3, E_0x12186ee60/4, E_0x12186ee60/5, E_0x12186ee60/6, E_0x12186ee60/7, E_0x12186ee60/8, E_0x12186ee60/9;
L_0x12187ca40 .part v0x121871c60_0, 12, 20;
L_0x12187cae0 .part v0x121871c60_0, 0, 8;
L_0x12187cb80 .concat [ 8 12 0 0], L_0x12187cae0, L_0x1280881c0;
L_0x12187cca0 .part v0x121871c60_0, 0, 12;
L_0x12187ce40 .concat [ 12 8 0 0], L_0x12187cca0, v0x121870040_0;
L_0x12187cee0 .functor MUXZ 20, L_0x128088208, L_0x12187ce40, v0x12186ffb0_0, C4<>;
L_0x12187cfc0 .reduce/nor L_0x128088010;
L_0x12187d0a0 .reduce/nor v0x12186ffb0_0;
L_0x12187d270 .reduce/nor L_0x128088010;
L_0x12187d3e0 .reduce/nor v0x12186ffb0_0;
L_0x12187d4f0 .reduce/nor v0x121872a90_0;
L_0x12187d6a0 .part v0x121871c60_0, 12, 20;
S_0x121870980 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 537, 14 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x121870af0 .param/l "XLEN" 0 14 2, +C4<00000000000000000000000000100000>;
v0x121870cf0_0 .net "MEM_data_mem", 31 0, v0x12072a780_0;  alias, 1 drivers
v0x121870dc0_0 .net "MEM_rd", 4 0, v0x12186b870_0;  alias, 1 drivers
v0x121870e50_0 .net "MEM_we", 0 0, v0x12186ba30_0;  alias, 1 drivers
v0x121870ee0_0 .net "WB_data_mem", 31 0, v0x121871320_0;  alias, 1 drivers
v0x121870f80_0 .net "WB_rd", 4 0, v0x1218713b0_0;  alias, 1 drivers
v0x121871050_0 .net "WB_we", 0 0, v0x121871450_0;  alias, 1 drivers
v0x121871100_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121871190_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x121871320_0 .var "wb_data_mem_r", 31 0;
v0x1218713b0_0 .var "wb_rd_r", 4 0;
v0x121871450_0 .var "wb_we_r", 0 0;
S_0x121871570 .scope module, "u_pc" "pc" 3 145, 15 4 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 32 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 32 "F_BP_target_pc";
    .port_info 6 /OUTPUT 32 "F_pc_va";
P_0x121871730 .param/l "PCLEN" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x121871770 .param/l "RESET_PC" 0 15 6, C4<00000000000000000000000000000000>;
v0x121871a00_0 .net "EX_alt_pc", 31 0, v0x1207fe570_0;  alias, 1 drivers
v0x121871ab0_0 .net "EX_taken", 0 0, v0x121837fa0_0;  alias, 1 drivers
v0x121871bd0_0 .net "F_BP_target_pc", 31 0, L_0x12187c8c0;  alias, 1 drivers
v0x121871c60_0 .var "F_pc_va", 31 0;
v0x121871cf0_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121871dc0_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x121871e50_0 .net "stall_D", 0 0, L_0x121882710;  alias, 1 drivers
E_0x1218719a0 .event posedge, v0x12181c610_0, v0x1218210f0_0;
S_0x121871f50 .scope module, "u_ptw" "ptw_2level" 3 196, 16 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Itlb_pa_request";
    .port_info 3 /INPUT 20 "Itlb_va";
    .port_info 4 /OUTPUT 1 "F_ptw_valid";
    .port_info 5 /OUTPUT 8 "F_ptw_pa";
    .port_info 6 /OUTPUT 1 "Ptw_mem_req";
    .port_info 7 /OUTPUT 20 "Ptw_mem_addr";
    .port_info 8 /INPUT 32 "Ptw_mem_rdata";
    .port_info 9 /INPUT 1 "Ptw_mem_valid";
    .port_info 10 /INPUT 1 "MEM_stall";
P_0x121872110 .param/l "PAGE_OFFSET_WIDTH" 0 16 4, +C4<00000000000000000000000000001100>;
P_0x121872150 .param/l "PC_BITS" 0 16 3, +C4<00000000000000000000000000010100>;
P_0x121872190 .param/l "PPN_WIDTH" 0 16 6, +C4<000000000000000000000000000001000>;
P_0x1218721d0 .param/l "ROOT_PPN" 1 16 34, C4<00001001>;
P_0x121872210 .param/l "S_IDLE" 1 16 55, C4<000>;
P_0x121872250 .param/l "S_L1_REQ" 1 16 56, C4<001>;
P_0x121872290 .param/l "S_L1_WAIT" 1 16 57, C4<010>;
P_0x1218722d0 .param/l "S_L2_REQ" 1 16 58, C4<011>;
P_0x121872310 .param/l "S_L2_WAIT" 1 16 59, C4<100>;
P_0x121872350 .param/l "S_RESP" 1 16 60, C4<101>;
P_0x121872390 .param/l "VA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
P_0x1218723d0 .param/l "VPN_WIDTH" 0 16 5, +C4<000000000000000000000000000010100>;
v0x121872840_0 .var "F_ptw_pa", 7 0;
v0x121872a90_0 .var "F_ptw_valid", 0 0;
v0x121872b40_0 .net "Itlb_pa_request", 0 0, L_0x12187d5f0;  alias, 1 drivers
v0x121872c10_0 .net "Itlb_va", 19 0, L_0x12187d6a0;  alias, 1 drivers
v0x121872cc0_0 .net "MEM_stall", 0 0, v0x12079fa00_0;  alias, 1 drivers
v0x121872d90_0 .var "Ptw_mem_addr", 19 0;
v0x121872e20_0 .net "Ptw_mem_rdata", 31 0, v0x12079fbb0_0;  alias, 1 drivers
v0x121872ed0_0 .var "Ptw_mem_req", 0 0;
v0x121872f80_0 .net "Ptw_mem_valid", 0 0, v0x12075d4c0_0;  alias, 1 drivers
v0x1218730b0_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121873140_0 .var "l1_ppn_q", 7 0;
v0x1218731d0_0 .var "l2_ppn_q", 7 0;
v0x121873260_0 .var "next_state", 2 0;
v0x1218732f0_0 .net "pte_ppn", 7 0, L_0x12187d900;  1 drivers
v0x121873380_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
v0x121873410_0 .var "state", 2 0;
v0x1218734a0_0 .net "vpn0", 9 0, L_0x12187d800;  1 drivers
v0x121873650_0 .net "vpn1", 9 0, L_0x12187d740;  1 drivers
v0x121873700_0 .var "vpn_q", 19 0;
E_0x121872a10 .event anyedge, v0x121873410_0, v0x12186f1a0_0, v0x121809f70_0, v0x12075d4c0_0;
L_0x12187d740 .part v0x121873700_0, 10, 10;
L_0x12187d800 .part v0x121873700_0, 0, 10;
L_0x12187d900 .part v0x12079fbb0_0, 12, 8;
S_0x1218738c0 .scope module, "u_regfile" "regfile" 3 332, 17 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 32 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x121873a30 .param/l "ADDR_SIZE" 0 17 4, +C4<00000000000000000000000000000101>;
P_0x121873a70 .param/l "PC_BITS" 0 17 5, +C4<00000000000000000000000000010100>;
P_0x121873ab0 .param/l "REG_NUM" 0 17 3, +C4<00000000000000000000000000100000>;
P_0x121873af0 .param/l "VPC_BITS" 0 17 6, +C4<00000000000000000000000000100000>;
P_0x121873b30 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
L_0x1218830c0 .functor BUFZ 32, L_0x121882e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1218833b0 .functor BUFZ 32, L_0x121883130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1218841c0 .functor BUFZ 32, L_0x1218839d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1218717b0 .functor BUFZ 32, L_0x121883fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1218843e0 .functor OR 1, L_0x12187f030, L_0x12187ee00, C4<0>, C4<0>;
L_0x121884450 .functor OR 1, L_0x1218843e0, L_0x12187f7f0, C4<0>, C4<0>;
L_0x121884540 .functor OR 1, L_0x121884450, L_0x12187f700, C4<0>, C4<0>;
v0x121874000_0 .net "D_a", 31 0, L_0x1218842b0;  alias, 1 drivers
v0x1218740c0_0 .net "D_a2", 31 0, L_0x1218841c0;  alias, 1 drivers
v0x121874150_0 .net "D_addi", 0 0, L_0x12187f7f0;  alias, 1 drivers
v0x1218741e0_0 .net "D_b", 31 0, L_0x121884c80;  alias, 1 drivers
v0x121874270_0 .net "D_b2", 31 0, L_0x1218717b0;  alias, 1 drivers
v0x121874340_0 .net "D_brn", 0 0, L_0x12187f700;  alias, 1 drivers
v0x121874410_0 .net "D_imd", 10 0, L_0x12187e2a0;  alias, 1 drivers
v0x1218744a0_0 .net "D_ld", 0 0, L_0x12187ee00;  alias, 1 drivers
v0x121874570_0 .net "D_pc", 31 0, v0x12186cda0_0;  alias, 1 drivers
v0x121874680_0 .net "D_ra", 4 0, L_0x12187df40;  alias, 1 drivers
v0x121874710_0 .net "D_rb", 4 0, L_0x12187e060;  alias, 1 drivers
v0x1218747e0_0 .net "D_str", 0 0, L_0x12187f030;  alias, 1 drivers
v0x1218748b0_0 .net "EX_D_bp", 1 0, L_0x121882a90;  alias, 1 drivers
v0x121874940_0 .net "EX_alu_out", 31 0, v0x1207fe570_0;  alias, 1 drivers
v0x1218749d0_0 .net "MEM_D_bp", 1 0, L_0x121882c10;  alias, 1 drivers
v0x121874a60_0 .net "MEM_data_mem", 31 0, v0x12072a780_0;  alias, 1 drivers
v0x121874b30_0 .net "WB_D_bp", 1 0, L_0x121882cf0;  alias, 1 drivers
v0x121874cc0_0 .net "WB_data_mem", 31 0, v0x121871320_0;  alias, 1 drivers
v0x121874d50_0 .net "WB_rd", 4 0, v0x1218713b0_0;  alias, 1 drivers
v0x121874de0_0 .net "WB_we", 0 0, v0x121871450_0;  alias, 1 drivers
v0x121874eb0_0 .net *"_ivl_0", 31 0, L_0x121882e80;  1 drivers
v0x121874f40_0 .net *"_ivl_10", 6 0, L_0x1218831d0;  1 drivers
L_0x128088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121874fd0_0 .net *"_ivl_13", 1 0, L_0x128088c70;  1 drivers
v0x121875080_0 .net *"_ivl_17", 0 0, L_0x121883420;  1 drivers
v0x121875130_0 .net *"_ivl_19", 0 0, L_0x121883540;  1 drivers
v0x1218751e0_0 .net *"_ivl_2", 6 0, L_0x121882f20;  1 drivers
v0x121875290_0 .net *"_ivl_21", 0 0, L_0x121883660;  1 drivers
v0x121875340_0 .net *"_ivl_22", 31 0, L_0x121883780;  1 drivers
v0x1218753f0_0 .net *"_ivl_24", 31 0, L_0x121883820;  1 drivers
v0x1218754a0_0 .net *"_ivl_29", 0 0, L_0x121883ab0;  1 drivers
v0x121875550_0 .net *"_ivl_31", 0 0, L_0x121883bb0;  1 drivers
v0x121875600_0 .net *"_ivl_33", 0 0, L_0x121883c50;  1 drivers
v0x1218756b0_0 .net *"_ivl_34", 31 0, L_0x121883d60;  1 drivers
v0x121874be0_0 .net *"_ivl_36", 31 0, L_0x121883e80;  1 drivers
v0x121875940_0 .net *"_ivl_47", 0 0, L_0x1218843e0;  1 drivers
v0x1218759d0_0 .net *"_ivl_49", 0 0, L_0x121884450;  1 drivers
L_0x128088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121875a60_0 .net *"_ivl_5", 1 0, L_0x128088c28;  1 drivers
v0x121875b00_0 .net *"_ivl_51", 0 0, L_0x121884540;  1 drivers
v0x121875ba0_0 .net *"_ivl_53", 0 0, L_0x1218845f0;  1 drivers
v0x121875c50_0 .net *"_ivl_54", 20 0, L_0x121884710;  1 drivers
v0x121875d00_0 .net *"_ivl_56", 31 0, L_0x121884be0;  1 drivers
v0x121875db0_0 .net *"_ivl_8", 31 0, L_0x121883130;  1 drivers
v0x121875e60_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121875ef0_0 .var/i "i", 31 0;
v0x121875fa0_0 .net "ra_fwd", 31 0, L_0x1218839d0;  1 drivers
v0x121876050_0 .net "ra_raw", 31 0, L_0x1218830c0;  1 drivers
v0x121876100_0 .net "rb_fwd", 31 0, L_0x121883fa0;  1 drivers
v0x1218761b0_0 .net "rb_raw", 31 0, L_0x1218833b0;  1 drivers
v0x121876260 .array "regs", 31 0, 31 0;
L_0x121882e80 .array/port v0x121876260, L_0x121882f20;
L_0x121882f20 .concat [ 5 2 0 0], L_0x12187df40, L_0x128088c28;
L_0x121883130 .array/port v0x121876260, L_0x1218831d0;
L_0x1218831d0 .concat [ 5 2 0 0], L_0x12187e060, L_0x128088c70;
L_0x121883420 .part L_0x121882a90, 1, 1;
L_0x121883540 .part L_0x121882c10, 1, 1;
L_0x121883660 .part L_0x121882cf0, 1, 1;
L_0x121883780 .functor MUXZ 32, L_0x1218830c0, v0x121871320_0, L_0x121883660, C4<>;
L_0x121883820 .functor MUXZ 32, L_0x121883780, v0x12072a780_0, L_0x121883540, C4<>;
L_0x1218839d0 .functor MUXZ 32, L_0x121883820, v0x1207fe570_0, L_0x121883420, C4<>;
L_0x121883ab0 .part L_0x121882a90, 0, 1;
L_0x121883bb0 .part L_0x121882c10, 0, 1;
L_0x121883c50 .part L_0x121882cf0, 0, 1;
L_0x121883d60 .functor MUXZ 32, L_0x1218833b0, v0x121871320_0, L_0x121883c50, C4<>;
L_0x121883e80 .functor MUXZ 32, L_0x121883d60, v0x12072a780_0, L_0x121883bb0, C4<>;
L_0x121883fa0 .functor MUXZ 32, L_0x121883e80, v0x1207fe570_0, L_0x121883ab0, C4<>;
L_0x1218842b0 .functor MUXZ 32, L_0x1218839d0, v0x12186cda0_0, L_0x12187f700, C4<>;
L_0x1218845f0 .part L_0x12187e2a0, 10, 1;
LS_0x121884710_0_0 .concat [ 1 1 1 1], L_0x1218845f0, L_0x1218845f0, L_0x1218845f0, L_0x1218845f0;
LS_0x121884710_0_4 .concat [ 1 1 1 1], L_0x1218845f0, L_0x1218845f0, L_0x1218845f0, L_0x1218845f0;
LS_0x121884710_0_8 .concat [ 1 1 1 1], L_0x1218845f0, L_0x1218845f0, L_0x1218845f0, L_0x1218845f0;
LS_0x121884710_0_12 .concat [ 1 1 1 1], L_0x1218845f0, L_0x1218845f0, L_0x1218845f0, L_0x1218845f0;
LS_0x121884710_0_16 .concat [ 1 1 1 1], L_0x1218845f0, L_0x1218845f0, L_0x1218845f0, L_0x1218845f0;
LS_0x121884710_0_20 .concat [ 1 0 0 0], L_0x1218845f0;
LS_0x121884710_1_0 .concat [ 4 4 4 4], LS_0x121884710_0_0, LS_0x121884710_0_4, LS_0x121884710_0_8, LS_0x121884710_0_12;
LS_0x121884710_1_4 .concat [ 4 1 0 0], LS_0x121884710_0_16, LS_0x121884710_0_20;
L_0x121884710 .concat [ 16 5 0 0], LS_0x121884710_1_0, LS_0x121884710_1_4;
L_0x121884be0 .concat [ 11 21 0 0], L_0x12187e2a0, L_0x121884710;
L_0x121884c80 .functor MUXZ 32, L_0x121883fa0, L_0x121884be0, L_0x121884540, C4<>;
S_0x121876500 .scope module, "u_unified_mem" "unified_mem" 3 510, 18 1 0, S_0x1218383f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 16 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 16 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 16 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x1218766c0 .param/l "LATENCY" 0 18 3, +C4<00000000000000000000000000000011>;
P_0x121876700 .param/l "LINE_BITS" 0 18 4, +C4<00000000000000000000000000010000>;
P_0x121876740 .param/l "NUM_LINES" 1 18 31, +C4<000000000000000000000000000000010000000000000000>;
P_0x121876780 .param/l "WORDS_PER_LINE" 0 18 5, +C4<00000000000000000000000000000100>;
P_0x1218767c0 .param/l "XLEN" 0 18 2, +C4<00000000000000000000000000100000>;
v0x121876b70_0 .var "D_counter", 1 0;
v0x121876c10_0 .var "D_saved_line", 15 0;
v0x121876cb0_0 .net "Dc_mem_addr", 15 0, v0x12074bb30_0;  alias, 1 drivers
v0x121876d40_0 .net "Dc_mem_req", 0 0, v0x12074bbc0_0;  alias, 1 drivers
v0x121876dd0_0 .net "Dc_wb_addr", 15 0, v0x1207551a0_0;  alias, 1 drivers
v0x121876ea0_0 .net "Dc_wb_we", 0 0, v0x120755230_0;  alias, 1 drivers
v0x121876f30_0 .net "Dc_wb_wline", 127 0, v0x1207552c0_0;  alias, 1 drivers
v0x121876fe0_0 .var "F_mem_inst", 127 0;
v0x121877090_0 .var "F_mem_valid", 0 0;
v0x1218771c0_0 .var "I_counter", 1 0;
v0x121877250_0 .var "I_saved_line", 15 0;
v0x1218772e0_0 .net "Ic_mem_addr", 15 0, v0x12186da30_0;  alias, 1 drivers
v0x121877370_0 .net "Ic_mem_req", 0 0, v0x12186dac0_0;  alias, 1 drivers
v0x121877420_0 .var "MEM_data_line", 127 0;
v0x1218774d0_0 .var "MEM_mem_valid", 0 0;
v0x121877580_0 .net "clk", 0 0, v0x12187b8c0_0;  alias, 1 drivers
v0x121877610_0 .var/i "i", 31 0;
v0x1218777a0_0 .var/i "j", 31 0;
v0x121877840 .array "line", 262143 0, 31 0;
v0x1218778e0_0 .net "rst", 0 0, v0x12187bb00_0;  alias, 1 drivers
S_0x12187b700 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x121838700;
 .timescale -9 -12;
    .scope S_0x121871570;
T_1 ;
    %wait E_0x1218719a0;
    %load/vec4 v0x121871dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121871c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x121871ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x121871a00_0;
    %assign/vec4 v0x121871c60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x121871e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x121871c60_0;
    %assign/vec4 v0x121871c60_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x121871bd0_0;
    %assign/vec4 v0x121871c60_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x121845780;
T_2 ;
    %wait E_0x1218323c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12182f360_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12182f3f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12182ebc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12182ebc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x12182f360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/getv/s 4, v0x12182ebc0_0;
    %load/vec4a v0x12182ec50, 4;
    %load/vec4 v0x12183c440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12182f360_0, 0, 1;
    %load/vec4 v0x12182ebc0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x12182f3f0_0, 0, 3;
T_2.2 ;
    %load/vec4 v0x12182ebc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12182ebc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x121845780;
T_3 ;
    %wait E_0x12182c890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12182fb00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12182fb90_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12182ebc0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x12182ebc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x12182fb00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %ix/getv/s 4, v0x12182ebc0_0;
    %load/vec4a v0x12182ec50, 4;
    %load/vec4 v0x12183ca20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12182fb00_0, 0, 1;
    %load/vec4 v0x12182ebc0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x12182fb90_0, 0, 3;
T_3.2 ;
    %load/vec4 v0x12182ebc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12182ebc0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x121845780;
T_4 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12073ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12182ebc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x12182ebc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12182ebc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182ec50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12182ebc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182e490, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12182ebc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12181dcb0, 0, 4;
    %load/vec4 v0x12182ebc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12182ebc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12183c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x12182fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x12183c6a0_0;
    %load/vec4 v0x12182fb90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12181dcb0, 0, 4;
    %load/vec4 v0x121822380_0;
    %load/vec4 v0x12182fb90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12182e490, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %alloc S_0x121845490;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x121845490;
    %join;
    %free S_0x121845490;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12186e750;
T_5 ;
    %wait E_0x12186ee60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12186ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x121870040_0, 0, 8;
    %load/vec4 v0x12186ece0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x12186f110_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1218700d0_0, 0, 32;
T_5.3 ;
    %load/vec4 v0x1218700d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.4, 5;
    %load/vec4 v0x12186ffb0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.8, 10;
    %load/vec4 v0x1218705c0_0;
    %load/vec4 v0x1218700d0_0;
    %part/s 1;
    %and;
T_5.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %ix/getv/s 4, v0x1218700d0_0;
    %load/vec4a v0x121870670, 4;
    %load/vec4 v0x121870510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12186ffb0_0, 0, 1;
    %ix/getv/s 4, v0x1218700d0_0;
    %load/vec4a v0x121870200, 4;
    %store/vec4 v0x121870040_0, 0, 8;
T_5.5 ;
    %load/vec4 v0x1218700d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1218700d0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12186e750;
T_6 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x1218703a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1218700d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x1218700d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x1218700d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121870670, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1218700d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121870200, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1218700d0_0;
    %assign/vec4/off/d v0x1218705c0_0, 4, 5;
    %load/vec4 v0x1218700d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1218700d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12186ff20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x121870160_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12186f1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x12186ffb0_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x121870510_0;
    %assign/vec4 v0x121870160_0, 0;
T_6.4 ;
    %load/vec4 v0x12186f110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x121870160_0;
    %load/vec4 v0x12186ff20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121870670, 0, 4;
    %load/vec4 v0x12186f060_0;
    %load/vec4 v0x12186ff20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121870200, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x12186ff20_0;
    %assign/vec4/off/d v0x1218705c0_0, 4, 5;
    %load/vec4 v0x12186ff20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12186ff20_0, 0;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x121871f50;
T_7 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x121873380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x121873410_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x121873700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121873140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1218731d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x121872840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x121872d90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x121873260_0;
    %assign/vec4 v0x121873410_0, 0;
    %load/vec4 v0x121873410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %load/vec4 v0x121872b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x121872c10_0;
    %assign/vec4 v0x121873700_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %load/vec4 v0x121872cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %pushi/vec4 9, 0, 8;
    %load/vec4 v0x121873650_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x121872d90_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
T_7.13 ;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %load/vec4 v0x121872f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x1218732f0_0;
    %assign/vec4 v0x121873140_0, 0;
T_7.14 ;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %load/vec4 v0x121872cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %load/vec4 v0x121873140_0;
    %load/vec4 v0x1218734a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x121872d90_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
T_7.17 ;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872ed0_0, 0;
    %load/vec4 v0x121872f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x1218732f0_0;
    %assign/vec4 v0x1218731d0_0, 0;
    %load/vec4 v0x1218732f0_0;
    %assign/vec4 v0x121872840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
T_7.19 ;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121872a90_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x121871f50;
T_8 ;
    %wait E_0x121872a10;
    %load/vec4 v0x121873410_0;
    %store/vec4 v0x121873260_0, 0, 3;
    %load/vec4 v0x121873410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x121872b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
T_8.8 ;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x121872cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
T_8.10 ;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x121872f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
T_8.12 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x121872cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
T_8.14 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x121872f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
T_8.16 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x121873260_0, 0, 3;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12186d140;
T_9 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12186e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12186e070_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x12186e070_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12186e070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186e580, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12186e070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186e4c0, 0, 4;
    %load/vec4 v0x12186e070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12186e070_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12186de70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12186e120_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12186dac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x12186df20_0;
    %nor/r;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12186e1d0_0;
    %assign/vec4 v0x12186e120_0, 0;
T_9.4 ;
    %load/vec4 v0x12186d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12186de70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186e580, 0, 4;
    %load/vec4 v0x12186e120_0;
    %load/vec4 v0x12186de70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186e4c0, 0, 4;
    %load/vec4 v0x12186d7b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x12186de70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186dbe0, 0, 4;
    %load/vec4 v0x12186d7b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x12186de70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186dbe0, 0, 4;
    %load/vec4 v0x12186d7b0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x12186de70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186dbe0, 0, 4;
    %load/vec4 v0x12186d7b0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x12186de70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12186dbe0, 0, 4;
    %load/vec4 v0x12186de70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12186de70_0, 0;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12186d140;
T_10 ;
    %wait E_0x12186d5b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12186df20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12186dfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12186d960_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x12186d6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12186dac0_0, 0, 1;
    %load/vec4 v0x12186e1d0_0;
    %store/vec4 v0x12186da30_0, 0, 16;
    %load/vec4 v0x12186d840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12186e070_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x12186e070_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.3, 5;
    %ix/getv/s 4, v0x12186e070_0;
    %load/vec4a v0x12186e580, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %ix/getv/s 4, v0x12186e070_0;
    %load/vec4a v0x12186e4c0, 4;
    %load/vec4 v0x12186e1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12186df20_0, 0, 1;
    %load/vec4 v0x12186e070_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x12186dfc0_0, 0, 2;
T_10.4 ;
    %load/vec4 v0x12186e070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12186e070_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
T_10.0 ;
    %load/vec4 v0x12186df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0x12186dfc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x12186e280_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12186dbe0, 4;
    %store/vec4 v0x12186d6e0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12186d960_0, 0, 1;
    %load/vec4 v0x12186d840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %store/vec4 v0x12186dac0_0, 0, 1;
    %load/vec4 v0x12186e1d0_0;
    %store/vec4 v0x12186da30_0, 0, 16;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12186bde0;
T_11 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12186ce50_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v0x12186c9b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12186cda0_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x12186cd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12186cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12186cc70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12186cfe0_0;
    %nor/r;
    %load/vec4 v0x12186ca40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %load/vec4 v0x12186c870_0;
    %assign/vec4 v0x12186cda0_0, 0;
    %load/vec4 v0x12186c7d0_0;
    %assign/vec4 v0x12186cd00_0, 0;
    %load/vec4 v0x12186c6b0_0;
    %assign/vec4 v0x12186cbe0_0, 0;
    %load/vec4 v0x12186c740_0;
    %assign/vec4 v0x12186cc70_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12180b310;
T_12 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12181c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12181fa20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12181c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x12181fa20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x12181fa20_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x12181fa20_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x12181fa20_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1218738c0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121875ef0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x121875ef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x121875ef0_0;
    %store/vec4a v0x121876260, 4, 0;
    %load/vec4 v0x121875ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121875ef0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x1218738c0;
T_14 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x121874de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x121874d50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x121874cc0_0;
    %load/vec4 v0x121874d50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121876260, 0, 4;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121876260, 0, 4;
    %jmp T_14;
    .thread T_14;
    .scope S_0x121834340;
T_15 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12077e210_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.3, 8;
    %load/vec4 v0x12077e2a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.3;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x12183d080_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120733200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121846210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1207883a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120788310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183e0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120788550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120788430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x120751960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120751840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207519f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207517b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12077e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207518d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1207884c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1218460f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x121819cd0_0;
    %assign/vec4 v0x120733200_0, 0;
    %load/vec4 v0x121846b10_0;
    %assign/vec4 v0x121846210_0, 0;
    %load/vec4 v0x1218467b0_0;
    %assign/vec4 v0x1207883a0_0, 0;
    %load/vec4 v0x121846840_0;
    %assign/vec4 v0x120788310_0, 0;
    %load/vec4 v0x121846ba0_0;
    %assign/vec4 v0x12183e0d0_0, 0;
    %load/vec4 v0x121846450_0;
    %assign/vec4 v0x120788550_0, 0;
    %load/vec4 v0x121835040_0;
    %assign/vec4 v0x120788430_0, 0;
    %load/vec4 v0x12183eaf0_0;
    %assign/vec4 v0x120751960_0, 0;
    %load/vec4 v0x12183cc90_0;
    %assign/vec4 v0x120751840_0, 0;
    %load/vec4 v0x12183eb80_0;
    %assign/vec4 v0x1207519f0_0, 0;
    %load/vec4 v0x1218464e0_0;
    %assign/vec4 v0x1207517b0_0, 0;
    %load/vec4 v0x12183e790_0;
    %assign/vec4 v0x12077e180_0, 0;
    %load/vec4 v0x12183cd20_0;
    %assign/vec4 v0x1207518d0_0, 0;
    %load/vec4 v0x121819c40_0;
    %assign/vec4 v0x1207884c0_0, 0;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x121845a70;
T_16 ;
    %wait E_0x1207f9790;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121837fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121838030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121836740_0, 0, 32;
    %load/vec4 v0x12183a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1207ffa30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121838030_0, 0, 1;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x1207ff9a0_0;
    %load/vec4 v0x12183a6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x121838030_0, 0, 1;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x1207ff9a0_0;
    %load/vec4 v0x12183a6d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x121838030_0, 0, 1;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x12183a6d0_0;
    %load/vec4 v0x1207ff9a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x121838030_0, 0, 1;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %load/vec4 v0x121838030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %add;
    %store/vec4 v0x121836740_0, 0, 32;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v0x1207fc580_0;
    %addi 4, 0, 32;
    %store/vec4 v0x121836740_0, 0, 32;
T_16.8 ;
    %load/vec4 v0x121836740_0;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %load/vec4 v0x12073d260_0;
    %load/vec4 v0x121838030_0;
    %xor;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_16.9, 8;
    %load/vec4 v0x1207fc4f0_0;
    %load/vec4 v0x1207fe570_0;
    %xor;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_16.9;
    %store/vec4 v0x121837fa0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1207ffa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %add;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.10 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %add;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.11 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %sub;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.12 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %and;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.13 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %or;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.14 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %xor;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.15 ;
    %load/vec4 v0x1207fc580_0;
    %inv;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.16 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.17 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.20 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1207fe600_0;
    %load/vec4 v0x1207fc580_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.21 ;
    %load/vec4 v0x1207fc580_0;
    %load/vec4 v0x1207fe600_0;
    %mul;
    %store/vec4 v0x1207fe570_0, 0, 32;
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121837fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121838030_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12186a270;
T_17 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12186bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12186b630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12186b990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12186b6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12186b5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12186b870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12186ba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12186b7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12186b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12186b750_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12186b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x12186a830_0;
    %assign/vec4 v0x12186b630_0, 0;
    %load/vec4 v0x12186ac50_0;
    %assign/vec4 v0x12186b990_0, 0;
    %load/vec4 v0x12186a8c0_0;
    %assign/vec4 v0x12186b6c0_0, 0;
    %load/vec4 v0x12186a740_0;
    %assign/vec4 v0x12186b5a0_0, 0;
    %load/vec4 v0x12186aaf0_0;
    %assign/vec4 v0x12186b870_0, 0;
    %load/vec4 v0x12186ad20_0;
    %assign/vec4 v0x12186ba30_0, 0;
    %load/vec4 v0x12186a9e0_0;
    %assign/vec4 v0x12186b7e0_0, 0;
    %load/vec4 v0x12186abc0_0;
    %assign/vec4 v0x12186b900_0, 0;
    %load/vec4 v0x12186a950_0;
    %assign/vec4 v0x12186b750_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12185c330;
T_18 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12076a000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1207721e0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x1207721e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1207721e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12071f5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1207721e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120771f90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1207721e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12071f400, 0, 4;
    %load/vec4 v0x1207721e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1207721e0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x120772020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x120722380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120755230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1207551a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x1207552c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120722570_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1207224c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12079fbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12075d4c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120755230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12075d4c0_0, 0;
    %load/vec4 v0x12074bbc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.7, 10;
    %load/vec4 v0x1207720b0_0;
    %nor/r;
    %and;
T_18.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0x120722420_0;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x1207b6cb0_0;
    %assign/vec4 v0x120722380_0, 0;
T_18.4 ;
    %load/vec4 v0x120722570_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_18.12, 11;
    %load/vec4 v0x120722420_0;
    %nor/r;
    %and;
T_18.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.11, 10;
    %load/vec4 v0x12079f970_0;
    %nor/r;
    %and;
T_18.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %load/vec4 v0x12075d430_0;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120722570_0, 0;
    %load/vec4 v0x12079fb20_0;
    %assign/vec4 v0x1207224c0_0, 0;
T_18.8 ;
    %load/vec4 v0x12079f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0x120722570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0x1207224c0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %jmp T_18.21;
T_18.17 ;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x12079fbb0_0, 0;
    %jmp T_18.21;
T_18.18 ;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x12079fbb0_0, 0;
    %jmp T_18.21;
T_18.19 ;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0x12079fbb0_0, 0;
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0x12079fbb0_0, 0;
    %jmp T_18.21;
T_18.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12075d4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120722570_0, 0;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x120772020_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12071f5b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.24, 9;
    %load/vec4 v0x120772020_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x120771f90, 4;
    %and;
T_18.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120755230_0, 0;
    %load/vec4 v0x120772020_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12071f400, 4;
    %assign/vec4 v0x1207551a0_0, 0;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x1207b6e60, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1207552c0_0, 4, 5;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1207b6e60, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1207552c0_0, 4, 5;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1207b6e60, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1207552c0_0, 4, 5;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1207b6e60, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1207552c0_0, 4, 5;
T_18.22 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x120772020_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12071f5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x120772020_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120771f90, 0, 4;
    %load/vec4 v0x120722380_0;
    %load/vec4 v0x120772020_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12071f400, 0, 4;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207b6e60, 0, 4;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207b6e60, 0, 4;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207b6e60, 0, 4;
    %load/vec4 v0x12072a6f0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x120772020_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207b6e60, 0, 4;
    %load/vec4 v0x120772020_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x120772020_0, 0;
T_18.16 ;
T_18.13 ;
    %load/vec4 v0x12079fa90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.27, 9;
    %load/vec4 v0x1207720b0_0;
    %and;
T_18.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x12072a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.28, 8;
    %load/vec4 v0x120772140_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1207b6d40_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1207b6e60, 4;
    %store/vec4 v0x12071f520_0, 0, 32;
    %load/vec4 v0x12075d550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %jmp T_18.34;
T_18.30 ;
    %load/vec4 v0x1207553e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12071f520_0, 4, 8;
    %jmp T_18.34;
T_18.31 ;
    %load/vec4 v0x1207553e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12071f520_0, 4, 8;
    %jmp T_18.34;
T_18.32 ;
    %load/vec4 v0x1207553e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12071f520_0, 4, 8;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x1207553e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12071f520_0, 4, 8;
    %jmp T_18.34;
T_18.34 ;
    %pop/vec4 1;
    %load/vec4 v0x12071f520_0;
    %load/vec4 v0x120772140_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1207b6d40_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207b6e60, 0, 4;
    %jmp T_18.29;
T_18.28 ;
    %load/vec4 v0x1207553e0_0;
    %load/vec4 v0x120772140_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1207b6d40_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207b6e60, 0, 4;
T_18.29 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x120772140_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120771f90, 0, 4;
T_18.25 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12185c330;
T_19 ;
    %wait E_0x1218324e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207720b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x120772140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12079fa00_0, 0, 1;
    %load/vec4 v0x120755350_0;
    %store/vec4 v0x12072a780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12074bbc0_0, 0, 1;
    %load/vec4 v0x1207b6cb0_0;
    %store/vec4 v0x12074bb30_0, 0, 16;
    %load/vec4 v0x120722420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x12079f970_0;
    %nor/r;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1207721e0_0, 0, 32;
T_19.3 ;
    %load/vec4 v0x1207721e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.4, 5;
    %ix/getv/s 4, v0x1207721e0_0;
    %load/vec4a v0x12071f5b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %ix/getv/s 4, v0x1207721e0_0;
    %load/vec4a v0x12071f400, 4;
    %load/vec4 v0x1207b6cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207720b0_0, 0, 1;
    %load/vec4 v0x1207721e0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x120772140_0, 0, 2;
T_19.5 ;
    %load/vec4 v0x1207721e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1207721e0_0, 0, 32;
    %jmp T_19.3;
T_19.4 ;
T_19.0 ;
    %load/vec4 v0x12072a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x1207720b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x120772140_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1207b6d40_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1207b6e60, 4;
    %store/vec4 v0x12071f490_0, 0, 32;
    %load/vec4 v0x12072a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x12075d550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %jmp T_19.18;
T_19.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12071f490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12072a780_0, 0, 32;
    %jmp T_19.18;
T_19.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12071f490_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12072a780_0, 0, 32;
    %jmp T_19.18;
T_19.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12071f490_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12072a780_0, 0, 32;
    %jmp T_19.18;
T_19.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12071f490_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12072a780_0, 0, 32;
    %jmp T_19.18;
T_19.18 ;
    %pop/vec4 1;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x12071f490_0;
    %store/vec4 v0x12072a780_0, 0, 32;
T_19.13 ;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12079fa00_0, 0, 1;
    %load/vec4 v0x12079f970_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0x12074bbc0_0, 0, 1;
    %load/vec4 v0x1207b6cb0_0;
    %store/vec4 v0x12074bb30_0, 0, 16;
T_19.11 ;
T_19.8 ;
    %load/vec4 v0x12079fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.21, 8;
    %load/vec4 v0x1207720b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12079fa00_0, 0, 1;
    %load/vec4 v0x12079f970_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.26, 8;
T_19.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_19.26, 8;
 ; End of false expr.
    %blend;
T_19.26;
    %store/vec4 v0x12074bbc0_0, 0, 1;
    %load/vec4 v0x1207b6cb0_0;
    %store/vec4 v0x12074bb30_0, 0, 16;
T_19.23 ;
T_19.21 ;
    %load/vec4 v0x120722420_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_19.31, 11;
    %load/vec4 v0x12079f970_0;
    %nor/r;
    %and;
T_19.31;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.30, 10;
    %load/vec4 v0x120722570_0;
    %nor/r;
    %and;
T_19.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.29, 9;
    %load/vec4 v0x12075d430_0;
    %and;
T_19.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12074bbc0_0, 0, 1;
    %load/vec4 v0x12075d330_0;
    %store/vec4 v0x12074bb30_0, 0, 16;
T_19.27 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x121876500;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121877610_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x121877610_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1218777a0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x1218777a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x121877610_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1218777a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x121877840, 4, 0;
    %load/vec4 v0x1218777a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1218777a0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %load/vec4 v0x121877610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121877610_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 18 56 "$readmemh", "program.hex", v0x121877840 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x121876500;
T_21 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x1218778e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121877090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1218771c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121877090_0, 0;
    %load/vec4 v0x121877370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x1218771c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1218772e0_0;
    %assign/vec4 v0x121877250_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1218771c0_0, 0;
T_21.2 ;
    %load/vec4 v0x1218771c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x1218771c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1218771c0_0, 0;
    %load/vec4 v0x1218771c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0x121877250_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121876fe0_0, 4, 5;
    %load/vec4 v0x121877250_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121876fe0_0, 4, 5;
    %load/vec4 v0x121877250_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121876fe0_0, 4, 5;
    %load/vec4 v0x121877250_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121876fe0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121877090_0, 0;
T_21.7 ;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x121876500;
T_22 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x1218778e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1218774d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x121876b70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1218774d0_0, 0;
    %load/vec4 v0x121876d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x121876b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x121876cb0_0;
    %assign/vec4 v0x121876c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x121876b70_0, 0;
T_22.2 ;
    %load/vec4 v0x121876b70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.5, 4;
    %load/vec4 v0x121876b70_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x121876b70_0, 0;
    %load/vec4 v0x121876b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x121876c10_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121877420_0, 4, 5;
    %load/vec4 v0x121876c10_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121877420_0, 4, 5;
    %load/vec4 v0x121876c10_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121877420_0, 4, 5;
    %load/vec4 v0x121876c10_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x121877840, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x121877420_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1218774d0_0, 0;
T_22.7 ;
T_22.5 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x121876500;
T_23 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x121876ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x121876f30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x121876dd0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121877840, 0, 4;
    %load/vec4 v0x121876f30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x121876dd0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121877840, 0, 4;
    %load/vec4 v0x121876f30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x121876dd0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121877840, 0, 4;
    %load/vec4 v0x121876f30_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x121876dd0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121877840, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x121870980;
T_24 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x121871190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121871320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1218713b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121871450_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x121870cf0_0;
    %assign/vec4 v0x121871320_0, 0;
    %load/vec4 v0x121870dc0_0;
    %assign/vec4 v0x1218713b0_0, 0;
    %load/vec4 v0x121870e50_0;
    %assign/vec4 v0x121871450_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x121838700;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12187b8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12187bb00_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x121838700;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x12187b8c0_0;
    %inv;
    %store/vec4 v0x12187b8c0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x121838700;
T_27 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x121838700 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x121838700;
T_28 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12071cdf0;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12187bb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12187b9e0_0, 0, 32;
    %fork t_1, S_0x12187b700;
    %jmp t_0;
    .scope S_0x12187b700;
t_1 ;
T_28.2 ;
    %wait E_0x12071cdf0;
    %load/vec4 v0x12187b9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12187b9e0_0, 0, 32;
    %load/vec4 v0x121879d10_0;
    %store/vec4 v0x12187b950_0, 0, 32;
    %load/vec4 v0x12187b9e0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc_va=%0d F_inst=0x%08h | F_pc=%0d | F_admin=%0b -> Itlb_stall=%0d | F_ptw_pa=%0d | F_ptw_valid=%0b EX_alu_out=%0d", v0x12187b9e0_0, v0x12187a050_0, v0x12187b950_0, v0x121879f80_0, v0x121879c80_0, v0x12187a5c0_0, v0x12187a160_0, v0x12187a1f0_0, v0x121879230_0 {0 0 0};
T_28.3 ;
    %load/vec4 v0x12187b950_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.5, 4;
    %pushi/vec4 5, 0, 32;
T_28.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.8, 5;
    %jmp/1 T_28.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12071cdf0;
    %jmp T_28.7;
T_28.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x121879f80_0, v0x12187b9e0_0 {0 0 0};
    %disable S_0x12187b700;
T_28.5 ;
    %load/vec4 v0x12187b9e0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x12187b700;
T_28.9 ;
    %jmp T_28.2;
    %end;
    .scope S_0x121838700;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
T_28.11 ;
    %load/vec4 v0x12187ba70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x12187ba70_0, &A<v0x121876260, v0x12187ba70_0 >, &A<v0x121876260, v0x12187ba70_0 > {0 0 0};
    %load/vec4 v0x12187ba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
    %jmp T_28.11;
T_28.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
T_28.13 ;
    %load/vec4 v0x12187ba70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.14, 5;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x12187ba70_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x12187ba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
    %jmp T_28.13;
T_28.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
T_28.15 ;
    %load/vec4 v0x12187ba70_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_28.16, 5;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x121877840, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x12187ba70_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x12187ba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
    %jmp T_28.15;
T_28.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
T_28.17 ;
    %load/vec4 v0x12187ba70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x12187ba70_0, &A<v0x12071f5b0, v0x12187ba70_0 >, &A<v0x120771f90, v0x12187ba70_0 >, &A<v0x12071f400, v0x12187ba70_0 > {0 0 0};
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x1207b6e60, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1207b6e60, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1207b6e60, 4;
    %load/vec4 v0x12187ba70_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1207b6e60, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x12187ba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12187ba70_0, 0, 32;
    %jmp T_28.17;
T_28.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "Extras/tlbs/itlb.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Extras/tlbs/ptw_new.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
