Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 12:48:30 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 genblk1[29].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_3_reg[29][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.193ns (52.200%)  route 1.092ns (47.800%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1235, unset)         0.508     0.508    genblk1[29].mac_i/clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[29].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[29].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  genblk1[29].mac_i/ofm_3_reg[29][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    genblk1[29].mac_i/ofm_3_reg[29][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  genblk1[29].mac_i/ofm_3_reg[29][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    genblk1[29].mac_i/ofm_3_reg[29][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  genblk1[29].mac_i/ofm_3_reg[29][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    genblk1[29].mac_i/ofm_3_reg[29][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  genblk1[29].mac_i/ofm_3_reg[29][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    genblk1[29].mac_i/ofm_3_reg[29][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  genblk1[29].mac_i/ofm_3_reg[29][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    genblk1[29].mac_i/ofm_3_reg[29][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  genblk1[29].mac_i/ofm_3_reg[29][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    genblk1[29].mac_i/ofm_3_reg[29][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  genblk1[29].mac_i/ofm_3_reg[29][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    genblk1[29].mac_i/ofm_3_reg[29][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  genblk1[29].mac_i/ofm_3_reg[29][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     2.279    ofmw2[29][31]
                         LUT2 (Prop_lut2_I0_O)        0.120     2.399 r  ofm_3[29][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.793    ofm_3[29][15]_i_1_n_0
                         FDRE                                         r  ofm_3_reg[29][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=1235, unset)         0.483     3.483    clk
                         FDRE                                         r  ofm_3_reg[29][0]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
                         FDRE (Setup_fdre_C_R)       -0.271     3.176    ofm_3_reg[29][0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  0.383    




