-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status
-- Source Path: ltehdlDownlinkSyncDemod/Sync Signal Search/Output Interfacing/Detection Status
-- Hierarchy Level: 5
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status IS
  PORT( PSSDone                           :   IN    std_logic;
        PSSSuccess                        :   IN    std_logic;
        SSSDone                           :   IN    std_logic;
        SSSSuccess                        :   IN    std_logic;
        cellDetectedStb                   :   OUT   std_logic;
        cellSearchDoneStb                 :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Detection_Status IS

BEGIN
  cellDetectedStb <= SSSDone AND SSSSuccess;
  cellSearchDoneStb <= (PSSDone AND ( NOT PSSSuccess)) OR SSSDone;

END rtl;

