{
    "description": "bram suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "EDA-2535_ROM4x8K": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2535/ROM4x8K",
            "top_module": "top"
        },
        "EDA-2535_ROM8X4096": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2535/ROM8x4096",
            "top_module": "top"
        },
        "EDA-2535_ROM16X2048": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2535/ROM16X2048",
            "top_module": "top"
        },
        "EDA-2502_ROM": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2502/ROM",
            "top_module": "sp_ram"
        },
        "EDA-2502": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2502/",
            "top_module": "sp_ram"
        },
        "EDA-1587_part1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1587/part1/",
            "top_module": "axi_ram"
        },
        "tdp_100x11_block": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/tdp_100x11_block/",
            "top_module": "tdp_100x11"
        },
        "EDA-2461": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2461/",
            "top_module": "SBox"
        },
        "rams_sp_wf_readmem": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/rams_sp_wf_readmem/",
            "top_module": "rams_sp_wf_readmem"
        },     
        "rams_sp_reg_addr_readmem_1024x1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/rams_sp_reg_addr_readmem_1024x1/",
            "top_module": "rams_sp_reg_addr_readmem_1024x1"
        },  
        "ram_true_reg_addr_dp_1024x32_readmem": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/ram_true_reg_addr_dp_1024x32_readmem/",
            "top_module": "ram_true_reg_addr_dp_1024x32_readmem"
        },
        "asym_ram_sdp_read_wider_dc_meminit": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/asym_ram_sdp_read_wider_dc_meminit/",
            "top_module": "asym_ram_sdp_read_wider_dc_meminit"
        }, 
        "EDA-2475-ROM-init": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2475-ROM-init/",
            "top_module": "dual_port_rom"
        },
        "EDA-2435": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2435/",
            "top_module": "bytewrite_tdp_ram_nc"
        },
        "EDA-2414": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/",
            "top_module": "rams_sp_reg_addr_readmem_1024x16"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x4/",
            "top_module": "rams_sp_reg_addr_readmem_1024x4"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x8",
            "top_module": "rams_sp_reg_addr_readmem_1024x8"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x9": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x9",
            "top_module": "rams_sp_reg_addr_readmem_1024x9"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x12",
            "top_module": "rams_sp_reg_addr_readmem_1024x12"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x18": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x18",
            "top_module": "rams_sp_reg_addr_readmem_1024x18"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x24": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x24",
            "top_module": "rams_sp_reg_addr_readmem_1024x24"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x27": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x27",
            "top_module": "rams_sp_reg_addr_readmem_1024x27"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x32": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x32",
            "top_module": "rams_sp_reg_addr_readmem_1024x32"
        },
        "EDA-2414-rams_sp_reg_addr_readmem_1024x36": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2414/EDA-2414-rams_sp_reg_addr_readmem_1024x36",
            "top_module": "rams_sp_reg_addr_readmem_1024x36"
        },
        "EDA-2292": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-2292/",
            "top_module": "ram_simple_dp_dc_with_re_512x32"
        },
        "EDA-1776": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1776/",
            "top_module": "bytewrite_sp_ram_wf_block"
        },
        "EDA-1777": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1777/",
            "top_module": "bytewrite_tdp_ram_wf"
        },
        "EDA-1587": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1587/",
            "top_module": "axi_ram"
        },
        "EDA-402-komal": {
            "compile_status" : "inactive",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-402/EDA-402-komal/",
            "top_module": "Log2highacc"
        },
        "EDA-402-hameed": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-402/EDA-402-hameed/",
            "top_module": "rams_sp_reg_addr_1024x32"
        },
        "EDA-629-1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-629/EDA-629-1",
            "top_module": "ram_simple_dp_sync_read_4096x32"
        },
        "EDA-629-2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-629/EDA-629-2",
            "top_module": "ram_simple_dp_sync_reg_read_4096x32"
        },
        "EDA-678": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-678",
            "top_module": "ram_pipeline"
        },
        "EDA-692": {
            "compile_status" : "inactive",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-692",
            "top_module": "ram_true_dp_512x32"
        },
        "EDA-713": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-713",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        "EDA-806": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-806/",
            "top_module": "ram_true_dp_rf_1024x32"
        },
        "SDP_RF": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/SDP_RF/",
            "top_module": "ram_simple_dp_synch_rf_1024x32"
        },
        "SP_WF": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/SP_WF/",
            "top_module": "rams_sp_wf_1024x7"
        },
        "EDA-849-bytewrite_sdp_ram_wf": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-849/bytewrite_sdp_ram_wf/",
            "top_module": "bytewrite_sdp_ram_wf"
        },
        "EDA-849-bytewrite_sp_ram_wf": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-849/bytewrite_sp_ram_wf/",
            "top_module": "bytewrite_sp_ram_wf"
        },
        "EDA-851": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-851/",
            "top_module": "ram_pipeline_block"
        },
        "EDA-860": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-860/",
            "top_module": "ram_true_dp_dc_512x32"
        },
        "EDA-864": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-864/",
            "top_module": "rams_sp_re_we_rf_1024x32"
        },
        "EDA-869": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-869/",
            "top_module": "ram_true_dp_dc_4096x36"
        },
        "EDA-879": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-879/",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        "EDA-880": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-880/",
            "top_module": "tdp_256x8"
        },
        "EDA-881": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-881/",
            "top_module": "rams_sp_reg_addr_1024x36"
        },
        "EDA-884": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-884/",
            "top_module": "ram_true_reg_addr_dp_1024x32"
        },
        "EDA-885": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-885/",
            "top_module": "ram_true_reg_addr_dp_1024x8"
        },
        "EDA-887": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-887/",
            "top_module": "ram_true_dp_wf_1024x32"
        },
        "EDA-890": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-890/",
            "top_module": "rams_sp_re_prio_we_rst_1024x32"
        },
        "EDA-891": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-891/",
            "top_module": "ram_simple_dp_sync_reg_read_1024x64"
        } ,
        "EDA-1090_512x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1090/512x8",
            "top_module": "rams_sp_reg_addr_readmem_512x8"
        },
        "EDA-1090_1024x1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1090/1024x1",
            "top_module": "rams_sp_reg_addr_readmem_1024x1"
        },
        "EDA-1091": {
            "compile_status" : "inactive",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1091/",
            "top_module": "aes_256_sr_top"
        },
        "EDA-871_1024x4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x4",
            "top_module": "bytewrite_sdp_ram_nc_1024x4"
        },
        "EDA-871_1024x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x8",
            "top_module": "bytewrite_sdp_ram_nc_1024x8"
        },
        "EDA-871_1024x12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x12",
            "top_module": "bytewrite_sdp_ram_nc_1024x12"
        },
        "EDA-871_1024x16": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x16",
            "top_module": "bytewrite_sdp_ram_nc_1024x16"
        },
        "EDA-871_1024x20": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x20",
            "top_module": "bytewrite_sdp_ram_nc_1024x20"
        },
        "EDA-871_1024x24": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x24",
            "top_module": "bytewrite_sdp_ram_nc_1024x24"
		},
        "EDA-871_1024x28": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x28",
            "top_module": "bytewrite_sdp_ram_nc_1024x28"
        },
        "EDA-871_1024x32": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-871/bytewrite_sdp_ram_nc_1024x32",
            "top_module": "bytewrite_sdp_ram_nc_1024x32"
        },
        "EDA-893": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-893/",
            "top_module": "bytewrite_sp_ram_wf"
        },
        "EDA-670": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-670/",
            "top_module": "bytewrite_sdp_ram_rf"
        },
        "EDA-863": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-863",
            "top_module": "asym_ram_sdp_wide_sync_read"
        },
        "EDA-896": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-896",
            "top_module": "asym_ram_sdp_wide_write"
        },
        "EDA-899": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-899",
            "top_module": "asym_ram_sdp_read_wider_dc"
        },
        "EDA-1046-logic": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1046-logic",
            "top_module": "asym_ram_sdp_write_wider_dc_logic"
        },
        "EDA-1046": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1046",
            "top_module": "asym_ram_sdp_write_wider"
        },
        "EDA-720": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-720",
            "top_module": "asym_ram_sdp_wide_sync_read_via_part_selection"
        },
        "EDA-1318": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1318",
            "top_module": "two_sdp"
        },
        "EDA-1281_8192x4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1281/8192x4",
            "top_module": "ram_true_dp_dc_8192x4"
        },
        "EDA-1281_8192x16": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1281/8192x16",
            "top_module": "ram_true_dp_dc_8192x16"
        },
        "EDA-1281_8192x18": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1281/8192x18",
            "top_module": "ram_true_dp_dc_8192x18"
        },
        "EDA-1278": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1278",
            "top_module": "ram_true_dp_out_reg_1024x32"
        },
        "EDA-1459": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1459",
            "top_module": "rams_sp_re_prio_we_rst_512x16_block"
        },
        "EDA-1436": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-1436",
            "top_module": "rams_sp_rf_rst_async_512x16_block"
        },
        "read_first_tdp_512x16": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/read_first_tdp_512x16/",
            "top_module": "ram_true_dp_rf_512x16"
        },
        "read_first_tdp_if_if_512x16": {
            "compile_status" : "inactive",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/read_first_tdp_if_if_512x16/",
            "top_module": "read_first_tdp_if_if_512x16"
        }
    }
}
