INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shubh/logic_gates/logic_gates.sim/sim_1/synth/func/xsim/tetsbench_lg_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shubh/logic_gates/logic_gates.srcs/sim_1/new/tetsbench_lg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetsbench_lg
