/// Auto-generated register definitions for SERCOM0
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21g18a::sercom0 {

// ============================================================================
// SERCOM0 - Serial Communication Interface 0
// Base Address: 0x42000800
// ============================================================================

/// SERCOM0 Register Structure
struct SERCOM0_Registers {

    /// I2CM Control A
    /// Offset: 0x0000
    volatile uint32_t CTRLA;

    /// I2CS Control A
    /// Offset: 0x0000
    volatile uint32_t CTRLA;

    /// SPI Control A
    /// Offset: 0x0000
    volatile uint32_t CTRLA;

    /// USART Control A
    /// Offset: 0x0000
    volatile uint32_t CTRLA;

    /// I2CM Control B
    /// Offset: 0x0004
    volatile uint32_t CTRLB;

    /// I2CS Control B
    /// Offset: 0x0004
    volatile uint32_t CTRLB;

    /// SPI Control B
    /// Offset: 0x0004
    volatile uint32_t CTRLB;

    /// USART Control B
    /// Offset: 0x0004
    volatile uint32_t CTRLB;
    uint8_t RESERVED_0008[4]; ///< Reserved

    /// I2CM Baud Rate
    /// Offset: 0x000C
    volatile uint32_t BAUD;

    /// SPI Baud Rate
    /// Offset: 0x000C
    volatile uint8_t BAUD;

    /// USART Baud Rate
    /// Offset: 0x000C
    volatile uint16_t BAUD;

    /// USART Baud Rate
    /// Offset: 0x000C
    volatile uint16_t BAUD_FRAC_MODE;

    /// USART Baud Rate
    /// Offset: 0x000C
    volatile uint16_t BAUD_FRACFP_MODE;

    /// USART Baud Rate
    /// Offset: 0x000C
    volatile uint16_t BAUD_USARTFP_MODE;

    /// USART Receive Pulse Length
    /// Offset: 0x000E
    volatile uint8_t RXPL;
    uint8_t RESERVED_000F[5]; ///< Reserved

    /// I2CM Interrupt Enable Clear
    /// Offset: 0x0014
    volatile uint8_t INTENCLR;

    /// I2CS Interrupt Enable Clear
    /// Offset: 0x0014
    volatile uint8_t INTENCLR;

    /// SPI Interrupt Enable Clear
    /// Offset: 0x0014
    volatile uint8_t INTENCLR;

    /// USART Interrupt Enable Clear
    /// Offset: 0x0014
    volatile uint8_t INTENCLR;
    uint8_t RESERVED_0015[1]; ///< Reserved

    /// I2CM Interrupt Enable Set
    /// Offset: 0x0016
    volatile uint8_t INTENSET;

    /// I2CS Interrupt Enable Set
    /// Offset: 0x0016
    volatile uint8_t INTENSET;

    /// SPI Interrupt Enable Set
    /// Offset: 0x0016
    volatile uint8_t INTENSET;

    /// USART Interrupt Enable Set
    /// Offset: 0x0016
    volatile uint8_t INTENSET;
    uint8_t RESERVED_0017[1]; ///< Reserved

    /// I2CM Interrupt Flag Status and Clear
    /// Offset: 0x0018
    volatile uint8_t INTFLAG;

    /// I2CS Interrupt Flag Status and Clear
    /// Offset: 0x0018
    volatile uint8_t INTFLAG;

    /// SPI Interrupt Flag Status and Clear
    /// Offset: 0x0018
    volatile uint8_t INTFLAG;

    /// USART Interrupt Flag Status and Clear
    /// Offset: 0x0018
    volatile uint8_t INTFLAG;
    uint8_t RESERVED_0019[1]; ///< Reserved

    /// I2CM Status
    /// Offset: 0x001A
    volatile uint16_t STATUS;

    /// I2CS Status
    /// Offset: 0x001A
    volatile uint16_t STATUS;

    /// SPI Status
    /// Offset: 0x001A
    volatile uint16_t STATUS;

    /// USART Status
    /// Offset: 0x001A
    volatile uint16_t STATUS;

    /// I2CM Syncbusy
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t SYNCBUSY;

    /// I2CS Syncbusy
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t SYNCBUSY;

    /// SPI Syncbusy
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t SYNCBUSY;

    /// USART Syncbusy
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t SYNCBUSY;
    uint8_t RESERVED_0020[4]; ///< Reserved

    /// I2CM Address
    /// Offset: 0x0024
    volatile uint32_t ADDR;

    /// I2CS Address
    /// Offset: 0x0024
    volatile uint32_t ADDR;

    /// SPI Address
    /// Offset: 0x0024
    volatile uint32_t ADDR;

    /// I2CM Data
    /// Offset: 0x0028
    volatile uint8_t DATA;

    /// I2CS Data
    /// Offset: 0x0028
    volatile uint8_t DATA;

    /// SPI Data
    /// Offset: 0x0028
    volatile uint32_t DATA;

    /// USART Data
    /// Offset: 0x0028
    volatile uint16_t DATA;
    uint8_t RESERVED_002A[6]; ///< Reserved

    /// I2CM Debug Control
    /// Offset: 0x0030
    volatile uint8_t DBGCTRL;

    /// SPI Debug Control
    /// Offset: 0x0030
    volatile uint8_t DBGCTRL;

    /// USART Debug Control
    /// Offset: 0x0030
    volatile uint8_t DBGCTRL;
};

static_assert(sizeof(SERCOM0_Registers) >= 49, "SERCOM0_Registers size mismatch");

/// SERCOM0 peripheral instance
constexpr SERCOM0_Registers* SERCOM0 = 
    reinterpret_cast<SERCOM0_Registers*>(0x42000800);

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::sercom0
