--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 533 paths analyzed, 155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.195ns.
--------------------------------------------------------------------------------
Slack:                  15.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.D6      net (fanout=1)        1.125   M_counter_q[27]_GND_1_o_add_34_OUT[17]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007429
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.954ns logic, 2.192ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  16.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y16.B4      net (fanout=1)        0.581   M_counter_q[27]_GND_1_o_add_34_OUT[27]
    SLICE_X13Y16.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux__n0074111
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (2.150ns logic, 1.654ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  16.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 6)
  Clock Path Skew:      0.036ns (0.659 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.D6      net (fanout=1)        1.125   M_counter_q[27]_GND_1_o_add_34_OUT[17]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007429
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (1.808ns logic, 2.097ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  16.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.AMUX    Tcina                 0.220   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y15.C1      net (fanout=1)        0.728   M_counter_q[27]_GND_1_o_add_34_OUT[24]
    SLICE_X13Y15.CLK     Tas                   0.373   M_counter_q[25]
                                                       Mmux__n0074231
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (2.050ns logic, 1.801ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_1
    SLICE_X12Y10.B4      net (fanout=1)        0.738   M_counter_q[1]
    SLICE_X12Y10.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.D6      net (fanout=1)        1.125   M_counter_q[27]_GND_1_o_add_34_OUT[17]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007429
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.963ns logic, 1.875ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  16.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y15.D3      net (fanout=1)        0.599   M_counter_q[27]_GND_1_o_add_34_OUT[25]
    SLICE_X13Y15.CLK     Tas                   0.373   M_counter_q[25]
                                                       Mmux__n0074221
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (2.140ns logic, 1.672ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  16.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.AMUX    Tcina                 0.220   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X13Y14.C1      net (fanout=1)        0.728   M_counter_q[27]_GND_1_o_add_34_OUT[20]
    SLICE_X13Y14.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux__n0074271
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (1.957ns logic, 1.798ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.AMUX    Tcina                 0.220   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.C3      net (fanout=1)        0.780   M_counter_q[27]_GND_1_o_add_34_OUT[16]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007431
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.864ns logic, 1.847ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  16.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X13Y14.D3      net (fanout=1)        0.599   M_counter_q[27]_GND_1_o_add_34_OUT[21]
    SLICE_X13Y14.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux__n0074261
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (2.047ns logic, 1.669ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.AMUX    Topaa                 0.456   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X13Y14.B2      net (fanout=1)        1.404   M_counter_q[27]_GND_1_o_add_34_OUT[0]
    SLICE_X13Y14.CLK     Tas                   0.264   M_counter_q[21]
                                                       Mmux__n0074201
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.238ns logic, 2.459ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.DMUX    Tcind                 0.320   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X13Y16.C4      net (fanout=1)        0.742   M_counter_q[27]_GND_1_o_add_34_OUT[15]
    SLICE_X13Y16.CLK     Tas                   0.264   M_counter_q[27]
                                                       Mmux__n007441
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.762ns logic, 1.806ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.CMUX    Tcinc                 0.279   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X13Y12.B1      net (fanout=1)        0.729   M_counter_q[27]_GND_1_o_add_34_OUT[14]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007451
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.830ns logic, 1.793ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.AQ      Tcko                  0.430   M_counter_q[12]
                                                       M_counter_q_4
    SLICE_X12Y11.A2      net (fanout=1)        0.721   M_counter_q[4]
    SLICE_X12Y11.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       M_counter_q[4]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.D6      net (fanout=1)        1.125   M_counter_q[27]_GND_1_o_add_34_OUT[17]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007429
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.773ns logic, 1.855ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CMUX    Tshcko                0.518   M_counter_q[12]
                                                       M_counter_q_7
    SLICE_X12Y11.D2      net (fanout=1)        0.777   M_counter_q[7]
    SLICE_X12Y11.COUT    Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       M_counter_q[7]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.D6      net (fanout=1)        1.125   M_counter_q[27]_GND_1_o_add_34_OUT[17]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007429
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.699ns logic, 1.911ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  16.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_1
    SLICE_X12Y10.B4      net (fanout=1)        0.738   M_counter_q[1]
    SLICE_X12Y10.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y16.B4      net (fanout=1)        0.581   M_counter_q[27]_GND_1_o_add_34_OUT[27]
    SLICE_X13Y16.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux__n0074111
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (2.159ns logic, 1.337ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  16.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.663 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.AMUX    Tcina                 0.220   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y15.C1      net (fanout=1)        0.728   M_counter_q[27]_GND_1_o_add_34_OUT[24]
    SLICE_X13Y15.CLK     Tas                   0.373   M_counter_q[25]
                                                       Mmux__n0074231
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.904ns logic, 1.706ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.DMUX    Tcind                 0.320   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y16.B4      net (fanout=1)        0.581   M_counter_q[27]_GND_1_o_add_34_OUT[27]
    SLICE_X13Y16.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux__n0074111
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (2.004ns logic, 1.559ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  16.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.543ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_1
    SLICE_X12Y10.B4      net (fanout=1)        0.738   M_counter_q[1]
    SLICE_X12Y10.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.AMUX    Tcina                 0.220   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y15.C1      net (fanout=1)        0.728   M_counter_q[27]_GND_1_o_add_34_OUT[24]
    SLICE_X13Y15.CLK     Tas                   0.373   M_counter_q[25]
                                                       Mmux__n0074231
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (2.059ns logic, 1.484ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.CMUX    Topac                 0.633   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X13Y16.B1      net (fanout=1)        0.994   M_counter_q[27]_GND_1_o_add_34_OUT[2]
    SLICE_X13Y16.CLK     Tas                   0.264   M_counter_q[27]
                                                       Mmux__n0074181
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.415ns logic, 2.049ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  16.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 8)
  Clock Path Skew:      0.040ns (0.663 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y15.D3      net (fanout=1)        0.599   M_counter_q[27]_GND_1_o_add_34_OUT[25]
    SLICE_X13Y15.CLK     Tas                   0.373   M_counter_q[25]
                                                       Mmux__n0074221
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.994ns logic, 1.577ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.DMUX    Topad                 0.667   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X13Y11.A2      net (fanout=1)        1.005   M_counter_q[27]_GND_1_o_add_34_OUT[3]
    SLICE_X13Y11.CLK     Tas                   0.264   M_counter_q[12]
                                                       Mmux__n0074171
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.449ns logic, 2.060ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_1
    SLICE_X12Y10.B4      net (fanout=1)        0.738   M_counter_q[1]
    SLICE_X12Y10.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.BMUX    Tcinb                 0.310   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y15.D3      net (fanout=1)        0.599   M_counter_q[27]_GND_1_o_add_34_OUT[25]
    SLICE_X13Y15.CLK     Tas                   0.373   M_counter_q[25]
                                                       Mmux__n0074221
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (2.149ns logic, 1.355ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  16.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X13Y12.A3      net (fanout=1)        0.567   M_counter_q[27]_GND_1_o_add_34_OUT[13]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007461
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.861ns logic, 1.631ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  16.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 7)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.AMUX    Tcina                 0.220   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X13Y14.C1      net (fanout=1)        0.728   M_counter_q[27]_GND_1_o_add_34_OUT[20]
    SLICE_X13Y14.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux__n0074271
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.811ns logic, 1.703ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  16.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.CMUX    Tcinc                 0.279   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y14.A5      net (fanout=1)        0.459   M_counter_q[27]_GND_1_o_add_34_OUT[18]
    SLICE_X13Y14.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux__n0074110
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.923ns logic, 1.526ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_1
    SLICE_X12Y10.B4      net (fanout=1)        0.738   M_counter_q[1]
    SLICE_X12Y10.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.AMUX    Tcina                 0.220   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X13Y14.C1      net (fanout=1)        0.728   M_counter_q[27]_GND_1_o_add_34_OUT[20]
    SLICE_X13Y14.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux__n0074271
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.966ns logic, 1.481ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 7)
  Clock Path Skew:      0.039ns (0.662 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X13Y14.D3      net (fanout=1)        0.599   M_counter_q[27]_GND_1_o_add_34_OUT[21]
    SLICE_X13Y14.CLK     Tas                   0.373   M_counter_q[21]
                                                       Mmux__n0074261
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (1.901ns logic, 1.574ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.349ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BMUX    Tshcko                0.518   M_counter_q[21]
                                                       M_counter_q_0
    SLICE_X12Y10.A3      net (fanout=1)        1.055   M_counter_q[0]
    SLICE_X12Y10.COUT    Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
    SLICE_X12Y15.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<23>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[23]
    SLICE_X12Y16.CMUX    Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_34_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_xor<27>
    SLICE_X13Y16.A6      net (fanout=1)        0.167   M_counter_q[27]_GND_1_o_add_34_OUT[26]
    SLICE_X13Y16.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux__n0074211
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (2.109ns logic, 1.240ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  16.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_13 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_13 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AQ      Tcko                  0.430   M_counter_q[17]
                                                       M_counter_q_13
    SLICE_X12Y13.B2      net (fanout=1)        0.710   M_counter_q[13]
    SLICE_X12Y13.COUT    Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       M_counter_q[13]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.BMUX    Tcinb                 0.310   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.D6      net (fanout=1)        1.125   M_counter_q[27]_GND_1_o_add_34_OUT[17]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007429
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.596ns logic, 1.838ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  16.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 6)
  Clock Path Skew:      0.036ns (0.659 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BMUX    Tshcko                0.518   M_counter_q[27]
                                                       M_counter_q_2
    SLICE_X12Y10.C2      net (fanout=1)        0.960   M_counter_q[2]
    SLICE_X12Y10.COUT    Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[3]
    SLICE_X12Y11.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[7]
    SLICE_X12Y12.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<11>
    SLICE_X12Y13.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[11]
    SLICE_X12Y13.COUT    Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<15>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[15]
    SLICE_X12Y14.AMUX    Tcina                 0.220   Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_34_OUT_cy<19>
    SLICE_X13Y12.C3      net (fanout=1)        0.780   M_counter_q[27]_GND_1_o_add_34_OUT[16]
    SLICE_X13Y12.CLK     Tas                   0.373   M_counter_q[17]
                                                       Mmux__n007431
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.718ns logic, 1.752ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[12]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X13Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X13Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X13Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X13Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X13Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X13Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X13Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X13Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X13Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X13Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X13Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X13Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X13Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X13Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X13Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X13Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.195|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 533 paths, 0 nets, and 147 connections

Design statistics:
   Minimum period:   4.195ns{1}   (Maximum frequency: 238.379MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 24 18:37:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



