

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 01:58:24 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        optimized4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      447|      577| 4.470 us | 5.770 us |  447|  577|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_accum_loop1  |      315|      315|         5|          -|          -|    63|    no    |
        |- shift_accum_loop2  |      130|      260|   2 ~ 4  |          -|          -|    65|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    262|    -|
|Register         |        -|      -|     400|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      6|     405|    514|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U           |fir_c           |        0|  5|  10|    0|   128|    5|     1|          640|
    |delay_line_U  |fir_delay_line  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                |        1|  5|  10|    0|   256|   37|     2|         4736|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln31_fu_280_p2   |     *    |      2|  0|  20|          32|           5|
    |mul_ln35_fu_274_p2   |     *    |      2|  0|  20|          32|           5|
    |mul_ln46_fu_324_p2   |     *    |      2|  0|  20|          32|           5|
    |add_ln42_fu_264_p2   |     +    |      0|  0|  39|          32|          32|
    |data_1_fu_330_p2     |     +    |      0|  0|  39|          32|          32|
    |data_fu_286_p2       |     +    |      0|  0|  39|          32|          32|
    |grp_fu_209_p2        |     +    |      0|  0|  15|           7|           2|
    |grp_fu_216_p2        |     +    |      0|  0|  15|           8|           2|
    |icmp_ln26_fu_232_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln29_fu_238_p2  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln40_fu_304_p2  |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      6|  0| 242|         230|         132|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  56|         13|    1|         13|
    |ap_phi_mux_p_pn_phi_fu_203_p4  |   9|          2|   32|         64|
    |c_address0                     |  15|          3|    7|         21|
    |data_0_reg_143                 |   9|          2|   32|         64|
    |data_2_reg_176                 |   9|          2|   32|         64|
    |delay_line_address0            |  41|          8|    7|         56|
    |delay_line_d0                  |  21|          4|   32|        128|
    |grp_fu_209_p0                  |  15|          3|    7|         21|
    |grp_fu_216_p0                  |  15|          3|    8|         24|
    |i1_0_reg_155                   |   9|          2|    7|         14|
    |i2_0_reg_188                   |   9|          2|    8|         16|
    |p_pn1_reg_167                  |   9|          2|   32|         64|
    |p_pn_reg_200                   |   9|          2|   32|         64|
    |x_ap_vld_in_sig                |   9|          2|    1|          2|
    |x_ap_vld_preg                  |   9|          2|    1|          2|
    |x_blk_n                        |   9|          2|    1|          2|
    |x_in_sig                       |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 262|         56|  272|        683|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln42_reg_365     |  31|   0|   32|          1|
    |ap_CS_fsm            |  12|   0|   12|          0|
    |data_0_reg_143       |  32|   0|   32|          0|
    |data_2_reg_176       |  32|   0|   32|          0|
    |i1_0_reg_155         |   7|   0|    7|          0|
    |i2_0_reg_188         |   8|   0|    8|          0|
    |i_reg_375            |   7|   0|    7|          0|
    |icmp_ln29_reg_346    |   1|   0|    1|          0|
    |icmp_ln40_reg_393    |   1|   0|    1|          0|
    |mul_ln31_reg_380     |  32|   0|   32|          0|
    |mul_ln35_reg_370     |  32|   0|   32|          0|
    |mul_ln46_reg_412     |  32|   0|   32|          0|
    |p_pn1_reg_167        |  32|   0|   32|          0|
    |p_pn_reg_200         |  32|   0|   32|          0|
    |reg_223              |  32|   0|   32|          0|
    |reg_228              |   5|   0|    5|          0|
    |x_ap_vld_preg        |   1|   0|    1|          0|
    |x_preg               |  32|   0|   32|          0|
    |zext_ln34_1_reg_355  |   7|   0|   64|         57|
    |zext_ln45_1_reg_402  |  32|   0|   64|         32|
    +---------------------+----+----+-----+-----------+
    |Total                | 400|   0|  490|         90|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_vld   |       x      |    scalar    |
|x_ap_vld  |  in |    1|   ap_vld   |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

