$date
	Sat Jun 17 16:06:56 2023
$end
$version
	QuestaSim Version 2021.3
$end
$timescale
	1ns
$end

$scope module logical_sign_extend_tester $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 6 # in [5:0] $end
$var reg 8 $ out [7:0] $end

$scope module test $end
$var parameter 32 % inWidth $end
$var parameter 32 & outWidth $end
$var wire 1 ' in [5] $end
$var wire 1 ( in [4] $end
$var wire 1 ) in [3] $end
$var wire 1 * in [2] $end
$var wire 1 + in [1] $end
$var wire 1 , in [0] $end
$var reg 8 - out [7:0] $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b11110 #
b11110 $
b11110 -
b110 %
b1000 &
0,
1+
1*
1)
1(
0'
$end
#10
b111 #
1,
0)
0(
b111 -
b111 $
