
*** Running vivado
    with args -log regfile_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source regfile_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source regfile_top.tcl -notrace
Command: synth_design -top regfile_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4527 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1955.344 ; gain = 201.688 ; free physical = 8674 ; free virtual = 28511
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'regfile_top' [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.sv:19]
INFO: [Synth 8-6157] synthesizing module 'OneShot' [/auto/fsb/ryan9801/ECEN_323/lab01/OneShot.sv:24]
	Parameter ZERO bound to: 2'b00 
	Parameter INC bound to: 2'b01 
	Parameter ONE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'OneShot' (1#1) [/auto/fsb/ryan9801/ECEN_323/lab01/OneShot.sv:24]
INFO: [Synth 8-6157] synthesizing module 'alu' [/auto/fsb/ryan9801/ECEN_323/lab02/alu.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [/auto/fsb/ryan9801/ECEN_323/lab02/alu.sv:20]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/auto/fsb/ryan9801/ECEN_323/lab03/regfile.sv:20]
	Parameter ZERO bound to: 0 - type: integer 
	Parameter NUM_REGISTERS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [/auto/fsb/ryan9801/ECEN_323/lab03/regfile.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'regfile_top' (4#1) [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.sv:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.094 ; gain = 262.438 ; free physical = 8706 ; free virtual = 28543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.031 ; gain = 268.375 ; free physical = 8703 ; free virtual = 28540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.031 ; gain = 268.375 ; free physical = 8703 ; free virtual = 28540
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.031 ; gain = 0.000 ; free physical = 8696 ; free virtual = 28534
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.xdc]
Finished Parsing XDC File [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regfile_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regfile_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.812 ; gain = 0.000 ; free physical = 8606 ; free virtual = 28443
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2167.812 ; gain = 0.000 ; free physical = 8606 ; free virtual = 28443
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8677 ; free virtual = 28514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8677 ; free virtual = 28514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8679 ; free virtual = 28517
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'OneShot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               00
                     INC |                               01 |                               01
                     ONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'OneShot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8670 ; free virtual = 28508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regfile_top 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module OneShot 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'register_file/readData20__3' (FDRE) to 'register_reg[5]'
INFO: [Synth 8-3886] merging instance 'register_file/readData20__2' (FDRE) to 'register_reg[6]'
INFO: [Synth 8-3886] merging instance 'register_file/readData20__1' (FDRE) to 'register_reg[7]'
INFO: [Synth 8-3886] merging instance 'register_file/readData20__0' (FDRE) to 'register_reg[8]'
INFO: [Synth 8-3886] merging instance 'register_file/readData20' (FDRE) to 'register_reg[9]'
INFO: [Synth 8-3886] merging instance 'register_reg_rep[0]' (FDRE) to 'register_reg[0]'
INFO: [Synth 8-3886] merging instance 'register_reg_rep[1]' (FDRE) to 'register_reg[1]'
INFO: [Synth 8-3886] merging instance 'register_reg_rep[2]' (FDRE) to 'register_reg[2]'
INFO: [Synth 8-3886] merging instance 'register_reg_rep[3]' (FDRE) to 'register_reg[3]'
INFO: [Synth 8-3886] merging instance 'register_reg_rep[4]' (FDRE) to 'register_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8649 ; free virtual = 28490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------+-----------+----------------------+--------------+
|regfile_top | register_file/register_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8530 ; free virtual = 28371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8519 ; free virtual = 28360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------+-----------+----------------------+--------------+
|regfile_top | register_file/register_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8518 ; free virtual = 28359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT2   |    95|
|4     |LUT3   |    94|
|5     |LUT4   |    60|
|6     |LUT5   |   165|
|7     |LUT6   |   247|
|8     |MUXF7  |    33|
|9     |RAM32M |    12|
|10    |FDRE   |    87|
|11    |IBUF   |    21|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |   851|
|2     |  reg_alu       |alu     |    83|
|3     |  os_d          |OneShot |     5|
|4     |  register_file |regfile |   704|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8520 ; free virtual = 28361
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2167.812 ; gain = 268.375 ; free physical = 8574 ; free virtual = 28415
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2167.812 ; gain = 414.156 ; free physical = 8574 ; free virtual = 28415
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2167.812 ; gain = 0.000 ; free physical = 8641 ; free virtual = 28482
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.820 ; gain = 0.000 ; free physical = 8587 ; free virtual = 28428
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2187.820 ; gain = 683.348 ; free physical = 8721 ; free virtual = 28562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.820 ; gain = 0.000 ; free physical = 8721 ; free virtual = 28562
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/synth_1/regfile_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file regfile_top_utilization_synth.rpt -pb regfile_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 17:03:42 2023...
