{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500498746794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500498746795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 17:12:26 2017 " "Processing started: Wed Jul 19 17:12:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500498746795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1500498746795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc bladerf -c hosted " "Command: quartus_drc bladerf -c hosted" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1500498746795 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_56n1 2 " "Ignored 2 assignments for entity \"dcfifo_56n1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a\" -entity dcfifo_56n1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a\" -entity dcfifo_56n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1500498747411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a\" -entity dcfifo_56n1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a\" -entity dcfifo_56n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1500498747411 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1500498747411 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dvb_filter 16 " "Ignored 16 assignments for entity \"dvb_filter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity dvb_filter -sip ../../fpga/ip/altera/dvb_filter/dvb_filter.sip -library lib_dvb_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity dvb_filter -sip ../../fpga/ip/altera/dvb_filter/dvb_filter.sip -library lib_dvb_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1500498747411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity dvb_filter -sip ../../fpga/ip/altera/dvb_filter/dvb_filter.sip -library lib_dvb_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity dvb_filter -sip ../../fpga/ip/altera/dvb_filter/dvb_filter.sip -library lib_dvb_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1500498747411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity dvb_filter -sip ../../fpga/ip/altera/dvb_filter/dvb_filter.sip -library lib_dvb_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity dvb_filter -sip ../../fpga/ip/altera/dvb_filter/dvb_filter.sip -library lib_dvb_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1500498747411 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1500498747411 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dvb_filter_0002 72 " "Ignored 72 assignments for entity \"dvb_filter_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1500498747411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1500498747564 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_50n1 " "Entity dcfifo_50n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500498748163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1500498748163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Design Assistant" 0 -1 1500498748311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Design Assistant" 0 -1 1500498748312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Design Assistant" 0 -1 1500498748319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Design Assistant" 0 -1 1500498748319 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1500498748342 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500498748347 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500498748347 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500498748347 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500498748347 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500498748347 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1500498748347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1500498748347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1500498748371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1500498748372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500498748372 ""}  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1500498748372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1500498748372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1500498748373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500498748373 ""}  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1500498748373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1500498748373 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1500498748374 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1500498748411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1500498748681 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 1 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|comb~0 " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 16615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751664 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751664 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 484 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 484 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " synchronizer:U_dvb_enable_sync\|sync " "Node  \"synchronizer:U_dvb_enable_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[7\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[12\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[12\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[13\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[13\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[14\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[14\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[15\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[15\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[16\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[16\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[17\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[17\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[18\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[18\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[19\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[19\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[20\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[20\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[21\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[21\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[22\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[22\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[23\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[23\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[24\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[24\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[25\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[25\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[26\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[26\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[27\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[27\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[28\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[28\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[29\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[29\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[30\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[30\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[59\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[59\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[60\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[60\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[61\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[61\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[62\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[62\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[63\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\|source_holding\[63\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751695 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1500498751695 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751695 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 22 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 22 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[7\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[6\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_10mhz_pps " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_10mhz_pps\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[15\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[15\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[14\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[14\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[13\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[13\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[12\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[12\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[11\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[11\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[10\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[10\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[9\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[9\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[8\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[8\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[6\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[5\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[5\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[4\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[4\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[3\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[2\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[1\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751702 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751702 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ref_vctcxo_tune " "Node  \"ref_vctcxo_tune\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751703 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1500498751703 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 3 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751706 ""} { "Warning" "WDRC_NODES_WARNING" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751706 ""} { "Warning" "WDRC_NODES_WARNING" " c4_tx_clock " "Node  \"c4_tx_clock\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751706 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751706 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " fx3_ctl\[7\] " "Node  \"fx3_ctl\[7\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751707 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751707 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset_synchronizer:U_sys_reset_sync\|sync " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751708 ""} { "Warning" "WDRC_NODES_WARNING" " reset_synchronizer:U_tx_reset\|sync " "Node  \"reset_synchronizer:U_tx_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751708 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 9375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751708 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751708 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 4 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_control:control\|data_out (Bus) " "Node  \"nios_system:U_nios_system\|nios_system_control:control\|data_out (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751709 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out (Bus) " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751709 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg (Bus) " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 4522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751709 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding (Bus) " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751709 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1500498751709 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 233 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 233 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_sys_reset_sync\|sync~clkctrl " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_sys_reset_sync\|sync " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_locked " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_locked\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_address_a\[12\]~13 " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_address_a\[12\]~13\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/rit/dvbs2_ldpcencoder.v" 201 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 12226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync~clkctrl " "Node  \"reset_synchronizer:U_tx_reset\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync " "Node  \"reset_synchronizer:U_tx_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " c4_tx_clock~inputclkctrl " "Node  \"c4_tx_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|state.PROCESS_PACKET " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|state.PROCESS_PACKET\"" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/rit/dvbs2_bbheader.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 7924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|output_fifo\[9\]~32 " "Node  \"dvb_fifo_reader:fifo_reader\|output_fifo\[9\]~32\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/rit/dvb_fifo_reader.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 12243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|Equal2~3 " "Node  \"dvb_fifo_reader:fifo_reader\|Equal2~3\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/rit/dvb_fifo_reader.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 12241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|virtual_state_sdr~0 " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|virtual_state_sdr~0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 28320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 28419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 28319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|R_ctrl_shift_rot " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|R_ctrl_shift_rot\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3390 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|D_iw\[4\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|D_iw\[4\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3949 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 2871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|F_valid~0 " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|F_valid~0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3313 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 12470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[55\] " "Node  \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[55\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 9014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|E_alu_result~0 " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|E_alu_result~0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3098 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 12022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[10\]~1 " "Node  \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[10\]~1\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 28424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008\|saved_grant\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008\|saved_grant\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751715 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1500498751715 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1500498751715 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " c4_tx_clock~inputclkctrl " "Node  \"c4_tx_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " c4_clock~inputclkctrl " "Node  \"c4_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_address_a\[12\]~13 " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_address_a\[12\]~13\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/rit/dvbs2_ldpcencoder.v" 201 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 12226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 11897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~22 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~22\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_locked " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_locked\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 8421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~4 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~4\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " lms_rx_clock_out~inputclkctrl " "Node  \"lms_rx_clock_out~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[2\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[3\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 3217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync~clkctrl " "Node  \"reset_synchronizer:U_tx_reset\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~12 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~12\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~6 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~6\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~20 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~20\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " rx_ts_reset~clkctrl " "Node  \"rx_ts_reset~clkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " tx_ts_reset~clkctrl " "Node  \"tx_ts_reset~clkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~16 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~16\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~2 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~2\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~8 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~8\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~18 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~18\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~0 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~0\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 29079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~14 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~14\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/IntegrationWork/bladeRF_withDVB/hdl/quartus/work/" { { 0 { 0 ""} 0 18377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1500498751718 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1500498751718 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1500498751718 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "283 519 " "Design Assistant information: finished post-fitting analysis of current design -- generated 283 information messages and 519 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1500498751719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 93 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1093 " "Peak virtual memory: 1093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500498751893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 17:12:31 2017 " "Processing ended: Wed Jul 19 17:12:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500498751893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500498751893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500498751893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1500498751893 ""}
