# Chapter 4

This directory contains the TL-Verilog code which completes the requirements as of Chapter 4.

## Progress

The blue highlighted region indicates the functionalities which are completed.

![High level overview](../img/ch4_overview.png)

## Visualisation

![Viz](../img/ch4_viz.png)

## CPU View

![CPU](../img/ch4_cpu.png)
