/usr/bin/time /home/osboxes/Desktop/QT-VTBv0.4/vtr_flow/../ODIN_II/odin_II.exe  -c odin_config.xml 2>&1
Preprocessing verilog.
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading Configuration file
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using GraphViz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 153 width 4 depth
DPRAM: 153 width 4 depth
DPRAM: 153 width 4 depth

Total Logical Memory Blocks = 3 
Total Logical Memory bits = 7344 
Max Memory Width = 153 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 185.8ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0

Hard adder Distribution
============================


Total # of chains = 15

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 7


The Total Number of Hard Block adders: 96

Hard MINUS Distribution
============================


Total # of chains = 0

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 0


The Total Number of Hard Block subs: 0
0.17user 0.02system 0:00.22elapsed 86%CPU (0avgtext+0avgdata 16352maxresident)k
0inputs+4552outputs (0major+3403minor)pagefaults 0swaps
