do run_sim_dff.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Sep 06,2018
# vlog -reportprogress 300 dff_synch.v 
# -- Compiling module RisingEdge_DFlipFlop_SyncReset
# 
# Top level modules:
# 	RisingEdge_DFlipFlop_SyncReset
# End time: 11:39:18 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:18 on Sep 06,2018
# vlog -reportprogress 300 dff_tb.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 11:39:18 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_DFF 
# Start time: 11:39:18 on Sep 06,2018
# Loading work.tb_DFF
# Loading work.RisingEdge_DFlipFlop_SyncReset
quit -sim
# End time: 11:41:57 on Sep 06,2018, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
do run_sim_dff.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:59 on Sep 06,2018
# vlog -reportprogress 300 dff_synch.v 
# -- Compiling module RisingEdge_DFlipFlop_SyncReset
# 
# Top level modules:
# 	RisingEdge_DFlipFlop_SyncReset
# End time: 11:41:59 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:59 on Sep 06,2018
# vlog -reportprogress 300 dff_tb.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 11:41:59 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_DFF 
# Start time: 11:41:59 on Sep 06,2018
# Loading work.tb_DFF
# Loading work.RisingEdge_DFlipFlop_SyncReset
quit -sim
# End time: 11:43:09 on Sep 06,2018, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
do run_sim_dff.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:21 on Sep 06,2018
# vlog -reportprogress 300 dff_synch.v 
# -- Compiling module RisingEdge_DFlipFlop_SyncReset
# 
# Top level modules:
# 	RisingEdge_DFlipFlop_SyncReset
# End time: 11:45:21 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:21 on Sep 06,2018
# vlog -reportprogress 300 dff_tb.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 11:45:21 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_DFF 
# Start time: 11:45:21 on Sep 06,2018
# Loading work.tb_DFF
# Loading work.RisingEdge_DFlipFlop_SyncReset
quit -sim
# End time: 11:50:18 on Sep 06,2018, Elapsed time: 0:04:57
# Errors: 0, Warnings: 0
do run_sim_dff.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Sep 06,2018
# vlog -reportprogress 300 dff_synch.v 
# -- Compiling module RisingEdge_DFlipFlop_SyncReset
# 
# Top level modules:
# 	RisingEdge_DFlipFlop_SyncReset
# End time: 11:50:38 on Sep 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:38 on Sep 06,2018
# vlog -reportprogress 300 dff_tb.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 11:50:39 on Sep 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.tb_DFF 
# Start time: 11:50:39 on Sep 06,2018
# Loading work.tb_DFF
# Loading work.RisingEdge_DFlipFlop_SyncReset
quit
# End time: 11:51:42 on Sep 06,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
