<profile>

<section name = "Vitis HLS Report for 'cabac_top'" level="0">
<item name = "Date">Thu Mar 30 10:45:21 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.576 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187">cabac_top_Pipeline_VITIS_LOOP_40_1, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201">cabac_top_Pipeline_VITIS_LOOP_29_1, 584, 584, 5.840 us, 5.840 us, 584, 584, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209">cabac_top_Pipeline_VITIS_LOOP_7_1, 7, 514, 70.000 ns, 5.140 us, 7, 514, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217">cabac_top_Pipeline_VITIS_LOOP_40_11, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_decode_decision_fu_227">decode_decision, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261">cabac_top_Pipeline_VITIS_LOOP_13_1, 75, 582, 0.750 us, 5.820 us, 75, 582, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 113, -</column>
<column name="FIFO">1, -, 161, 79, -</column>
<column name="Instance">3, 0, 1642, 3483, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 409, -</column>
<column name="Register">-, -, 246, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261">cabac_top_Pipeline_VITIS_LOOP_13_1, 0, 0, 91, 413, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201">cabac_top_Pipeline_VITIS_LOOP_29_1, 0, 0, 93, 429, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187">cabac_top_Pipeline_VITIS_LOOP_40_1, 0, 0, 86, 228, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217">cabac_top_Pipeline_VITIS_LOOP_40_11, 0, 0, 24, 69, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209">cabac_top_Pipeline_VITIS_LOOP_7_1, 0, 0, 23, 73, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 107, 170, 0</column>
<column name="ctx_m_axi_U">ctx_m_axi, 2, 0, 548, 700, 0</column>
<column name="grp_decode_decision_fu_227">decode_decision, 1, 0, 670, 1401, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ctxTables_U">ctxTables_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 8, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="streamCtxRAM_fifo_U">1, 161, 0, -, 512, 8, 4096</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cmp_i1_i_i_i_i_i_fu_430_p2">icmp, 0, 0, 17, 31, 6</column>
<column name="icmp_ln69_1_fu_382_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln69_fu_368_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln79_1_fu_403_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln79_fu_396_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="a_assign_fu_418_p3">select, 0, 0, 31, 1, 1</column>
<column name="initType_2_fu_374_p3">select, 0, 0, 3, 1, 2</column>
<column name="initType_3_fu_388_p3">select, 0, 0, 2, 1, 2</column>
<column name="qp_assign_fu_436_p3">select, 0, 0, 6, 1, 6</column>
<column name="initType_1_fu_358_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 28, 1, 28</column>
<column name="bitOut_blk_n">9, 2, 1, 2</column>
<column name="bitStream_read">9, 2, 1, 2</column>
<column name="ctxTables_address0">20, 4, 9, 36</column>
<column name="ctxTables_ce0">20, 4, 1, 4</column>
<column name="ctxTables_d0">14, 3, 8, 24</column>
<column name="ctxTables_we0">14, 3, 1, 3</column>
<column name="ctxWritten_reg_173">9, 2, 3, 6</column>
<column name="ctx_ARVALID">9, 2, 1, 2</column>
<column name="ctx_AWVALID">9, 2, 1, 2</column>
<column name="ctx_BREADY">9, 2, 1, 2</column>
<column name="ctx_RREADY">9, 2, 1, 2</column>
<column name="ctx_WVALID">9, 2, 1, 2</column>
<column name="grp_decode_decision_fu_227_ctxAddr_offset">14, 3, 1, 3</column>
<column name="grp_decode_decision_fu_227_init_offset">14, 3, 1, 3</column>
<column name="grp_decode_decision_fu_227_mode_offset">14, 3, 1, 3</column>
<column name="grp_decode_decision_fu_227_state_bstate_currIdx_read">14, 3, 32, 96</column>
<column name="grp_decode_decision_fu_227_state_bstate_held_aligned_word_read">14, 3, 8, 24</column>
<column name="grp_decode_decision_fu_227_state_bstate_n_bits_held_read">14, 3, 8, 24</column>
<column name="grp_decode_decision_fu_227_state_ivlCurrRange_V_read">14, 3, 32, 96</column>
<column name="grp_decode_decision_fu_227_state_ivlOffset_V_read">14, 3, 32, 96</column>
<column name="streamCtxRAM_din">9, 2, 8, 16</column>
<column name="streamCtxRAM_read">9, 2, 1, 2</column>
<column name="streamCtxRAM_write">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="binVal_1_reg_537">1, 0, 1, 0</column>
<column name="binVal_2_reg_542">1, 0, 1, 0</column>
<column name="binVal_3_reg_547">1, 0, 1, 0</column>
<column name="binVal_4_reg_552">1, 0, 1, 0</column>
<column name="binVal_5_reg_557">1, 0, 1, 0</column>
<column name="binVal_reg_532">1, 0, 1, 0</column>
<column name="ctxWritten_reg_173">3, 0, 10, 7</column>
<column name="globalCtx_read_reg_470">64, 0, 64, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_decode_decision_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln79_1_reg_516">1, 0, 1, 0</column>
<column name="icmp_ln79_reg_511">1, 0, 1, 0</column>
<column name="initd_firstSlice_reg_507">1, 0, 1, 0</column>
<column name="qp_assign_reg_521">6, 0, 6, 0</column>
<column name="reg_297">8, 0, 8, 0</column>
<column name="reg_302">8, 0, 8, 0</column>
<column name="reg_307">32, 0, 32, 0</column>
<column name="reg_312">32, 0, 32, 0</column>
<column name="reg_317">32, 0, 32, 0</column>
<column name="tempBst_0_fu_146">8, 0, 8, 0</column>
<column name="tempBst_1_fu_150">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cabac_top, return value</column>
<column name="m_axi_ctx_AWVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWADDR">out, 64, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWLEN">out, 8, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWSIZE">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWBURST">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWLOCK">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWCACHE">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWPROT">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWQOS">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWREGION">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WDATA">out, 32, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WSTRB">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WLAST">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARADDR">out, 64, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARLEN">out, 8, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARSIZE">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARBURST">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARLOCK">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARCACHE">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARPROT">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARQOS">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARREGION">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RVALID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RREADY">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RDATA">in, 32, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RLAST">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RUSER">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RRESP">in, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BVALID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BREADY">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BRESP">in, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BUSER">in, 1, m_axi, ctx, pointer</column>
<column name="bitStream_dout">in, 8, ap_fifo, bitStream, pointer</column>
<column name="bitStream_empty_n">in, 1, ap_fifo, bitStream, pointer</column>
<column name="bitStream_read">out, 1, ap_fifo, bitStream, pointer</column>
<column name="bitOut_din">out, 32, ap_fifo, bitOut, pointer</column>
<column name="bitOut_full_n">in, 1, ap_fifo, bitOut, pointer</column>
<column name="bitOut_write">out, 1, ap_fifo, bitOut, pointer</column>
<column name="initd">in, 128, ap_none, initd, scalar</column>
</table>
</item>
</section>
</profile>
