# ğŸš€ APB Master-Slave Verilog Design

Welcome to the **APB (Advanced Peripheral Bus) Master-Slave** implementation in Verilog RTL! ğŸ¯ This project demonstrates the full APB protocol including master and slave FSM-based logic with memory operations, protocol error detection, address range validation, and extensive modular testbenches.

> ğŸ’¡ Built as part of my self-learning and internship experience in the field of VLSI Design Verification using EDA Playground.

---

## ğŸ“š Table of Contents

- [ğŸ“ Project Structure](#-project-structure)
- [ğŸ§  What is APB?](#-what-is-apb)
- [ğŸ§© Features](#-features)
- [ğŸ§ª Simulation Guide](#-simulation-guide)
- [ğŸ”¬ Testcase Scenarios](#-testcase-scenarios)
- [ğŸ“ˆ Waveform Debugging](#-waveform-debugging)
- [ğŸ“Œ Learning Outcomes](#-learning-outcomes)
- [ğŸš§ Future Enhancements](#-future-enhancements)
- [ğŸ‘¨â€ğŸ’» Author](#-author)
- [ğŸ“„ License](#-license)

---

## ğŸ§  What is APB?
APB (Advanced Peripheral Bus) is part of the AMBA protocol suite from ARM, ideal for connecting low-power peripherals such as timers, UART, GPIOs.

### ğŸ”Œ Key Signals:

- PCLK â€“ Clock
- PRESETn â€“ Reset (active-low)
- PADDR â€“ Address bus
- PWDATA â€“ Write data
- PRDATA â€“ Read data
- PWRITE â€“ Write enable
- PSEL â€“ Slave select
- PENABLE â€“ Transfer phase control
- PREADY â€“ Slave ready response
- PSLVERR â€“ Slave Error indicator ğŸš¨

## ğŸ§© Features

### ğŸ§­ Master Design (apb_master.v)

- FSM with states: IDLE â†’ SETUP â†’ ENABLE
- Accepts transfer signal to start transactions
- Supports both read (READ_WRITE=0) and write (READ_WRITE=1) operations
- Transfers address and data only in correct state
- Receives read data when PREADY is high

### ğŸ—ï¸ Slave Design (apb_slave.v)

- FSM: IDLE â†’ SETUP â†’ ENABLE
- Implements a 256-byte internal memory ğŸ§ 
- Valid address range: 0x05 to 0xF1
- Detects protocol violations (e.g., PENABLE high in SETUP)
- Responds with PSLVERR=1 for invalid address or protocol error
- Handles wait state using PREADY

## ğŸ§ª Simulation Guide

### ğŸ”— EDA Playground

You can run this project on EDA Playground directly:

ğŸ‘‰ Click Here to Simulate
(replace with your actual link)

## ğŸ”¬ Testcase Scenarios

Each scenario can be simulated using `$test$plusargs()`:

### ğŸ§ª APB Slave Testbench (`apb_slave_tb.v`)

| Plusarg                 | Description                                               |
|-------------------------|-----------------------------------------------------------|
| `+WRITE_CONT`           | Continuous write to multiple valid addresses ğŸ“           |
| `+READ_CONT`            | Continuous read from valid addresses ğŸ“–                   |
| `+WRITE_RANDOM`         | Random data and address write âœ¨                          |
| `+DEF_MEM_LOC`          | View default memory content after reset ğŸ§¼               |
| `+FINAL_MEM`            | Dump full memory after transactions ğŸ“Š                   |
| `+PSLVERR_AT_WRITE`     | Invalid address write triggers PSLVERR ğŸš¨                 |
| `+PSLVERR_AT_READ`      | Invalid address read triggers PSLVERR ğŸ›‘                  |
| `+WRITE_PENAB1_AT_IDLE` | Protocol error (PENABLE=1 during IDLE) âš ï¸                |
| `+READ_PENAB1_AT_IDLE`  | Protocol error on read âš ï¸                                |
| `+RST_CHECK`            | Check memory reset functionality and data clearance ğŸ”    |
| `+NO_XFER_PSEL_ONLY`    | PSEL toggled without PENABLE (no real transfers) âŒ       |
| `+BURST_WRITE_INVALID`  | Back-to-back writes without deasserting PENABLE â—        |

### ğŸ§ª APB Master Testbench (`apb_master_tb.v`)

| Plusarg                | Description                                               |
|------------------------|-----------------------------------------------------------|
| `+SINGLE_WRITE`        | Single write transaction initiated by master âœï¸           |
| `+SINGLE_READ`         | Single read transaction by master ğŸ§                      |
| `+WRITE_AT_PREADY_LOW` | Write attempt when PREADY is low (ignored) ğŸ›‘             |
| `+READ_AT_PREADY_LOW`  | Read attempt when PREADY is low (ignored) ğŸ›‘              |
| `+TRANSFER_LOW`        | Transfer signal permanently low (no transaction) â›”       |
| `+RST_CHECK`           | Reset applied during active transfer (reset test) ğŸ”„      |
| `+RANDOM_WRITE`        | Random address and data write from master ğŸ²             |
| `+WRITE_CONT`          | Continuous writes (3 back-to-back) from master ğŸ’¾         |

---

## ğŸ“ˆ Waveform Debugging

Waveforms provide full signal trace visibility, such as:
- FSM transitions
- `PADDR`, `PWDATA`, `PRDATA`
- Timing of `PSEL`, `PENABLE`, `PREADY`
- Assertion of `PSLVERR` and `protocol_error` flags


---

## ğŸ“Œ Learning Outcomes

âœ¨ Designed and verified a full-fledged APB master-slave interface  
ğŸ› ï¸ Practiced FSM-based control logic in Verilog  
âœ… Gained hands-on debugging with plusargs and `$monitor()`  
ğŸ§  Understood protocol behavior and bus transactions  
ğŸŒŠ Simulated and analyzed waveform using GTKWave

---

## ğŸš§ Future Enhancements

- âœ… Integrate APB Master + Slave in one top module
- âŒ› Add configurable wait states for PREADY
- ğŸ” Add burst transfer support (APB 3.0 feature)
- ğŸ›¡ï¸ Add assertion checks (SVA)
- ğŸ”Œ APB to AHB Bridge
- ğŸŒ Open-source toolchain integration

---

## Reference

- [AMBA APB PROTOCOL SPECIFICATION - ARM OFFICIAL](https://developer.arm.com/documentation/ihi0024/latest/)

## ğŸ‘¨â€ğŸ’» Author

**Dutt Panchal** 
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/dattpanchal04/)  
- ğŸ± [GitHub](https://github.com/DuttPanchal04)
- ğŸ”— [Email](dattpanchal2904@gmail.com)

### ğŸ™Œ Thanks for visiting! Happy Simulating âš¡

