Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac78abe601ce4486822de7d2a98ec020 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot micro_tb_behav xil_defaultlib.micro_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/alu.sv:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:45]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd1' [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux2_3
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.micro_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot micro_tb_behav
