# Fir_Filter
Digital System Design Final Project

## **âš¡ Overview :** 
This project involves the design and implementation of a digital FIR filter in Verilog, optimized for high-performance FHD(1920*1080) image processing. <br>
This primary goal was to overcome the performance bottleneks fo high-resolution filtering by applying a parallel architecture and enhancing the core MAC units.

## **ğŸ›  Tools :** 
Verilog, Questa

## **ğŸ›ï¸ Architecture :**
The final architecture consists of a central **Core_FSM** that controls four parallel **Calc_block** module. <br>
This design allows the FHD image to be split into four section, with each PE processing a section concurrently, increasing throughput.

## **ğŸ“œ Results :** 
14.64x performance improvement in FHD image filtering by implementing a parallel architecture(4PE) and an enhanced MAC unit, confirmed through testbench simulation.

<br>

#### *Referenced Document*
[Docs](https://github.com/J-HanRyang/Fir_Filter/tree/main/Docs)

 <br>

ë³¸ í”„ë¡œì íŠ¸ëŠ” 2023ë…„ 2í•™ê¸° 'ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„' ìˆ˜ì—…ì˜ ìµœì¢… í”„ë¡œì íŠ¸ë¡œ ì§„í–‰ë˜ì—ˆìŠµë‹ˆë‹¤. <br>
ë³¸ ìë£ŒëŠ” í¬íŠ¸í´ë¦¬ì˜¤ ëª©ì ìœ¼ë¡œ ê³µê°œí•˜ë©°, ê³¼ì œ í‘œì ˆ ë“± ë¹„ìœ¤ë¦¬ì  ëª©ì ìœ¼ë¡œ ì‚¬ìš©ë  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.
