<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Pio Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Pio Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> hardware registers.  
 <a href="struct_pio.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">pio.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Pio:</div>
<div class="dyncontent">
<div class="center"><img src="struct_pio__coll__graph.gif" border="0" usemap="#a_pio_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a347cc6e62a02e7b5cffde8600a424b3a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a347cc6e62a02e7b5cffde8600a424b3a">PIO_ABCDSR</a> [2]</td></tr>
<tr class="memdesc:a347cc6e62a02e7b5cffde8600a424b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0070) Peripheral Select Register  <br /></td></tr>
<tr class="separator:a347cc6e62a02e7b5cffde8600a424b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963a13471d082a6256133d3af6b29a8e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a963a13471d082a6256133d3af6b29a8e">PIO_AIMDR</a></td></tr>
<tr class="memdesc:a963a13471d082a6256133d3af6b29a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disable Register  <br /></td></tr>
<tr class="separator:a963a13471d082a6256133d3af6b29a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc2d24607b0a995819aa5f294b64348"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a5bc2d24607b0a995819aa5f294b64348">PIO_AIMER</a></td></tr>
<tr class="memdesc:a5bc2d24607b0a995819aa5f294b64348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register  <br /></td></tr>
<tr class="separator:a5bc2d24607b0a995819aa5f294b64348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf47ee2ec1b6537a36aec03874861900"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#adf47ee2ec1b6537a36aec03874861900">PIO_AIMMR</a></td></tr>
<tr class="memdesc:adf47ee2ec1b6537a36aec03874861900"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register  <br /></td></tr>
<tr class="separator:adf47ee2ec1b6537a36aec03874861900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7695904ac144e94f30f91e628a3c0988"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7695904ac144e94f30f91e628a3c0988">PIO_CODR</a></td></tr>
<tr class="memdesc:a7695904ac144e94f30f91e628a3c0988"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0034) Clear Output Data Register  <br /></td></tr>
<tr class="separator:a7695904ac144e94f30f91e628a3c0988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2e1e144fd6611eee13fdb76d6f83c1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a5b2e1e144fd6611eee13fdb76d6f83c1">PIO_DRIVER</a></td></tr>
<tr class="memdesc:a5b2e1e144fd6611eee13fdb76d6f83c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0118) I/O Drive Register  <br /></td></tr>
<tr class="separator:a5b2e1e144fd6611eee13fdb76d6f83c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644b8622cf8b765f8b914fc7395f482c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a644b8622cf8b765f8b914fc7395f482c">PIO_ELSR</a></td></tr>
<tr class="memdesc:a644b8622cf8b765f8b914fc7395f482c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C8) Edge/Level Status Register  <br /></td></tr>
<tr class="separator:a644b8622cf8b765f8b914fc7395f482c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a320344c6bdfebcd8ebc90e6cad8f8545">PIO_ESR</a></td></tr>
<tr class="memdesc:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C0) Edge Select Register  <br /></td></tr>
<tr class="separator:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a339e15ad7f6edf3930bc53ed0a535"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a98a339e15ad7f6edf3930bc53ed0a535">PIO_FELLSR</a></td></tr>
<tr class="memdesc:a98a339e15ad7f6edf3930bc53ed0a535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D0) Falling Edge/Low-Level Select Register  <br /></td></tr>
<tr class="separator:a98a339e15ad7f6edf3930bc53ed0a535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c688463dd28753d83764b26327afb7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ad5c688463dd28753d83764b26327afb7">PIO_FRLHSR</a></td></tr>
<tr class="memdesc:ad5c688463dd28753d83764b26327afb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register  <br /></td></tr>
<tr class="separator:ad5c688463dd28753d83764b26327afb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd99aae301a7c82e9872d86793da33bf"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#afd99aae301a7c82e9872d86793da33bf">PIO_IDR</a></td></tr>
<tr class="memdesc:afd99aae301a7c82e9872d86793da33bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0044) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:afd99aae301a7c82e9872d86793da33bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75182efeb29a07760fc35e05b368a5c3"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a75182efeb29a07760fc35e05b368a5c3">PIO_IER</a></td></tr>
<tr class="memdesc:a75182efeb29a07760fc35e05b368a5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0040) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a75182efeb29a07760fc35e05b368a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cd25b513fb60a1205a0cc52477ec7a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a46cd25b513fb60a1205a0cc52477ec7a">PIO_IFDR</a></td></tr>
<tr class="memdesc:a46cd25b513fb60a1205a0cc52477ec7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register  <br /></td></tr>
<tr class="separator:a46cd25b513fb60a1205a0cc52477ec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18dbc543470509842d754948f4bf3e9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ad18dbc543470509842d754948f4bf3e9">PIO_IFER</a></td></tr>
<tr class="memdesc:ad18dbc543470509842d754948f4bf3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register  <br /></td></tr>
<tr class="separator:ad18dbc543470509842d754948f4bf3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d1f593484644bfe4dd0a68de66169a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa5d1f593484644bfe4dd0a68de66169a">PIO_IFSCDR</a></td></tr>
<tr class="memdesc:aa5d1f593484644bfe4dd0a68de66169a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0080) Input Filter Slow Clock Disable Register  <br /></td></tr>
<tr class="separator:aa5d1f593484644bfe4dd0a68de66169a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa591230ac3dfab8a00ff1d6609d5cae6"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa591230ac3dfab8a00ff1d6609d5cae6">PIO_IFSCER</a></td></tr>
<tr class="memdesc:aa591230ac3dfab8a00ff1d6609d5cae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0084) Input Filter Slow Clock Enable Register  <br /></td></tr>
<tr class="separator:aa591230ac3dfab8a00ff1d6609d5cae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23b8cc26e3b5328857555107391a7f6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab23b8cc26e3b5328857555107391a7f6">PIO_IFSCSR</a></td></tr>
<tr class="memdesc:ab23b8cc26e3b5328857555107391a7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0088) Input Filter Slow Clock Status Register  <br /></td></tr>
<tr class="separator:ab23b8cc26e3b5328857555107391a7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79709d9e4f15eea18a20e4726f80d00"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab79709d9e4f15eea18a20e4726f80d00">PIO_IFSR</a></td></tr>
<tr class="memdesc:ab79709d9e4f15eea18a20e4726f80d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register  <br /></td></tr>
<tr class="separator:ab79709d9e4f15eea18a20e4726f80d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac495695f6b675294ace7c6e21af5a536"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ac495695f6b675294ace7c6e21af5a536">PIO_IMR</a></td></tr>
<tr class="memdesc:ac495695f6b675294ace7c6e21af5a536"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0048) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ac495695f6b675294ace7c6e21af5a536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1dc58248c7519e1b4ccaae2435b4ded9">PIO_ISR</a></td></tr>
<tr class="memdesc:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x004C) Interrupt Status Register  <br /></td></tr>
<tr class="separator:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51873681838f0fbd4818b4d5a78fd929"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a51873681838f0fbd4818b4d5a78fd929">PIO_LOCKSR</a></td></tr>
<tr class="memdesc:a51873681838f0fbd4818b4d5a78fd929"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E0) Lock Status  <br /></td></tr>
<tr class="separator:a51873681838f0fbd4818b4d5a78fd929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eafc812324751636939a85bc7f4a64"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a58eafc812324751636939a85bc7f4a64">PIO_LSR</a></td></tr>
<tr class="memdesc:a58eafc812324751636939a85bc7f4a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C4) Level Select Register  <br /></td></tr>
<tr class="separator:a58eafc812324751636939a85bc7f4a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54806000eb1cd17607ba58ef8d1cbcee"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a54806000eb1cd17607ba58ef8d1cbcee">PIO_MDDR</a></td></tr>
<tr class="memdesc:a54806000eb1cd17607ba58ef8d1cbcee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0054) Multi-driver Disable Register  <br /></td></tr>
<tr class="separator:a54806000eb1cd17607ba58ef8d1cbcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68e661b1455cfab2616320cd9d3ccd2"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af68e661b1455cfab2616320cd9d3ccd2">PIO_MDER</a></td></tr>
<tr class="memdesc:af68e661b1455cfab2616320cd9d3ccd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0050) Multi-driver Enable Register  <br /></td></tr>
<tr class="separator:af68e661b1455cfab2616320cd9d3ccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae712e1aa8c0c1130c8cde6d0791f7c9f">PIO_MDSR</a></td></tr>
<tr class="memdesc:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0058) Multi-driver Status Register  <br /></td></tr>
<tr class="separator:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fafd0bebe0d32d9ea331a5b6981751"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a94fafd0bebe0d32d9ea331a5b6981751">PIO_ODR</a></td></tr>
<tr class="memdesc:a94fafd0bebe0d32d9ea331a5b6981751"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0014) Output Disable Register  <br /></td></tr>
<tr class="separator:a94fafd0bebe0d32d9ea331a5b6981751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7d65b86ae7fd35f6764b5fff660ee6e2">PIO_ODSR</a></td></tr>
<tr class="memdesc:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0038) Output Data Status Register  <br /></td></tr>
<tr class="separator:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0e91f44f710828b9785d92e77aa3ad"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aac0e91f44f710828b9785d92e77aa3ad">PIO_OER</a></td></tr>
<tr class="memdesc:aac0e91f44f710828b9785d92e77aa3ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0010) Output Enable Register  <br /></td></tr>
<tr class="separator:aac0e91f44f710828b9785d92e77aa3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e9e59f346fb833faed3008facbbc38"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ac2e9e59f346fb833faed3008facbbc38">PIO_OSR</a></td></tr>
<tr class="memdesc:ac2e9e59f346fb833faed3008facbbc38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0018) Output Status Register  <br /></td></tr>
<tr class="separator:ac2e9e59f346fb833faed3008facbbc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6e4d45fdcd6722464de204f857ed5a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4a6e4d45fdcd6722464de204f857ed5a">PIO_OWDR</a></td></tr>
<tr class="memdesc:a4a6e4d45fdcd6722464de204f857ed5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A4) Output Write Disable  <br /></td></tr>
<tr class="separator:a4a6e4d45fdcd6722464de204f857ed5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f107ed12ab129415adff964505726a8"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a3f107ed12ab129415adff964505726a8">PIO_OWER</a></td></tr>
<tr class="memdesc:a3f107ed12ab129415adff964505726a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A0) Output Write Enable  <br /></td></tr>
<tr class="separator:a3f107ed12ab129415adff964505726a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fc12aa7c792d7f537523b02869ae85"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab9fc12aa7c792d7f537523b02869ae85">PIO_OWSR</a></td></tr>
<tr class="memdesc:ab9fc12aa7c792d7f537523b02869ae85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A8) Output Write Status Register  <br /></td></tr>
<tr class="separator:ab9fc12aa7c792d7f537523b02869ae85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fefc05f6e750b698e1d66d20cadf2c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a95fefc05f6e750b698e1d66d20cadf2c">PIO_PCIDR</a></td></tr>
<tr class="memdesc:a95fefc05f6e750b698e1d66d20cadf2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0158) Parallel Capture Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a95fefc05f6e750b698e1d66d20cadf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f887b8f93aae59d64c010bd81cc71f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af0f887b8f93aae59d64c010bd81cc71f">PIO_PCIER</a></td></tr>
<tr class="memdesc:af0f887b8f93aae59d64c010bd81cc71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0154) Parallel Capture Interrupt Enable Register  <br /></td></tr>
<tr class="separator:af0f887b8f93aae59d64c010bd81cc71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd70c21de5488eefc2d5b41ed6d9c49"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7cd70c21de5488eefc2d5b41ed6d9c49">PIO_PCIMR</a></td></tr>
<tr class="memdesc:a7cd70c21de5488eefc2d5b41ed6d9c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x015C) Parallel Capture Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a7cd70c21de5488eefc2d5b41ed6d9c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b818b26780beb3a1adb278119b22e2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a18b818b26780beb3a1adb278119b22e2">PIO_PCISR</a></td></tr>
<tr class="memdesc:a18b818b26780beb3a1adb278119b22e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0160) Parallel Capture Interrupt Status Register  <br /></td></tr>
<tr class="separator:a18b818b26780beb3a1adb278119b22e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d123acf513b7a6c63b845f7e358e256"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4d123acf513b7a6c63b845f7e358e256">PIO_PCMR</a></td></tr>
<tr class="memdesc:a4d123acf513b7a6c63b845f7e358e256"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0150) Parallel Capture Mode Register  <br /></td></tr>
<tr class="separator:a4d123acf513b7a6c63b845f7e358e256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b9bbb42bbaa2becb81de86899925c6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a75b9bbb42bbaa2becb81de86899925c6">PIO_PCRHR</a></td></tr>
<tr class="memdesc:a75b9bbb42bbaa2becb81de86899925c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0164) Parallel Capture Reception Holding Register  <br /></td></tr>
<tr class="separator:a75b9bbb42bbaa2becb81de86899925c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8414f679e47037c74c912052c6fc13"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8c8414f679e47037c74c912052c6fc13">PIO_PDR</a></td></tr>
<tr class="memdesc:a8c8414f679e47037c74c912052c6fc13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0004) PIO Disable Register  <br /></td></tr>
<tr class="separator:a8c8414f679e47037c74c912052c6fc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cc522d805124900f831a37fdaf55dd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a33cc522d805124900f831a37fdaf55dd">PIO_PDSR</a></td></tr>
<tr class="memdesc:a33cc522d805124900f831a37fdaf55dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x003C) Pin Data Status Register  <br /></td></tr>
<tr class="separator:a33cc522d805124900f831a37fdaf55dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2303c26dd07726330d3e4c558a108b2"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa2303c26dd07726330d3e4c558a108b2">PIO_PER</a></td></tr>
<tr class="memdesc:aa2303c26dd07726330d3e4c558a108b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0000) PIO Enable Register  <br /></td></tr>
<tr class="separator:aa2303c26dd07726330d3e4c558a108b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e57e5c03c9d8daf8b58b4e649423f7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab2e57e5c03c9d8daf8b58b4e649423f7">PIO_PPDDR</a></td></tr>
<tr class="memdesc:ab2e57e5c03c9d8daf8b58b4e649423f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0090) Pad Pull-down Disable Register  <br /></td></tr>
<tr class="separator:ab2e57e5c03c9d8daf8b58b4e649423f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce9b34f18ff3d3e3d9300161da029dd"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#afce9b34f18ff3d3e3d9300161da029dd">PIO_PPDER</a></td></tr>
<tr class="memdesc:afce9b34f18ff3d3e3d9300161da029dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0094) Pad Pull-down Enable Register  <br /></td></tr>
<tr class="separator:afce9b34f18ff3d3e3d9300161da029dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a93258792166f08356cf1acf4d64967"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a2a93258792166f08356cf1acf4d64967">PIO_PPDSR</a></td></tr>
<tr class="memdesc:a2a93258792166f08356cf1acf4d64967"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0098) Pad Pull-down Status Register  <br /></td></tr>
<tr class="separator:a2a93258792166f08356cf1acf4d64967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d86ba536dc428e4b1cb59f6631312a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae8d86ba536dc428e4b1cb59f6631312a">PIO_PSR</a></td></tr>
<tr class="memdesc:ae8d86ba536dc428e4b1cb59f6631312a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0008) PIO Status Register  <br /></td></tr>
<tr class="separator:ae8d86ba536dc428e4b1cb59f6631312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4410ebdd04205168f4c15c40c8d0bb68"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4410ebdd04205168f4c15c40c8d0bb68">PIO_PUDR</a></td></tr>
<tr class="memdesc:a4410ebdd04205168f4c15c40c8d0bb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0060) Pull-up Disable Register  <br /></td></tr>
<tr class="separator:a4410ebdd04205168f4c15c40c8d0bb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fedbb32919ba433a9a7a25f889661a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ac0fedbb32919ba433a9a7a25f889661a">PIO_PUER</a></td></tr>
<tr class="memdesc:ac0fedbb32919ba433a9a7a25f889661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0064) Pull-up Enable Register  <br /></td></tr>
<tr class="separator:ac0fedbb32919ba433a9a7a25f889661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f5554625c118259ca076b0bf3dc0c4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af4f5554625c118259ca076b0bf3dc0c4">PIO_PUSR</a></td></tr>
<tr class="memdesc:af4f5554625c118259ca076b0bf3dc0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0068) Pad Pull-up Status Register  <br /></td></tr>
<tr class="separator:af4f5554625c118259ca076b0bf3dc0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4d8a1738c16eeb5fa471fce6ec82a3e9">PIO_REHLSR</a></td></tr>
<tr class="memdesc:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D4) Rising Edge/High-Level Select Register  <br /></td></tr>
<tr class="separator:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473d417864f780fdc1120a790814e9f1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a473d417864f780fdc1120a790814e9f1">PIO_SCDR</a></td></tr>
<tr class="memdesc:a473d417864f780fdc1120a790814e9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register  <br /></td></tr>
<tr class="separator:a473d417864f780fdc1120a790814e9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf13051c2649dc9fee893b4c9e5e78f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#acf13051c2649dc9fee893b4c9e5e78f5">PIO_SCHMITT</a></td></tr>
<tr class="memdesc:acf13051c2649dc9fee893b4c9e5e78f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0100) Schmitt Trigger Register  <br /></td></tr>
<tr class="separator:acf13051c2649dc9fee893b4c9e5e78f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7c1c306d049c5c8788f861d3213d7d"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aff7c1c306d049c5c8788f861d3213d7d">PIO_SODR</a></td></tr>
<tr class="memdesc:aff7c1c306d049c5c8788f861d3213d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0030) Set Output Data Register  <br /></td></tr>
<tr class="separator:aff7c1c306d049c5c8788f861d3213d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387debe5d4e259d571ecacb9a39bcbf5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a387debe5d4e259d571ecacb9a39bcbf5">PIO_VERSION</a></td></tr>
<tr class="memdesc:a387debe5d4e259d571ecacb9a39bcbf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00FC) Version Register  <br /></td></tr>
<tr class="separator:a387debe5d4e259d571ecacb9a39bcbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256a5f2b3f3e11c444db993ffd26ee44"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a256a5f2b3f3e11c444db993ffd26ee44">PIO_WPMR</a></td></tr>
<tr class="memdesc:a256a5f2b3f3e11c444db993ffd26ee44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a256a5f2b3f3e11c444db993ffd26ee44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c98decf3283f5f0323f00e1937af185"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7c98decf3283f5f0323f00e1937af185">PIO_WPSR</a></td></tr>
<tr class="memdesc:a7c98decf3283f5f0323f00e1937af185"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a7c98decf3283f5f0323f00e1937af185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855fc06db30ee4fe63e12b935f69eaef"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a855fc06db30ee4fe63e12b935f69eaef">Reserved1</a> [1]</td></tr>
<tr class="separator:a855fc06db30ee4fe63e12b935f69eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc63e77e288674285b69e145481270f3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#afc63e77e288674285b69e145481270f3">Reserved10</a> [1]</td></tr>
<tr class="separator:afc63e77e288674285b69e145481270f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1af97152f2d14dc3d32aa051869e84"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8c1af97152f2d14dc3d32aa051869e84">Reserved11</a> [1]</td></tr>
<tr class="separator:a8c1af97152f2d14dc3d32aa051869e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9ca9e433f1663f1393a35ee275e785"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a6d9ca9e433f1663f1393a35ee275e785">Reserved12</a> [4]</td></tr>
<tr class="separator:a6d9ca9e433f1663f1393a35ee275e785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774de16fb1a4c43b8012769eb09f05c0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a774de16fb1a4c43b8012769eb09f05c0">Reserved13</a> [5]</td></tr>
<tr class="separator:a774de16fb1a4c43b8012769eb09f05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9089566ee55f00447acbbc8b41f5cd8d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a9089566ee55f00447acbbc8b41f5cd8d">Reserved14</a> [13]</td></tr>
<tr class="separator:a9089566ee55f00447acbbc8b41f5cd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003ca0d36bf30bf1543d6617eddcda6e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a003ca0d36bf30bf1543d6617eddcda6e">Reserved2</a> [1]</td></tr>
<tr class="separator:a003ca0d36bf30bf1543d6617eddcda6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2e3d4473d7a4c9771ad1a88caf3bcb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8a2e3d4473d7a4c9771ad1a88caf3bcb">Reserved3</a> [1]</td></tr>
<tr class="separator:a8a2e3d4473d7a4c9771ad1a88caf3bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e937b1c28fa639af2f5423a3a1f077c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a6e937b1c28fa639af2f5423a3a1f077c">Reserved4</a> [1]</td></tr>
<tr class="separator:a6e937b1c28fa639af2f5423a3a1f077c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af327203163a6fc78b195cc4568d7fe61"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af327203163a6fc78b195cc4568d7fe61">Reserved5</a> [1]</td></tr>
<tr class="separator:af327203163a6fc78b195cc4568d7fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07e92e8369624353daf9e9f70d00e57"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab07e92e8369624353daf9e9f70d00e57">Reserved6</a> [2]</td></tr>
<tr class="separator:ab07e92e8369624353daf9e9f70d00e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ee8106bb0f1c57596d80e303f25b0e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab9ee8106bb0f1c57596d80e303f25b0e">Reserved7</a> [1]</td></tr>
<tr class="separator:ab9ee8106bb0f1c57596d80e303f25b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a9752ac657475ec9f8fde7ceff2c8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a021a9752ac657475ec9f8fde7ceff2c8">Reserved8</a> [1]</td></tr>
<tr class="separator:a021a9752ac657475ec9f8fde7ceff2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf026d38d328658da236e965d058e54c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#acf026d38d328658da236e965d058e54c">Reserved9</a> [1]</td></tr>
<tr class="separator:acf026d38d328658da236e965d058e54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00046">46</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a347cc6e62a02e7b5cffde8600a424b3a" name="a347cc6e62a02e7b5cffde8600a424b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347cc6e62a02e7b5cffde8600a424b3a">&#9670;&#160;</a></span>PIO_ABCDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_ABCDSR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0070) Peripheral Select Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00075">75</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, and <a class="el" href="pio_8c_source.html#l00174">pio_set_peripheral()</a>.</p>

</div>
</div>
<a id="a963a13471d082a6256133d3af6b29a8e" name="a963a13471d082a6256133d3af6b29a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963a13471d082a6256133d3af6b29a8e">&#9670;&#160;</a></span>PIO_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_AIMDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00090">90</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00331">arch_ioport_set_port_sense_mode()</a>, <a class="el" href="pio_8c_source.html#l00538">pio_configure_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00625">pio_set_additional_interrupt_mode()</a>.</p>

</div>
</div>
<a id="a5bc2d24607b0a995819aa5f294b64348" name="a5bc2d24607b0a995819aa5f294b64348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc2d24607b0a995819aa5f294b64348">&#9670;&#160;</a></span>PIO_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_AIMER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00089">89</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00331">arch_ioport_set_port_sense_mode()</a>, <a class="el" href="pio_8c_source.html#l00538">pio_configure_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00625">pio_set_additional_interrupt_mode()</a>.</p>

</div>
</div>
<a id="adf47ee2ec1b6537a36aec03874861900" name="adf47ee2ec1b6537a36aec03874861900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf47ee2ec1b6537a36aec03874861900">&#9670;&#160;</a></span>PIO_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_AIMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00091">91</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a7695904ac144e94f30f91e628a3c0988" name="a7695904ac144e94f30f91e628a3c0988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7695904ac144e94f30f91e628a3c0988">&#9670;&#160;</a></span>PIO_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_CODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0034) Clear Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00060">60</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00278">arch_ioport_set_pin_level()</a>, <a class="el" href="ioport__pio_8h_source.html#l00290">arch_ioport_set_port_level()</a>, <a class="el" href="ioport__pio_8h_source.html#l00313">arch_ioport_toggle_pin_level()</a>, <a class="el" href="pio_8c_source.html#l00130">pio_clear()</a>, <a class="el" href="pio_8c_source.html#l00310">pio_set_output()</a>, <a class="el" href="pio_8c_source.html#l00830">pio_set_pin_group_low()</a>, <a class="el" href="pio_8c_source.html#l00726">pio_set_pin_low()</a>, <a class="el" href="pio_8c_source.html#l00741">pio_toggle_pin()</a>, and <a class="el" href="pio_8c_source.html#l00842">pio_toggle_pin_group()</a>.</p>

</div>
</div>
<a id="a5b2e1e144fd6611eee13fdb76d6f83c1" name="a5b2e1e144fd6611eee13fdb76d6f83c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2e1e144fd6611eee13fdb76d6f83c1">&#9670;&#160;</a></span>PIO_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_DRIVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0118) I/O Drive Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00108">108</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a644b8622cf8b765f8b914fc7395f482c" name="a644b8622cf8b765f8b914fc7395f482c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644b8622cf8b765f8b914fc7395f482c">&#9670;&#160;</a></span>PIO_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_ELSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C8) Edge/Level Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00095">95</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a320344c6bdfebcd8ebc90e6cad8f8545" name="a320344c6bdfebcd8ebc90e6cad8f8545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320344c6bdfebcd8ebc90e6cad8f8545">&#9670;&#160;</a></span>PIO_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_ESR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C0) Edge Select Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00093">93</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00331">arch_ioport_set_port_sense_mode()</a>, <a class="el" href="pio_8c_source.html#l00538">pio_configure_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00625">pio_set_additional_interrupt_mode()</a>.</p>

</div>
</div>
<a id="a98a339e15ad7f6edf3930bc53ed0a535" name="a98a339e15ad7f6edf3930bc53ed0a535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a339e15ad7f6edf3930bc53ed0a535">&#9670;&#160;</a></span>PIO_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_FELLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D0) Falling Edge/Low-Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00097">97</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00331">arch_ioport_set_port_sense_mode()</a>, <a class="el" href="pio_8c_source.html#l00538">pio_configure_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00625">pio_set_additional_interrupt_mode()</a>.</p>

</div>
</div>
<a id="ad5c688463dd28753d83764b26327afb7" name="ad5c688463dd28753d83764b26327afb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c688463dd28753d83764b26327afb7">&#9670;&#160;</a></span>PIO_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_FRLHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00099">99</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="afd99aae301a7c82e9872d86793da33bf" name="afd99aae301a7c82e9872d86793da33bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd99aae301a7c82e9872d86793da33bf">&#9670;&#160;</a></span>PIO_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0044) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00064">64</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00589">pio_disable_interrupt()</a>, <a class="el" href="pio_8c_source.html#l00929">pio_disable_pin_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00174">pio_set_peripheral()</a>.</p>

</div>
</div>
<a id="a75182efeb29a07760fc35e05b368a5c3" name="a75182efeb29a07760fc35e05b368a5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75182efeb29a07760fc35e05b368a5c3">&#9670;&#160;</a></span>PIO_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0040) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00063">63</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00578">pio_enable_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00914">pio_enable_pin_interrupt()</a>.</p>

</div>
</div>
<a id="a46cd25b513fb60a1205a0cc52477ec7a" name="a46cd25b513fb60a1205a0cc52477ec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cd25b513fb60a1205a0cc52477ec7a">&#9670;&#160;</a></span>PIO_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_IFDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00056">56</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, and <a class="el" href="pio_8c_source.html#l00257">pio_set_input()</a>.</p>

</div>
</div>
<a id="ad18dbc543470509842d754948f4bf3e9" name="ad18dbc543470509842d754948f4bf3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18dbc543470509842d754948f4bf3e9">&#9670;&#160;</a></span>PIO_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_IFER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00055">55</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, and <a class="el" href="pio_8c_source.html#l00257">pio_set_input()</a>.</p>

</div>
</div>
<a id="aa5d1f593484644bfe4dd0a68de66169a" name="aa5d1f593484644bfe4dd0a68de66169a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d1f593484644bfe4dd0a68de66169a">&#9670;&#160;</a></span>PIO_IFSCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_IFSCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0080) Input Filter Slow Clock Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00077">77</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, and <a class="el" href="pio_8c_source.html#l00257">pio_set_input()</a>.</p>

</div>
</div>
<a id="aa591230ac3dfab8a00ff1d6609d5cae6" name="aa591230ac3dfab8a00ff1d6609d5cae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa591230ac3dfab8a00ff1d6609d5cae6">&#9670;&#160;</a></span>PIO_IFSCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_IFSCER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0084) Input Filter Slow Clock Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00078">78</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, <a class="el" href="pio_8c_source.html#l00087">pio_set_debounce_filter()</a>, and <a class="el" href="pio_8c_source.html#l00257">pio_set_input()</a>.</p>

</div>
</div>
<a id="ab23b8cc26e3b5328857555107391a7f6" name="ab23b8cc26e3b5328857555107391a7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23b8cc26e3b5328857555107391a7f6">&#9670;&#160;</a></span>PIO_IFSCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_IFSCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0088) Input Filter Slow Clock Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00079">79</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="ab79709d9e4f15eea18a20e4726f80d00" name="ab79709d9e4f15eea18a20e4726f80d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79709d9e4f15eea18a20e4726f80d00">&#9670;&#160;</a></span>PIO_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_IFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00057">57</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="ac495695f6b675294ace7c6e21af5a536" name="ac495695f6b675294ace7c6e21af5a536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac495695f6b675294ace7c6e21af5a536">&#9670;&#160;</a></span>PIO_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0048) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00065">65</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00613">pio_get_interrupt_mask()</a>.</p>

</div>
</div>
<a id="a1dc58248c7519e1b4ccaae2435b4ded9" name="a1dc58248c7519e1b4ccaae2435b4ded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc58248c7519e1b4ccaae2435b4ded9">&#9670;&#160;</a></span>PIO_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x004C) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00066">66</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00601">pio_get_interrupt_status()</a>.</p>

</div>
</div>
<a id="a51873681838f0fbd4818b4d5a78fd929" name="a51873681838f0fbd4818b4d5a78fd929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51873681838f0fbd4818b4d5a78fd929">&#9670;&#160;</a></span>PIO_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_LOCKSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E0) Lock Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00101">101</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a58eafc812324751636939a85bc7f4a64" name="a58eafc812324751636939a85bc7f4a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58eafc812324751636939a85bc7f4a64">&#9670;&#160;</a></span>PIO_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C4) Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00094">94</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00331">arch_ioport_set_port_sense_mode()</a>, <a class="el" href="pio_8c_source.html#l00538">pio_configure_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00625">pio_set_additional_interrupt_mode()</a>.</p>

</div>
</div>
<a id="a54806000eb1cd17607ba58ef8d1cbcee" name="a54806000eb1cd17607ba58ef8d1cbcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54806000eb1cd17607ba58ef8d1cbcee">&#9670;&#160;</a></span>PIO_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_MDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0054) Multi-driver Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00068">68</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, <a class="el" href="pio_8c_source.html#l00410">pio_set_multi_driver()</a>, and <a class="el" href="pio_8c_source.html#l00310">pio_set_output()</a>.</p>

</div>
</div>
<a id="af68e661b1455cfab2616320cd9d3ccd2" name="af68e661b1455cfab2616320cd9d3ccd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68e661b1455cfab2616320cd9d3ccd2">&#9670;&#160;</a></span>PIO_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_MDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0050) Multi-driver Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00067">67</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, <a class="el" href="pio_8c_source.html#l00410">pio_set_multi_driver()</a>, and <a class="el" href="pio_8c_source.html#l00310">pio_set_output()</a>.</p>

</div>
</div>
<a id="ae712e1aa8c0c1130c8cde6d0791f7c9f" name="ae712e1aa8c0c1130c8cde6d0791f7c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae712e1aa8c0c1130c8cde6d0791f7c9f">&#9670;&#160;</a></span>PIO_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_MDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0058) Multi-driver Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00069">69</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00428">pio_get_multi_driver_status()</a>.</p>

</div>
</div>
<a id="a94fafd0bebe0d32d9ea331a5b6981751" name="a94fafd0bebe0d32d9ea331a5b6981751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fafd0bebe0d32d9ea331a5b6981751">&#9670;&#160;</a></span>PIO_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_ODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0014) Output Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00052">52</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00264">arch_ioport_set_pin_dir()</a>, <a class="el" href="ioport__pio_8h_source.html#l00250">arch_ioport_set_port_dir()</a>, and <a class="el" href="pio_8c_source.html#l00257">pio_set_input()</a>.</p>

</div>
</div>
<a id="a7d65b86ae7fd35f6764b5fff660ee6e2" name="a7d65b86ae7fd35f6764b5fff660ee6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d65b86ae7fd35f6764b5fff660ee6e2">&#9670;&#160;</a></span>PIO_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_ODSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0038) Output Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00061">61</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00325">arch_ioport_toggle_port_level()</a>, <a class="el" href="pio_8c_source.html#l00148">pio_get()</a>, <a class="el" href="pio_8c_source.html#l00392">pio_get_output_data_status()</a>, <a class="el" href="pio_8c_source.html#l00497">pio_sync_output_write()</a>, <a class="el" href="pio_8c_source.html#l00741">pio_toggle_pin()</a>, and <a class="el" href="pio_8c_source.html#l00842">pio_toggle_pin_group()</a>.</p>

</div>
</div>
<a id="aac0e91f44f710828b9785d92e77aa3ad" name="aac0e91f44f710828b9785d92e77aa3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0e91f44f710828b9785d92e77aa3ad">&#9670;&#160;</a></span>PIO_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_OER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0010) Output Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00051">51</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00264">arch_ioport_set_pin_dir()</a>, <a class="el" href="ioport__pio_8h_source.html#l00250">arch_ioport_set_port_dir()</a>, and <a class="el" href="pio_8c_source.html#l00310">pio_set_output()</a>.</p>

</div>
</div>
<a id="ac2e9e59f346fb833faed3008facbbc38" name="ac2e9e59f346fb833faed3008facbbc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e9e59f346fb833faed3008facbbc38">&#9670;&#160;</a></span>PIO_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_OSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0018) Output Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00053">53</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a4a6e4d45fdcd6722464de204f857ed5a" name="a4a6e4d45fdcd6722464de204f857ed5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6e4d45fdcd6722464de204f857ed5a">&#9670;&#160;</a></span>PIO_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_OWDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A4) Output Write Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00086">86</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00472">pio_disable_output_write()</a>.</p>

</div>
</div>
<a id="a3f107ed12ab129415adff964505726a8" name="a3f107ed12ab129415adff964505726a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f107ed12ab129415adff964505726a8">&#9670;&#160;</a></span>PIO_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_OWER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A0) Output Write Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00085">85</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00264">arch_ioport_set_pin_dir()</a>, <a class="el" href="ioport__pio_8h_source.html#l00250">arch_ioport_set_port_dir()</a>, and <a class="el" href="pio_8c_source.html#l00461">pio_enable_output_write()</a>.</p>

</div>
</div>
<a id="ab9fc12aa7c792d7f537523b02869ae85" name="ab9fc12aa7c792d7f537523b02869ae85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fc12aa7c792d7f537523b02869ae85">&#9670;&#160;</a></span>PIO_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_OWSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A8) Output Write Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00087">87</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00484">pio_get_output_write_status()</a>.</p>

</div>
</div>
<a id="a95fefc05f6e750b698e1d66d20cadf2c" name="a95fefc05f6e750b698e1d66d20cadf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95fefc05f6e750b698e1d66d20cadf2c">&#9670;&#160;</a></span>PIO_PCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0158) Parallel Capture Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00112">112</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="af0f887b8f93aae59d64c010bd81cc71f" name="af0f887b8f93aae59d64c010bd81cc71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f887b8f93aae59d64c010bd81cc71f">&#9670;&#160;</a></span>PIO_PCIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PCIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0154) Parallel Capture Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00111">111</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a7cd70c21de5488eefc2d5b41ed6d9c49" name="a7cd70c21de5488eefc2d5b41ed6d9c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cd70c21de5488eefc2d5b41ed6d9c49">&#9670;&#160;</a></span>PIO_PCIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PCIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x015C) Parallel Capture Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00113">113</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a18b818b26780beb3a1adb278119b22e2" name="a18b818b26780beb3a1adb278119b22e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b818b26780beb3a1adb278119b22e2">&#9670;&#160;</a></span>PIO_PCISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PCISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0160) Parallel Capture Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00114">114</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a4d123acf513b7a6c63b845f7e358e256" name="a4d123acf513b7a6c63b845f7e358e256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d123acf513b7a6c63b845f7e358e256">&#9670;&#160;</a></span>PIO_PCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_PCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0150) Parallel Capture Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00110">110</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a75b9bbb42bbaa2becb81de86899925c6" name="a75b9bbb42bbaa2becb81de86899925c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b9bbb42bbaa2becb81de86899925c6">&#9670;&#160;</a></span>PIO_PCRHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PCRHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0164) Parallel Capture Reception Holding Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00115">115</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a8c8414f679e47037c74c912052c6fc13" name="a8c8414f679e47037c74c912052c6fc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8414f679e47037c74c912052c6fc13">&#9670;&#160;</a></span>PIO_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0004) PIO Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00048">48</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00159">arch_ioport_disable_port()</a>, and <a class="el" href="pio_8c_source.html#l00174">pio_set_peripheral()</a>.</p>

</div>
</div>
<a id="a33cc522d805124900f831a37fdaf55dd" name="a33cc522d805124900f831a37fdaf55dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cc522d805124900f831a37fdaf55dd">&#9670;&#160;</a></span>PIO_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x003C) Pin Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00062">62</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00302">arch_ioport_get_pin_level()</a>, <a class="el" href="ioport__pio_8h_source.html#l00307">arch_ioport_get_port_level()</a>, <a class="el" href="ioport__pio_8h_source.html#l00313">arch_ioport_toggle_pin_level()</a>, <a class="el" href="pio_8c_source.html#l00148">pio_get()</a>, and <a class="el" href="pio_8c_source.html#l00697">pio_get_pin_value()</a>.</p>

</div>
</div>
<a id="aa2303c26dd07726330d3e4c558a108b2" name="aa2303c26dd07726330d3e4c558a108b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2303c26dd07726330d3e4c558a108b2">&#9670;&#160;</a></span>PIO_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0000) PIO Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00047">47</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00153">arch_ioport_enable_port()</a>, <a class="el" href="pio_8c_source.html#l00257">pio_set_input()</a>, and <a class="el" href="pio_8c_source.html#l00310">pio_set_output()</a>.</p>

</div>
</div>
<a id="ab2e57e5c03c9d8daf8b58b4e649423f7" name="ab2e57e5c03c9d8daf8b58b4e649423f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e57e5c03c9d8daf8b58b4e649423f7">&#9670;&#160;</a></span>PIO_PPDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PPDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0090) Pad Pull-down Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00081">81</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>.</p>

</div>
</div>
<a id="afce9b34f18ff3d3e3d9300161da029dd" name="afce9b34f18ff3d3e3d9300161da029dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce9b34f18ff3d3e3d9300161da029dd">&#9670;&#160;</a></span>PIO_PPDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PPDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0094) Pad Pull-down Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00082">82</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>.</p>

</div>
</div>
<a id="a2a93258792166f08356cf1acf4d64967" name="a2a93258792166f08356cf1acf4d64967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a93258792166f08356cf1acf4d64967">&#9670;&#160;</a></span>PIO_PPDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PPDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0098) Pad Pull-down Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00083">83</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="ae8d86ba536dc428e4b1cb59f6631312a" name="ae8d86ba536dc428e4b1cb59f6631312a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d86ba536dc428e4b1cb59f6631312a">&#9670;&#160;</a></span>PIO_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0008) PIO Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00049">49</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a4410ebdd04205168f4c15c40c8d0bb68" name="a4410ebdd04205168f4c15c40c8d0bb68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4410ebdd04205168f4c15c40c8d0bb68">&#9670;&#160;</a></span>PIO_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PUDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0060) Pull-up Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00071">71</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, and <a class="el" href="pio_8c_source.html#l00069">pio_pull_up()</a>.</p>

</div>
</div>
<a id="ac0fedbb32919ba433a9a7a25f889661a" name="ac0fedbb32919ba433a9a7a25f889661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0fedbb32919ba433a9a7a25f889661a">&#9670;&#160;</a></span>PIO_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_PUER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0064) Pull-up Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00072">72</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00177">arch_ioport_set_port_mode()</a>, and <a class="el" href="pio_8c_source.html#l00069">pio_pull_up()</a>.</p>

</div>
</div>
<a id="af4f5554625c118259ca076b0bf3dc0c4" name="af4f5554625c118259ca076b0bf3dc0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f5554625c118259ca076b0bf3dc0c4">&#9670;&#160;</a></span>PIO_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_PUSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0068) Pad Pull-up Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00073">73</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a4d8a1738c16eeb5fa471fce6ec82a3e9" name="a4d8a1738c16eeb5fa471fce6ec82a3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8a1738c16eeb5fa471fce6ec82a3e9">&#9670;&#160;</a></span>PIO_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_REHLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D4) Rising Edge/High-Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00098">98</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00331">arch_ioport_set_port_sense_mode()</a>, <a class="el" href="pio_8c_source.html#l00538">pio_configure_interrupt()</a>, and <a class="el" href="pio_8c_source.html#l00625">pio_set_additional_interrupt_mode()</a>.</p>

</div>
</div>
<a id="a473d417864f780fdc1120a790814e9f1" name="a473d417864f780fdc1120a790814e9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473d417864f780fdc1120a790814e9f1">&#9670;&#160;</a></span>PIO_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_SCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00080">80</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00087">pio_set_debounce_filter()</a>.</p>

</div>
</div>
<a id="acf13051c2649dc9fee893b4c9e5e78f5" name="acf13051c2649dc9fee893b4c9e5e78f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf13051c2649dc9fee893b4c9e5e78f5">&#9670;&#160;</a></span>PIO_SCHMITT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_SCHMITT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0100) Schmitt Trigger Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00106">106</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="aff7c1c306d049c5c8788f861d3213d7d" name="aff7c1c306d049c5c8788f861d3213d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7c1c306d049c5c8788f861d3213d7d">&#9670;&#160;</a></span>PIO_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pio::PIO_SODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0030) Set Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00059">59</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00278">arch_ioport_set_pin_level()</a>, <a class="el" href="ioport__pio_8h_source.html#l00290">arch_ioport_set_port_level()</a>, <a class="el" href="ioport__pio_8h_source.html#l00313">arch_ioport_toggle_pin_level()</a>, <a class="el" href="pio_8c_source.html#l00117">pio_set()</a>, <a class="el" href="pio_8c_source.html#l00310">pio_set_output()</a>, <a class="el" href="pio_8c_source.html#l00818">pio_set_pin_group_high()</a>, <a class="el" href="pio_8c_source.html#l00711">pio_set_pin_high()</a>, <a class="el" href="pio_8c_source.html#l00741">pio_toggle_pin()</a>, and <a class="el" href="pio_8c_source.html#l00842">pio_toggle_pin_group()</a>.</p>

</div>
</div>
<a id="a387debe5d4e259d571ecacb9a39bcbf5" name="a387debe5d4e259d571ecacb9a39bcbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387debe5d4e259d571ecacb9a39bcbf5">&#9670;&#160;</a></span>PIO_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00FC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00105">105</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a256a5f2b3f3e11c444db993ffd26ee44" name="a256a5f2b3f3e11c444db993ffd26ee44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a256a5f2b3f3e11c444db993ffd26ee44">&#9670;&#160;</a></span>PIO_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pio::PIO_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00102">102</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00667">pio_set_writeprotect()</a>.</p>

</div>
</div>
<a id="a7c98decf3283f5f0323f00e1937af185" name="a7c98decf3283f5f0323f00e1937af185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c98decf3283f5f0323f00e1937af185">&#9670;&#160;</a></span>PIO_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::PIO_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00103">103</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="pio_8c_source.html#l00679">pio_get_writeprotect_status()</a>.</p>

</div>
</div>
<a id="a855fc06db30ee4fe63e12b935f69eaef" name="a855fc06db30ee4fe63e12b935f69eaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855fc06db30ee4fe63e12b935f69eaef">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00050">50</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="afc63e77e288674285b69e145481270f3" name="afc63e77e288674285b69e145481270f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc63e77e288674285b69e145481270f3">&#9670;&#160;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved10[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00096">96</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a8c1af97152f2d14dc3d32aa051869e84" name="a8c1af97152f2d14dc3d32aa051869e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1af97152f2d14dc3d32aa051869e84">&#9670;&#160;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved11[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00100">100</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a6d9ca9e433f1663f1393a35ee275e785" name="a6d9ca9e433f1663f1393a35ee275e785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9ca9e433f1663f1393a35ee275e785">&#9670;&#160;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved12[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00104">104</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a774de16fb1a4c43b8012769eb09f05c0" name="a774de16fb1a4c43b8012769eb09f05c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774de16fb1a4c43b8012769eb09f05c0">&#9670;&#160;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved13[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00107">107</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a9089566ee55f00447acbbc8b41f5cd8d" name="a9089566ee55f00447acbbc8b41f5cd8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9089566ee55f00447acbbc8b41f5cd8d">&#9670;&#160;</a></span>Reserved14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved14[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00109">109</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a003ca0d36bf30bf1543d6617eddcda6e" name="a003ca0d36bf30bf1543d6617eddcda6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003ca0d36bf30bf1543d6617eddcda6e">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00054">54</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a8a2e3d4473d7a4c9771ad1a88caf3bcb" name="a8a2e3d4473d7a4c9771ad1a88caf3bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2e3d4473d7a4c9771ad1a88caf3bcb">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00058">58</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a6e937b1c28fa639af2f5423a3a1f077c" name="a6e937b1c28fa639af2f5423a3a1f077c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e937b1c28fa639af2f5423a3a1f077c">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00070">70</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="af327203163a6fc78b195cc4568d7fe61" name="af327203163a6fc78b195cc4568d7fe61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af327203163a6fc78b195cc4568d7fe61">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved5[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00074">74</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="ab07e92e8369624353daf9e9f70d00e57" name="ab07e92e8369624353daf9e9f70d00e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07e92e8369624353daf9e9f70d00e57">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00076">76</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="ab9ee8106bb0f1c57596d80e303f25b0e" name="ab9ee8106bb0f1c57596d80e303f25b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ee8106bb0f1c57596d80e303f25b0e">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00084">84</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="a021a9752ac657475ec9f8fde7ceff2c8" name="a021a9752ac657475ec9f8fde7ceff2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a9752ac657475ec9f8fde7ceff2c8">&#9670;&#160;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved8[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00088">88</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
<a id="acf026d38d328658da236e965d058e54c" name="acf026d38d328658da236e965d058e54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf026d38d328658da236e965d058e54c">&#9670;&#160;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pio::Reserved9[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html#l00092">92</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pio_8h_source.html">utils/cmsis/same70/include/component/pio.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
