# TCL File Generated by Component Editor 18.1
# Thu Jun 09 13:32:59 BST 2022
# DO NOT MODIFY


# 
# EEE_IMGPROC "EEE_IMGPROC" v1.0
#  2022.06.09.13:32:59
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module EEE_IMGPROC
# 
set_module_property DESCRIPTION ""
set_module_property NAME EEE_IMGPROC
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME EEE_IMGPROC
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL EEE_IMGPROC
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file EEE_IMGPROC.sv VERILOG PATH ip/EEE_IMGPROC/EEE_IMGPROC.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter IMAGE_W STD_LOGIC_VECTOR 640
set_parameter_property IMAGE_W DEFAULT_VALUE 640
set_parameter_property IMAGE_W DISPLAY_NAME IMAGE_W
set_parameter_property IMAGE_W WIDTH 13
set_parameter_property IMAGE_W TYPE STD_LOGIC_VECTOR
set_parameter_property IMAGE_W UNITS None
set_parameter_property IMAGE_W ALLOWED_RANGES 0:8191
set_parameter_property IMAGE_W HDL_PARAMETER true
add_parameter IMAGE_H STD_LOGIC_VECTOR 480
set_parameter_property IMAGE_H DEFAULT_VALUE 480
set_parameter_property IMAGE_H DISPLAY_NAME IMAGE_H
set_parameter_property IMAGE_H WIDTH 13
set_parameter_property IMAGE_H TYPE STD_LOGIC_VECTOR
set_parameter_property IMAGE_H UNITS None
set_parameter_property IMAGE_H ALLOWED_RANGES 0:8191
set_parameter_property IMAGE_H HDL_PARAMETER true
add_parameter MESSAGE_BUF_MAX INTEGER 256
set_parameter_property MESSAGE_BUF_MAX DEFAULT_VALUE 256
set_parameter_property MESSAGE_BUF_MAX DISPLAY_NAME MESSAGE_BUF_MAX
set_parameter_property MESSAGE_BUF_MAX TYPE INTEGER
set_parameter_property MESSAGE_BUF_MAX UNITS None
set_parameter_property MESSAGE_BUF_MAX ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MESSAGE_BUF_MAX HDL_PARAMETER true
add_parameter MSG_INTERVAL INTEGER 6
set_parameter_property MSG_INTERVAL DEFAULT_VALUE 6
set_parameter_property MSG_INTERVAL DISPLAY_NAME MSG_INTERVAL
set_parameter_property MSG_INTERVAL TYPE INTEGER
set_parameter_property MSG_INTERVAL UNITS None
set_parameter_property MSG_INTERVAL ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MSG_INTERVAL HDL_PARAMETER true
add_parameter BB_COL_DEFAULT STD_LOGIC_VECTOR 65280
set_parameter_property BB_COL_DEFAULT DEFAULT_VALUE 65280
set_parameter_property BB_COL_DEFAULT DISPLAY_NAME BB_COL_DEFAULT
set_parameter_property BB_COL_DEFAULT WIDTH 26
set_parameter_property BB_COL_DEFAULT TYPE STD_LOGIC_VECTOR
set_parameter_property BB_COL_DEFAULT UNITS None
set_parameter_property BB_COL_DEFAULT ALLOWED_RANGES 0:67108863
set_parameter_property BB_COL_DEFAULT HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clock
set_interface_property avalon_streaming_sink associatedReset reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 1
set_interface_property avalon_streaming_sink ENABLED true
set_interface_property avalon_streaming_sink EXPORT_OF ""
set_interface_property avalon_streaming_sink PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink sink_data data Input 24
add_interface_port avalon_streaming_sink sink_valid valid Input 1
add_interface_port avalon_streaming_sink sink_ready ready Output 1
add_interface_port avalon_streaming_sink sink_sop startofpacket Input 1
add_interface_port avalon_streaming_sink sink_eop endofpacket Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock
set_interface_property avalon_streaming_source associatedReset reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 1
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source source_data data Output 24
add_interface_port avalon_streaming_source source_eop endofpacket Output 1
add_interface_port avalon_streaming_source source_ready ready Input 1
add_interface_port avalon_streaming_source source_sop startofpacket Output 1
add_interface_port avalon_streaming_source source_valid valid Output 1


# 
# connection point s1
# 
add_interface s1 avalon end
set_interface_property s1 addressUnits WORDS
set_interface_property s1 associatedClock clock
set_interface_property s1 associatedReset reset
set_interface_property s1 bitsPerSymbol 8
set_interface_property s1 burstOnBurstBoundariesOnly false
set_interface_property s1 burstcountUnits WORDS
set_interface_property s1 explicitAddressSpan 0
set_interface_property s1 holdTime 0
set_interface_property s1 linewrapBursts false
set_interface_property s1 maximumPendingReadTransactions 0
set_interface_property s1 maximumPendingWriteTransactions 0
set_interface_property s1 readLatency 0
set_interface_property s1 readWaitTime 1
set_interface_property s1 setupTime 0
set_interface_property s1 timingUnits Cycles
set_interface_property s1 writeWaitTime 0
set_interface_property s1 ENABLED true
set_interface_property s1 EXPORT_OF ""
set_interface_property s1 PORT_NAME_MAP ""
set_interface_property s1 CMSIS_SVD_VARIABLES ""
set_interface_property s1 SVD_ADDRESS_GROUP ""

add_interface_port s1 s_chipselect chipselect Input 1
add_interface_port s1 s_read read Input 1
add_interface_port s1 s_write write Input 1
add_interface_port s1 s_readdata readdata Output 32
add_interface_port s1 s_writedata writedata Input 32
add_interface_port s1 s_address address Input 3
set_interface_assignment s1 embeddedsw.configuration.isFlash 0
set_interface_assignment s1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_mode
# 
add_interface conduit_mode conduit end
set_interface_property conduit_mode associatedClock clock
set_interface_property conduit_mode associatedReset ""
set_interface_property conduit_mode ENABLED true
set_interface_property conduit_mode EXPORT_OF ""
set_interface_property conduit_mode PORT_NAME_MAP ""
set_interface_property conduit_mode CMSIS_SVD_VARIABLES ""
set_interface_property conduit_mode SVD_ADDRESS_GROUP ""

add_interface_port conduit_mode mode new_signal Input 1


# 
# connection point avalon_streaming_sink_1
# 
add_interface avalon_streaming_sink_1 avalon_streaming end
set_interface_property avalon_streaming_sink_1 associatedClock clock
set_interface_property avalon_streaming_sink_1 associatedReset reset
set_interface_property avalon_streaming_sink_1 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_1 errorDescriptor ""
set_interface_property avalon_streaming_sink_1 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_1 maxChannel 0
set_interface_property avalon_streaming_sink_1 readyLatency 0
set_interface_property avalon_streaming_sink_1 ENABLED true
set_interface_property avalon_streaming_sink_1 EXPORT_OF ""
set_interface_property avalon_streaming_sink_1 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_1 sink_data_fifo1 data Input 32
add_interface_port avalon_streaming_sink_1 sink_valid_fifo1 valid Input 1
add_interface_port avalon_streaming_sink_1 sink_ready_fifo1 ready Output 1
add_interface_port avalon_streaming_sink_1 sink_sop_fifo1 startofpacket Input 1
add_interface_port avalon_streaming_sink_1 sink_eop_fifo1 endofpacket Input 1


# 
# connection point avalon_streaming_source_1
# 
add_interface avalon_streaming_source_1 avalon_streaming start
set_interface_property avalon_streaming_source_1 associatedClock clock
set_interface_property avalon_streaming_source_1 associatedReset reset
set_interface_property avalon_streaming_source_1 dataBitsPerSymbol 8
set_interface_property avalon_streaming_source_1 errorDescriptor ""
set_interface_property avalon_streaming_source_1 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source_1 maxChannel 0
set_interface_property avalon_streaming_source_1 readyLatency 0
set_interface_property avalon_streaming_source_1 ENABLED true
set_interface_property avalon_streaming_source_1 EXPORT_OF ""
set_interface_property avalon_streaming_source_1 PORT_NAME_MAP ""
set_interface_property avalon_streaming_source_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source_1 source_data_fifo1 data Output 32
add_interface_port avalon_streaming_source_1 source_ready_fifo1 ready Input 1
add_interface_port avalon_streaming_source_1 source_valid_fifo1 valid Output 1
add_interface_port avalon_streaming_source_1 source_eop_fifo1 endofpacket Output 1
add_interface_port avalon_streaming_source_1 source_sop_fifo1 startofpacket Output 1


# 
# connection point avalon_streaming_sink_2
# 
add_interface avalon_streaming_sink_2 avalon_streaming end
set_interface_property avalon_streaming_sink_2 associatedClock clock
set_interface_property avalon_streaming_sink_2 associatedReset reset
set_interface_property avalon_streaming_sink_2 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_2 errorDescriptor ""
set_interface_property avalon_streaming_sink_2 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_2 maxChannel 0
set_interface_property avalon_streaming_sink_2 readyLatency 0
set_interface_property avalon_streaming_sink_2 ENABLED true
set_interface_property avalon_streaming_sink_2 EXPORT_OF ""
set_interface_property avalon_streaming_sink_2 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_2 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_2 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_2 sink_data_fifo2 data Input 32
add_interface_port avalon_streaming_sink_2 sink_eop_fifo2 endofpacket Input 1
add_interface_port avalon_streaming_sink_2 sink_ready_fifo2 ready Output 1
add_interface_port avalon_streaming_sink_2 sink_sop_fifo2 startofpacket Input 1
add_interface_port avalon_streaming_sink_2 sink_valid_fifo2 valid Input 1


# 
# connection point avalon_streaming_sink_3
# 
add_interface avalon_streaming_sink_3 avalon_streaming end
set_interface_property avalon_streaming_sink_3 associatedClock clock
set_interface_property avalon_streaming_sink_3 associatedReset reset
set_interface_property avalon_streaming_sink_3 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_3 errorDescriptor ""
set_interface_property avalon_streaming_sink_3 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_3 maxChannel 0
set_interface_property avalon_streaming_sink_3 readyLatency 0
set_interface_property avalon_streaming_sink_3 ENABLED true
set_interface_property avalon_streaming_sink_3 EXPORT_OF ""
set_interface_property avalon_streaming_sink_3 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_3 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_3 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_3 sink_data_fifo3 data Input 32
add_interface_port avalon_streaming_sink_3 sink_eop_fifo3 endofpacket Input 1
add_interface_port avalon_streaming_sink_3 sink_ready_fifo3 ready Output 1
add_interface_port avalon_streaming_sink_3 sink_sop_fifo3 startofpacket Input 1
add_interface_port avalon_streaming_sink_3 sink_valid_fifo3 valid Input 1


# 
# connection point avalon_streaming_sink_4
# 
add_interface avalon_streaming_sink_4 avalon_streaming end
set_interface_property avalon_streaming_sink_4 associatedClock clock
set_interface_property avalon_streaming_sink_4 associatedReset reset
set_interface_property avalon_streaming_sink_4 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_4 errorDescriptor ""
set_interface_property avalon_streaming_sink_4 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_4 maxChannel 0
set_interface_property avalon_streaming_sink_4 readyLatency 0
set_interface_property avalon_streaming_sink_4 ENABLED true
set_interface_property avalon_streaming_sink_4 EXPORT_OF ""
set_interface_property avalon_streaming_sink_4 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_4 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_4 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_4 sink_data_fifo4 data Input 32
add_interface_port avalon_streaming_sink_4 sink_eop_fifo4 endofpacket Input 1
add_interface_port avalon_streaming_sink_4 sink_ready_fifo4 ready Output 1
add_interface_port avalon_streaming_sink_4 sink_sop_fifo4 startofpacket Input 1
add_interface_port avalon_streaming_sink_4 sink_valid_fifo4 valid Input 1


# 
# connection point avalon_streaming_sink_5
# 
add_interface avalon_streaming_sink_5 avalon_streaming end
set_interface_property avalon_streaming_sink_5 associatedClock clock
set_interface_property avalon_streaming_sink_5 associatedReset reset
set_interface_property avalon_streaming_sink_5 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_5 errorDescriptor ""
set_interface_property avalon_streaming_sink_5 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_5 maxChannel 0
set_interface_property avalon_streaming_sink_5 readyLatency 0
set_interface_property avalon_streaming_sink_5 ENABLED true
set_interface_property avalon_streaming_sink_5 EXPORT_OF ""
set_interface_property avalon_streaming_sink_5 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_5 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_5 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_5 sink_data_fifo5 data Input 32
add_interface_port avalon_streaming_sink_5 sink_eop_fifo5 endofpacket Input 1
add_interface_port avalon_streaming_sink_5 sink_ready_fifo5 ready Output 1
add_interface_port avalon_streaming_sink_5 sink_sop_fifo5 startofpacket Input 1
add_interface_port avalon_streaming_sink_5 sink_valid_fifo5 valid Input 1


# 
# connection point avalon_streaming_sink_6
# 
add_interface avalon_streaming_sink_6 avalon_streaming end
set_interface_property avalon_streaming_sink_6 associatedClock clock
set_interface_property avalon_streaming_sink_6 associatedReset reset
set_interface_property avalon_streaming_sink_6 dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink_6 errorDescriptor ""
set_interface_property avalon_streaming_sink_6 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink_6 maxChannel 0
set_interface_property avalon_streaming_sink_6 readyLatency 0
set_interface_property avalon_streaming_sink_6 ENABLED true
set_interface_property avalon_streaming_sink_6 EXPORT_OF ""
set_interface_property avalon_streaming_sink_6 PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink_6 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink_6 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink_6 sink_data_fifo6 data Input 32
add_interface_port avalon_streaming_sink_6 sink_eop_fifo6 endofpacket Input 1
add_interface_port avalon_streaming_sink_6 sink_ready_fifo6 ready Output 1
add_interface_port avalon_streaming_sink_6 sink_sop_fifo6 startofpacket Input 1
add_interface_port avalon_streaming_sink_6 sink_valid_fifo6 valid Input 1


# 
# connection point avalon_streaming_source_2
# 
add_interface avalon_streaming_source_2 avalon_streaming start
set_interface_property avalon_streaming_source_2 associatedClock clock
set_interface_property avalon_streaming_source_2 associatedReset reset
set_interface_property avalon_streaming_source_2 dataBitsPerSymbol 8
set_interface_property avalon_streaming_source_2 errorDescriptor ""
set_interface_property avalon_streaming_source_2 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source_2 maxChannel 0
set_interface_property avalon_streaming_source_2 readyLatency 0
set_interface_property avalon_streaming_source_2 ENABLED true
set_interface_property avalon_streaming_source_2 EXPORT_OF ""
set_interface_property avalon_streaming_source_2 PORT_NAME_MAP ""
set_interface_property avalon_streaming_source_2 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source_2 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source_2 source_data_fifo2 data Output 32
add_interface_port avalon_streaming_source_2 source_eop_fifo2 endofpacket Output 1
add_interface_port avalon_streaming_source_2 source_ready_fifo2 ready Input 1
add_interface_port avalon_streaming_source_2 source_sop_fifo2 startofpacket Output 1
add_interface_port avalon_streaming_source_2 source_valid_fifo2 valid Output 1


# 
# connection point avalon_streaming_source_3
# 
add_interface avalon_streaming_source_3 avalon_streaming start
set_interface_property avalon_streaming_source_3 associatedClock clock
set_interface_property avalon_streaming_source_3 associatedReset reset
set_interface_property avalon_streaming_source_3 dataBitsPerSymbol 8
set_interface_property avalon_streaming_source_3 errorDescriptor ""
set_interface_property avalon_streaming_source_3 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source_3 maxChannel 0
set_interface_property avalon_streaming_source_3 readyLatency 0
set_interface_property avalon_streaming_source_3 ENABLED true
set_interface_property avalon_streaming_source_3 EXPORT_OF ""
set_interface_property avalon_streaming_source_3 PORT_NAME_MAP ""
set_interface_property avalon_streaming_source_3 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source_3 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source_3 source_data_fifo3 data Output 32
add_interface_port avalon_streaming_source_3 source_eop_fifo3 endofpacket Output 1
add_interface_port avalon_streaming_source_3 source_ready_fifo3 ready Input 1
add_interface_port avalon_streaming_source_3 source_sop_fifo3 startofpacket Output 1
add_interface_port avalon_streaming_source_3 source_valid_fifo3 valid Output 1


# 
# connection point avalon_streaming_source_4
# 
add_interface avalon_streaming_source_4 avalon_streaming start
set_interface_property avalon_streaming_source_4 associatedClock clock
set_interface_property avalon_streaming_source_4 associatedReset reset
set_interface_property avalon_streaming_source_4 dataBitsPerSymbol 8
set_interface_property avalon_streaming_source_4 errorDescriptor ""
set_interface_property avalon_streaming_source_4 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source_4 maxChannel 0
set_interface_property avalon_streaming_source_4 readyLatency 0
set_interface_property avalon_streaming_source_4 ENABLED true
set_interface_property avalon_streaming_source_4 EXPORT_OF ""
set_interface_property avalon_streaming_source_4 PORT_NAME_MAP ""
set_interface_property avalon_streaming_source_4 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source_4 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source_4 source_data_fifo4 data Output 32
add_interface_port avalon_streaming_source_4 source_eop_fifo4 endofpacket Output 1
add_interface_port avalon_streaming_source_4 source_ready_fifo4 ready Input 1
add_interface_port avalon_streaming_source_4 source_sop_fifo4 startofpacket Output 1
add_interface_port avalon_streaming_source_4 source_valid_fifo4 valid Output 1


# 
# connection point avalon_streaming_source_5
# 
add_interface avalon_streaming_source_5 avalon_streaming start
set_interface_property avalon_streaming_source_5 associatedClock clock
set_interface_property avalon_streaming_source_5 associatedReset reset
set_interface_property avalon_streaming_source_5 dataBitsPerSymbol 8
set_interface_property avalon_streaming_source_5 errorDescriptor ""
set_interface_property avalon_streaming_source_5 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source_5 maxChannel 0
set_interface_property avalon_streaming_source_5 readyLatency 0
set_interface_property avalon_streaming_source_5 ENABLED true
set_interface_property avalon_streaming_source_5 EXPORT_OF ""
set_interface_property avalon_streaming_source_5 PORT_NAME_MAP ""
set_interface_property avalon_streaming_source_5 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source_5 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source_5 source_data_fifo5 data Output 32
add_interface_port avalon_streaming_source_5 source_eop_fifo5 endofpacket Output 1
add_interface_port avalon_streaming_source_5 source_ready_fifo5 ready Input 1
add_interface_port avalon_streaming_source_5 source_sop_fifo5 startofpacket Output 1
add_interface_port avalon_streaming_source_5 source_valid_fifo5 valid Output 1


# 
# connection point avalon_streaming_source_6
# 
add_interface avalon_streaming_source_6 avalon_streaming start
set_interface_property avalon_streaming_source_6 associatedClock clock
set_interface_property avalon_streaming_source_6 associatedReset reset
set_interface_property avalon_streaming_source_6 dataBitsPerSymbol 8
set_interface_property avalon_streaming_source_6 errorDescriptor ""
set_interface_property avalon_streaming_source_6 firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source_6 maxChannel 0
set_interface_property avalon_streaming_source_6 readyLatency 0
set_interface_property avalon_streaming_source_6 ENABLED true
set_interface_property avalon_streaming_source_6 EXPORT_OF ""
set_interface_property avalon_streaming_source_6 PORT_NAME_MAP ""
set_interface_property avalon_streaming_source_6 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source_6 SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source_6 source_data_fifo6 data Output 32
add_interface_port avalon_streaming_source_6 source_eop_fifo6 endofpacket Output 1
add_interface_port avalon_streaming_source_6 source_ready_fifo6 ready Input 1
add_interface_port avalon_streaming_source_6 source_sop_fifo6 startofpacket Output 1
add_interface_port avalon_streaming_source_6 source_valid_fifo6 valid Output 1

