library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity memoria1 is
	port(data: in std_logic_vector(4 downto 0);
	clock,reset,modo: in std_logic;
	q0,q1,q2,q3,q4: buffer std_logic_vector(4 downto 0)
	cinco:in std_logic);
end memoria1;
architecture sol of memoria1 is
signal lugar: std_logic_vector(4 downto 0)
begin
	PROCESS(clock,reset)
		BEGIN
			if reset='0' then 0<="00000";r1<="00000";r2<="00000";r3<="00000";
						r4<="00000";lugar<="00000"
			elsif (clock'event and clock='1') then
					if modo='1' then--escritura
						if lugar="00000" then q0<=data;
						elsif lugar="00001" then q1<=data;
						elsif lugar="00010" then q2<=data;
						elsif lugar="00011" then q3<=data;
						elsif lugar="00100" then q4<=data;end if;
			end if;
	end process;
end sol;