{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.422705,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.428326,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.677295,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.656479,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.423402,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.656479,
	"finish__timing__setup__tns": -0.00366951,
	"finish__timing__setup__ws": -0.00366951,
	"finish__clock__skew__setup": 0.0546885,
	"finish__clock__skew__hold": 0.0546885,
	"finish__timing__drv__max_slew_limit": 0.121932,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.136852,
	"finish__timing__drv__max_cap": 15,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0424734,
	"finish__power__switching__total": 0.0280478,
	"finish__power__leakage__total": 0.00129978,
	"finish__power__total": 0.071821,
	"finish__design__io": 269,
	"finish__design__die__area": 212205,
	"finish__design__core__area": 193770,
	"finish__design__instance__count": 26921,
	"finish__design__instance__area": 56485.4,
	"finish__design__instance__count__stdcell": 26919,
	"finish__design__instance__area__stdcell": 54004.1,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 2481.25,
	"finish__design__instance__utilization": 0.291507,
	"finish__design__instance__utilization__stdcell": 0.282317
}