Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/pila_isim_beh.exe -prj C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/pila_beh.prj work.pila 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/../registro_sp/registro_16b.vhd" into library work
Parsing VHDL file "C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/../ram/ram.vhd" into library work
Parsing VHDL file "C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/../program_counter/program_counter.vhd" into library work
Parsing VHDL file "C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/pila.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity program_counter [program_counter_default]
Compiling architecture behavioral of entity registro_sp [registro_sp_default]
Compiling architecture behavioral of entity ram [ram_default]
Compiling architecture behavioral of entity pila
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/jvmom/OneDrive/Escritorio/5to Semestre/Arquitectura de Computadoras/pila/pila_isim_beh.exe
Fuse Memory Usage: 34752 KB
Fuse CPU Usage: 562 ms
