{
    "_repo_id": 98,
    "_repo_name": "alchitry/Alchitry-Labs",
    "_total_commits": 86,
    "_commit_history": [
        {
            "_sha_id": "680a7dc5928118233a6a53fbb7c309371414deac",
            "_timestamp": "2018-08-04 15:49:04-06:00",
            "_commit_index": 1,
            "_changed_files_list": []
        },
        {
            "_sha_id": "0e283d9da2a8f88915c551d94841a4ff1781de8b",
            "_timestamp": "2019-03-30 09:26:23-06:00",
            "_commit_index": 42,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/LucidNewLineIndenter.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 5,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/VerilogIndentProvider.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 13,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 33,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 21,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 22,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/toVerilog/LucidToVerilog.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 63,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/constraints/AlchitryConstraintsExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                }
            ]
        },
        {
            "_sha_id": "2cca86355afc34b2814289ce6935972620b462a4",
            "_timestamp": "2019-02-19 10:36:40-07:00",
            "_commit_index": 21,
            "_changed_files_list": []
        },
        {
            "_sha_id": "dc9f4d0056ca42c77ea18bf108b3b7168cae8eff",
            "_timestamp": "2019-03-13 10:21:12-06:00",
            "_commit_index": 31,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/LucidNewLineIndenter.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 5,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/VerilogIndentProvider.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 13,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 33,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 21,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 22,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/constraints/AlchitryConstraintsExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                }
            ]
        },
        {
            "_sha_id": "2d3dc7bc2078eb07eb612a063eeeb1571fe6a7d1",
            "_timestamp": "2019-02-27 08:46:19-07:00",
            "_commit_index": 26,
            "_changed_files_list": []
        },
        {
            "_sha_id": "90b94f847df00335bf6b560942f92fb54e4e531b",
            "_timestamp": "2019-02-28 13:13:13-07:00",
            "_commit_index": 28,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/LucidNewLineIndenter.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 5,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/VerilogIndentProvider.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 13,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 33,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 21,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 22,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/constraints/AlchitryConstraintsExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                }
            ]
        },
        {
            "_sha_id": "9301ab4eee5217156c94359c7d707e4e69ce2077",
            "_timestamp": "2019-02-27 13:44:14-07:00",
            "_commit_index": 27,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 33,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 21,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                }
            ]
        },
        {
            "_sha_id": "46f9d16de6fefc73b6d67976eb75859d8f212b4c",
            "_timestamp": "2019-06-06 13:42:45-06:00",
            "_commit_index": 56,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/LucidNewLineIndenter.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 5,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/VerilogIndentProvider.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 13,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 33,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 21,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 22,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/toVerilog/LucidToVerilog.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 63,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/constraints/AlchitryConstraintsExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                }
            ]
        },
        {
            "_sha_id": "5712aa1c0d37727d90e9f90832c5688624719ed9",
            "_timestamp": "2019-06-03 08:32:52-06:00",
            "_commit_index": 48,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/LucidNewLineIndenter.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 5,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/VerilogIndentProvider.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 13,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 33,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 21,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 22,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/toVerilog/LucidToVerilog.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 63,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/constraints/AlchitryConstraintsExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                }
            ]
        },
        {
            "_sha_id": "c6253270b4357cd549da8a743640ac450f32f287",
            "_timestamp": "2019-09-24 16:39:49-06:00",
            "_commit_index": 86,
            "_changed_files_list": [
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/LucidNewLineIndenter.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 5,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/styles/VerilogIndentProvider.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 13,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BitWidthChecker.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 2,
                    "_exit_cnt": 36,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidGlobalExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ParamsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleRenamer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidDebugModifier.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/BoundsParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 3,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/ConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 23,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 22,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/LucidModuleExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 6,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/lucid/toVerilog/LucidToVerilog.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 9,
                    "_exit_cnt": 65,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogLucidModuleFixer.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogModuleListener.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 4,
                    "_exit_cnt": 8,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/verilog/VerilogConstExprParser.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 0,
                    "_exit_cnt": 1,
                    "_visit_cnt": 0
                },
                {
                    "_file_name": "src/com/alchitry/labs/parsers/tools/constraints/AlchitryConstraintsExtractor.java",
                    "_is_antlr_file": true,
                    "_enter_cnt": 1,
                    "_exit_cnt": 2,
                    "_visit_cnt": 0
                }
            ]
        }
    ]
}