#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55777d8f9850 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x55777d927270_0 .net "Q", 7 0, v0x55777d924870_0;  1 drivers
v0x55777d9273a0_0 .var "clk", 0 0;
v0x55777d927460_0 .var "data_in", 7 0;
v0x55777d927550_0 .net "done", 0 0, v0x55777d9256d0_0;  1 drivers
v0x55777d927640_0 .var "start", 0 0;
S_0x55777d8f99e0 .scope module, "check" "divider" 2 10, 3 1 0, S_0x55777d8f9850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 8 "Q";
    .port_info 2 /OUTPUT 1 "done";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 1 "clk";
v0x55777d926490_0 .net/s "Bus", 7 0, L_0x55777d927780;  1 drivers
v0x55777d926570_0 .net "FLAG", 0 0, v0x55777d924e90_0;  1 drivers
v0x55777d926680_0 .net "Q", 7 0, v0x55777d924870_0;  alias, 1 drivers
v0x55777d926720_0 .net/s "W", 7 0, v0x55777d8edfd0_0;  1 drivers
v0x55777d926810_0 .net/s "X", 7 0, v0x55777d924140_0;  1 drivers
v0x55777d926950_0 .net/s "Z", 7 0, v0x55777d924f60_0;  1 drivers
v0x55777d926a60_0 .net "clk", 0 0, v0x55777d9273a0_0;  1 drivers
v0x55777d926b90_0 .net "clrQ", 0 0, v0x55777d925610_0;  1 drivers
v0x55777d926c30_0 .net/s "data_in", 7 0, v0x55777d927460_0;  1 drivers
v0x55777d926d80_0 .net "done", 0 0, v0x55777d9256d0_0;  alias, 1 drivers
v0x55777d926e20_0 .net "incQ", 0 0, v0x55777d925840_0;  1 drivers
v0x55777d926ec0_0 .net "ldA", 0 0, v0x55777d925930_0;  1 drivers
v0x55777d926fb0_0 .net "ldB", 0 0, v0x55777d925a00_0;  1 drivers
v0x55777d9270a0_0 .net "sel3", 0 0, v0x55777d925ad0_0;  1 drivers
v0x55777d927190_0 .net "start", 0 0, v0x55777d927640_0;  1 drivers
S_0x55777d8fb840 .scope module, "A1" "PIPO" 3 16, 4 1 0, S_0x55777d8f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "dout";
v0x55777d8fd610_0 .net "clk", 0 0, v0x55777d9273a0_0;  alias, 1 drivers
v0x55777d905230_0 .net "din", 7 0, L_0x55777d927780;  alias, 1 drivers
v0x55777d8edfd0_0 .var "dout", 7 0;
v0x55777d8ec190_0 .net "ld", 0 0, v0x55777d925930_0;  alias, 1 drivers
E_0x55777d8bf910 .event posedge, v0x55777d8fd610_0;
S_0x55777d923e70 .scope module, "B1" "PIPO" 3 17, 4 1 0, S_0x55777d8f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "dout";
v0x55777d8eba40_0 .net "clk", 0 0, v0x55777d9273a0_0;  alias, 1 drivers
v0x55777d924070_0 .net "din", 7 0, L_0x55777d927780;  alias, 1 drivers
v0x55777d924140_0 .var "dout", 7 0;
v0x55777d924210_0 .net "ld", 0 0, v0x55777d925a00_0;  alias, 1 drivers
S_0x55777d924380 .scope module, "QQ" "shiftreg" 3 20, 5 1 0, S_0x55777d8f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clr";
    .port_info 1 /INPUT 1 "inc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "q";
v0x55777d924620_0 .net "clk", 0 0, v0x55777d9273a0_0;  alias, 1 drivers
v0x55777d924710_0 .net "clr", 0 0, v0x55777d925610_0;  alias, 1 drivers
v0x55777d9247d0_0 .net "inc", 0 0, v0x55777d925840_0;  alias, 1 drivers
v0x55777d924870_0 .var "q", 7 0;
S_0x55777d924a00 .scope module, "SSB" "SUB" 3 23, 6 1 0, S_0x55777d8f99e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "flag";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /INPUT 8 "d2";
v0x55777d924cb0_0 .net/s "d1", 7 0, v0x55777d8edfd0_0;  alias, 1 drivers
v0x55777d924dc0_0 .net/s "d2", 7 0, v0x55777d924140_0;  alias, 1 drivers
v0x55777d924e90_0 .var "flag", 0 0;
v0x55777d924f60_0 .var/s "result", 7 0;
E_0x55777d8f7ae0 .event anyedge, v0x55777d8edfd0_0, v0x55777d924140_0, v0x55777d924f60_0;
S_0x55777d9250d0 .scope module, "cot" "controller" 3 29, 7 1 0, S_0x55777d8f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "flag";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "ldA";
    .port_info 4 /OUTPUT 1 "sel3";
    .port_info 5 /OUTPUT 1 "ldB";
    .port_info 6 /OUTPUT 1 "clrQ";
    .port_info 7 /OUTPUT 1 "incQ";
    .port_info 8 /OUTPUT 1 "done";
P_0x55777d8f0450 .param/l "s0" 0 7 5, C4<00>;
P_0x55777d8f0490 .param/l "s1" 0 7 5, C4<01>;
P_0x55777d8f04d0 .param/l "s2" 0 7 5, C4<10>;
P_0x55777d8f0510 .param/l "s3" 0 7 5, C4<11>;
v0x55777d925550_0 .net "clk", 0 0, v0x55777d9273a0_0;  alias, 1 drivers
v0x55777d925610_0 .var "clrQ", 0 0;
v0x55777d9256d0_0 .var "done", 0 0;
v0x55777d925770_0 .net "flag", 0 0, v0x55777d924e90_0;  alias, 1 drivers
v0x55777d925840_0 .var "incQ", 0 0;
v0x55777d925930_0 .var "ldA", 0 0;
v0x55777d925a00_0 .var "ldB", 0 0;
v0x55777d925ad0_0 .var "sel3", 0 0;
v0x55777d925b70_0 .net "start", 0 0, v0x55777d927640_0;  alias, 1 drivers
v0x55777d925ca0_0 .var "state", 2 0;
E_0x55777d8f7880 .event anyedge, v0x55777d925ca0_0;
S_0x55777d925e20 .scope module, "m3" "MUX" 3 26, 8 1 0, S_0x55777d8f99e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "in0";
    .port_info 3 /INPUT 8 "in1";
v0x55777d926070_0 .net "in0", 7 0, v0x55777d927460_0;  alias, 1 drivers
v0x55777d926170_0 .net "in1", 7 0, v0x55777d924f60_0;  alias, 1 drivers
v0x55777d926260_0 .net "out", 7 0, L_0x55777d927780;  alias, 1 drivers
v0x55777d926380_0 .net "sel", 0 0, v0x55777d925ad0_0;  alias, 1 drivers
L_0x55777d927780 .functor MUXZ 8, v0x55777d927460_0, v0x55777d924f60_0, v0x55777d925ad0_0, C4<>;
    .scope S_0x55777d8fb840;
T_0 ;
    %wait E_0x55777d8bf910;
    %load/vec4 v0x55777d8ec190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55777d905230_0;
    %assign/vec4 v0x55777d8edfd0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55777d923e70;
T_1 ;
    %wait E_0x55777d8bf910;
    %load/vec4 v0x55777d924210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55777d924070_0;
    %assign/vec4 v0x55777d924140_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55777d924380;
T_2 ;
    %wait E_0x55777d8bf910;
    %load/vec4 v0x55777d924710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55777d924870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55777d9247d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55777d924870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55777d924870_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55777d924a00;
T_3 ;
    %wait E_0x55777d8f7ae0;
    %load/vec4 v0x55777d924cb0_0;
    %load/vec4 v0x55777d924dc0_0;
    %sub;
    %store/vec4 v0x55777d924f60_0, 0, 8;
    %load/vec4 v0x55777d924f60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d924e90_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d924e90_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55777d9250d0;
T_4 ;
    %wait E_0x55777d8bf910;
    %load/vec4 v0x55777d925ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55777d925ca0_0, 0;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x55777d925b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55777d925ca0_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55777d925ca0_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55777d925770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55777d925ca0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55777d925ca0_0, 0;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55777d925ca0_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55777d9250d0;
T_5 ;
    %wait E_0x55777d8f7880;
    %load/vec4 v0x55777d925ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925840_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d9256d0_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925610_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d925ad0_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d925840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d9256d0_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55777d8f9850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55777d9273a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55777d8f9850;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x55777d9273a0_0;
    %inv;
    %store/vec4 v0x55777d9273a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55777d8f9850;
T_8 ;
    %vpi_call 2 24 "$dumpfile", "res.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55777d8f9850 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55777d927640_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55777d927460_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55777d927460_0, 0, 8;
    %delay 1000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb.v";
    "divider.v";
    "PIPO.v";
    "shiftreg.v";
    "SUB.v";
    "controller.v";
    "MUX.v";
