Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 13:07:51 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_3_control_sets_placed.rpt
| Design       : system_3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|    Clock Signal   |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|  iclk_BUFG        | pbD/db/btn_stable_i_1__1_n_0 |                              |                1 |              1 |         1.00 |
|  iclk_BUFG        | pbL/db/btn_stable_i_1__0_n_0 |                              |                1 |              1 |         1.00 |
|  iclk_BUFG        | pbR/db/btn_stable_i_1__2_n_0 |                              |                1 |              1 |         1.00 |
|  iclk_BUFG        | pbU/db/btn_stable_i_1_n_0    |                              |                1 |              1 |         1.00 |
|  pbL/sp/out_reg_0 |                              | pbU/sp/out_reg_2             |                1 |              1 |         1.00 |
|  pbR/sp/out_reg_0 |                              | pbU/sp/out_reg_3             |                1 |              1 |         1.00 |
|  pbR/sp/out_reg_0 |                              | pbU/sp/out_reg_2             |                1 |              1 |         1.00 |
|  pbU/sp/out_reg_1 |                              | pbU/sp/out_reg_3             |                1 |              1 |         1.00 |
|  cdd/CLK          |                              |                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    |                              |                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG    |                              | cdd/counter[0]_i_1_n_0       |                5 |             19 |         3.80 |
|  iclk_BUFG        |                              |                              |               10 |             22 |         2.20 |
|  iclk_BUFG        | pbD/db/counter[0]_i_1__2_n_0 | pbD/db/btn_stable_i_1__1_n_0 |                6 |             22 |         3.67 |
|  iclk_BUFG        | pbL/db/counter[0]_i_1__1_n_0 | pbL/db/btn_stable_i_1__0_n_0 |                6 |             22 |         3.67 |
|  iclk_BUFG        | pbR/db/counter[0]_i_1__3_n_0 | pbR/db/btn_stable_i_1__2_n_0 |                6 |             22 |         3.67 |
|  iclk_BUFG        | pbU/db/sel                   | pbU/db/btn_stable_i_1_n_0    |                6 |             22 |         3.67 |
+-------------------+------------------------------+------------------------------+------------------+----------------+--------------+


