; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
; 
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
; 
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
; 
        SUBT    Exported IIC constants

OldOpt  SETA   {OPT}
        OPT    OptNoList+OptNoP1List
;
; ***********************************
; ***    C h a n g e   L i s t    ***
; ***********************************

; Date       Name  Description
; ----       ----  -----------
; 04-Oct-89  TMD   Created file
; 12-Jun-91  JAB   Added IIC address list
; 20-Jan-92  CDP   Added IICAddress_AcornBMUMicrocontroller2
; 17-May-94  AMcC  Changed to using the preferred SWI base and name symbols

SWIClass        SETS    IICSWI_Name

        ^       IICSWI_Base

        AddSWI  Control                 ; +0
                                               
; *******************************
; * List of IIC addresses       *
; *******************************

IICAddress_NexusTeletext                *       &22 ; &22/3 for Ricky Rand & Julian Brown

IICAddress_Watford_VIDCExtender1        *       &40 ; &40/1 for Watford

IICAddress_Watford_VIDCExtender2        *       &70 ; &70/1 for Watford

IICAddress_AcornRTC                     *       &A0 ; &A0/1 CMOS RAM/Clock chip on Archimedes
IICAddress_AcornBMUMicrocontroller      *       &A2 ; &A2/3 Perth Battery Management Micro
IICAddress_AcornBMUMicrocontroller2     *       &A4 ; &A4/5 Perth Battery Management Micro

IICAddress_AcornReserved                *       &D0 ; &D0/1 Reserved for Acorn

; Service call sub reasons

                                        ^ 0
Service_IIC_LookupDescription           #       1

        OPT      OldOpt
        END

