<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/pm/powerplay/hwmgr/smu7_hwmgr.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/pm/powerplay/hwmgr</a> - smu7_hwmgr.c<span style="font-size: 80%;"> (source / <a href="smu7_hwmgr.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2444</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">129</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2015 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;pp_debug.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/fb.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;asm/div64.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #if IS_ENABLED(CONFIG_X86_64)</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;asm/intel-family.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #endif</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;ppatomctrl.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;atombios.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;pptable_v1_0.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;pppcielanes.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;amd_pcie_helpers.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;hardwaremanager.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;process_pptables_v1_0.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;cgs_common.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;smu7_common.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;hwmgr.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;smu7_hwmgr.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;smu_ucode_xfer_vi.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;smu7_powertune.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;smu7_dyn_defaults.h&quot;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &quot;smu7_thermal.h&quot;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &quot;smu7_clockpowergating.h&quot;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &quot;processpptables.h&quot;</a>
<a name="53"><span class="lineNum">      53 </span>            : #include &quot;pp_thermal.h&quot;</a>
<a name="54"><span class="lineNum">      54 </span>            : #include &quot;smu7_baco.h&quot;</a>
<a name="55"><span class="lineNum">      55 </span>            : #include &quot;smu7_smumgr.h&quot;</a>
<a name="56"><span class="lineNum">      56 </span>            : #include &quot;polaris10_smumgr.h&quot;</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : #include &quot;ivsrcid/ivsrcid_vislands30.h&quot;</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            : #define MC_CG_ARB_FREQ_F0           0x0a</a>
<a name="61"><span class="lineNum">      61 </span>            : #define MC_CG_ARB_FREQ_F1           0x0b</a>
<a name="62"><span class="lineNum">      62 </span>            : #define MC_CG_ARB_FREQ_F2           0x0c</a>
<a name="63"><span class="lineNum">      63 </span>            : #define MC_CG_ARB_FREQ_F3           0x0d</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : #define MC_CG_SEQ_DRAMCONF_S0       0x05</a>
<a name="66"><span class="lineNum">      66 </span>            : #define MC_CG_SEQ_DRAMCONF_S1       0x06</a>
<a name="67"><span class="lineNum">      67 </span>            : #define MC_CG_SEQ_YCLK_SUSPEND      0x04</a>
<a name="68"><span class="lineNum">      68 </span>            : #define MC_CG_SEQ_YCLK_RESUME       0x0a</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            : #define SMC_CG_IND_START            0xc0030000</a>
<a name="71"><span class="lineNum">      71 </span>            : #define SMC_CG_IND_END              0xc0040000</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : #define MEM_FREQ_LOW_LATENCY        25000</a>
<a name="74"><span class="lineNum">      74 </span>            : #define MEM_FREQ_HIGH_LATENCY       80000</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : #define MEM_LATENCY_HIGH            45</a>
<a name="77"><span class="lineNum">      77 </span>            : #define MEM_LATENCY_LOW             35</a>
<a name="78"><span class="lineNum">      78 </span>            : #define MEM_LATENCY_ERR             0xFFFF</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : #define MC_SEQ_MISC0_GDDR5_SHIFT 28</a>
<a name="81"><span class="lineNum">      81 </span>            : #define MC_SEQ_MISC0_GDDR5_MASK  0xf0000000</a>
<a name="82"><span class="lineNum">      82 </span>            : #define MC_SEQ_MISC0_GDDR5_VALUE 5</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : #define PCIE_BUS_CLK                10000</a>
<a name="85"><span class="lineNum">      85 </span>            : #define TCLK                        (PCIE_BUS_CLK / 10)</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : static struct profile_mode_setting smu7_profiling[7] =</a>
<a name="88"><span class="lineNum">      88 </span>            :                                         {{0, 0, 0, 0, 0, 0, 0, 0},</a>
<a name="89"><span class="lineNum">      89 </span>            :                                          {1, 0, 100, 30, 1, 0, 100, 10},</a>
<a name="90"><span class="lineNum">      90 </span>            :                                          {1, 10, 0, 30, 0, 0, 0, 0},</a>
<a name="91"><span class="lineNum">      91 </span>            :                                          {0, 0, 0, 0, 1, 10, 16, 31},</a>
<a name="92"><span class="lineNum">      92 </span>            :                                          {1, 0, 11, 50, 1, 0, 100, 10},</a>
<a name="93"><span class="lineNum">      93 </span>            :                                          {1, 0, 5, 30, 0, 0, 0, 0},</a>
<a name="94"><span class="lineNum">      94 </span>            :                                          {0, 0, 0, 0, 0, 0, 0, 0},</a>
<a name="95"><span class="lineNum">      95 </span>            :                                         };</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            : #define PPSMC_MSG_SetVBITimeout_VEGAM    ((uint16_t) 0x310)</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            : #define ixPWR_SVI2_PLANE1_LOAD                     0xC0200280</a>
<a name="100"><span class="lineNum">     100 </span>            : #define PWR_SVI2_PLANE1_LOAD__PSI1_MASK                    0x00000020L</a>
<a name="101"><span class="lineNum">     101 </span>            : #define PWR_SVI2_PLANE1_LOAD__PSI0_EN_MASK                 0x00000040L</a>
<a name="102"><span class="lineNum">     102 </span>            : #define PWR_SVI2_PLANE1_LOAD__PSI1__SHIFT                  0x00000005</a>
<a name="103"><span class="lineNum">     103 </span>            : #define PWR_SVI2_PLANE1_LOAD__PSI0_EN__SHIFT               0x00000006</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : #define STRAP_EVV_REVISION_MSB          2211</a>
<a name="106"><span class="lineNum">     106 </span>            : #define STRAP_EVV_REVISION_LSB          2208</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            : /** Values for the CG_THERMAL_CTRL::DPM_EVENT_SRC field. */</a>
<a name="109"><span class="lineNum">     109 </span>            : enum DPM_EVENT_SRC {</a>
<a name="110"><span class="lineNum">     110 </span>            :         DPM_EVENT_SRC_ANALOG = 0,</a>
<a name="111"><span class="lineNum">     111 </span>            :         DPM_EVENT_SRC_EXTERNAL = 1,</a>
<a name="112"><span class="lineNum">     112 </span>            :         DPM_EVENT_SRC_DIGITAL = 2,</a>
<a name="113"><span class="lineNum">     113 </span>            :         DPM_EVENT_SRC_ANALOG_OR_EXTERNAL = 3,</a>
<a name="114"><span class="lineNum">     114 </span>            :         DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL = 4</a>
<a name="115"><span class="lineNum">     115 </span>            : };</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            : #define ixDIDT_SQ_EDC_CTRL                         0x0013</a>
<a name="118"><span class="lineNum">     118 </span>            : #define ixDIDT_SQ_EDC_THRESHOLD                    0x0014</a>
<a name="119"><span class="lineNum">     119 </span>            : #define ixDIDT_SQ_EDC_STALL_PATTERN_1_2            0x0015</a>
<a name="120"><span class="lineNum">     120 </span>            : #define ixDIDT_SQ_EDC_STALL_PATTERN_3_4            0x0016</a>
<a name="121"><span class="lineNum">     121 </span>            : #define ixDIDT_SQ_EDC_STALL_PATTERN_5_6            0x0017</a>
<a name="122"><span class="lineNum">     122 </span>            : #define ixDIDT_SQ_EDC_STALL_PATTERN_7              0x0018</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : #define ixDIDT_TD_EDC_CTRL                         0x0053</a>
<a name="125"><span class="lineNum">     125 </span>            : #define ixDIDT_TD_EDC_THRESHOLD                    0x0054</a>
<a name="126"><span class="lineNum">     126 </span>            : #define ixDIDT_TD_EDC_STALL_PATTERN_1_2            0x0055</a>
<a name="127"><span class="lineNum">     127 </span>            : #define ixDIDT_TD_EDC_STALL_PATTERN_3_4            0x0056</a>
<a name="128"><span class="lineNum">     128 </span>            : #define ixDIDT_TD_EDC_STALL_PATTERN_5_6            0x0057</a>
<a name="129"><span class="lineNum">     129 </span>            : #define ixDIDT_TD_EDC_STALL_PATTERN_7              0x0058</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            : #define ixDIDT_TCP_EDC_CTRL                        0x0073</a>
<a name="132"><span class="lineNum">     132 </span>            : #define ixDIDT_TCP_EDC_THRESHOLD                   0x0074</a>
<a name="133"><span class="lineNum">     133 </span>            : #define ixDIDT_TCP_EDC_STALL_PATTERN_1_2           0x0075</a>
<a name="134"><span class="lineNum">     134 </span>            : #define ixDIDT_TCP_EDC_STALL_PATTERN_3_4           0x0076</a>
<a name="135"><span class="lineNum">     135 </span>            : #define ixDIDT_TCP_EDC_STALL_PATTERN_5_6           0x0077</a>
<a name="136"><span class="lineNum">     136 </span>            : #define ixDIDT_TCP_EDC_STALL_PATTERN_7             0x0078</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : #define ixDIDT_DB_EDC_CTRL                         0x0033</a>
<a name="139"><span class="lineNum">     139 </span>            : #define ixDIDT_DB_EDC_THRESHOLD                    0x0034</a>
<a name="140"><span class="lineNum">     140 </span>            : #define ixDIDT_DB_EDC_STALL_PATTERN_1_2            0x0035</a>
<a name="141"><span class="lineNum">     141 </span>            : #define ixDIDT_DB_EDC_STALL_PATTERN_3_4            0x0036</a>
<a name="142"><span class="lineNum">     142 </span>            : #define ixDIDT_DB_EDC_STALL_PATTERN_5_6            0x0037</a>
<a name="143"><span class="lineNum">     143 </span>            : #define ixDIDT_DB_EDC_STALL_PATTERN_7              0x0038</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : uint32_t DIDTEDCConfig_P12[] = {</a>
<a name="146"><span class="lineNum">     146 </span>            :     ixDIDT_SQ_EDC_STALL_PATTERN_1_2,</a>
<a name="147"><span class="lineNum">     147 </span>            :     ixDIDT_SQ_EDC_STALL_PATTERN_3_4,</a>
<a name="148"><span class="lineNum">     148 </span>            :     ixDIDT_SQ_EDC_STALL_PATTERN_5_6,</a>
<a name="149"><span class="lineNum">     149 </span>            :     ixDIDT_SQ_EDC_STALL_PATTERN_7,</a>
<a name="150"><span class="lineNum">     150 </span>            :     ixDIDT_SQ_EDC_THRESHOLD,</a>
<a name="151"><span class="lineNum">     151 </span>            :     ixDIDT_SQ_EDC_CTRL,</a>
<a name="152"><span class="lineNum">     152 </span>            :     ixDIDT_TD_EDC_STALL_PATTERN_1_2,</a>
<a name="153"><span class="lineNum">     153 </span>            :     ixDIDT_TD_EDC_STALL_PATTERN_3_4,</a>
<a name="154"><span class="lineNum">     154 </span>            :     ixDIDT_TD_EDC_STALL_PATTERN_5_6,</a>
<a name="155"><span class="lineNum">     155 </span>            :     ixDIDT_TD_EDC_STALL_PATTERN_7,</a>
<a name="156"><span class="lineNum">     156 </span>            :     ixDIDT_TD_EDC_THRESHOLD,</a>
<a name="157"><span class="lineNum">     157 </span>            :     ixDIDT_TD_EDC_CTRL,</a>
<a name="158"><span class="lineNum">     158 </span>            :     ixDIDT_TCP_EDC_STALL_PATTERN_1_2,</a>
<a name="159"><span class="lineNum">     159 </span>            :     ixDIDT_TCP_EDC_STALL_PATTERN_3_4,</a>
<a name="160"><span class="lineNum">     160 </span>            :     ixDIDT_TCP_EDC_STALL_PATTERN_5_6,</a>
<a name="161"><span class="lineNum">     161 </span>            :     ixDIDT_TCP_EDC_STALL_PATTERN_7,</a>
<a name="162"><span class="lineNum">     162 </span>            :     ixDIDT_TCP_EDC_THRESHOLD,</a>
<a name="163"><span class="lineNum">     163 </span>            :     ixDIDT_TCP_EDC_CTRL,</a>
<a name="164"><span class="lineNum">     164 </span>            :     ixDIDT_DB_EDC_STALL_PATTERN_1_2,</a>
<a name="165"><span class="lineNum">     165 </span>            :     ixDIDT_DB_EDC_STALL_PATTERN_3_4,</a>
<a name="166"><span class="lineNum">     166 </span>            :     ixDIDT_DB_EDC_STALL_PATTERN_5_6,</a>
<a name="167"><span class="lineNum">     167 </span>            :     ixDIDT_DB_EDC_STALL_PATTERN_7,</a>
<a name="168"><span class="lineNum">     168 </span>            :     ixDIDT_DB_EDC_THRESHOLD,</a>
<a name="169"><span class="lineNum">     169 </span>            :     ixDIDT_DB_EDC_CTRL,</a>
<a name="170"><span class="lineNum">     170 </span>            :     0xFFFFFFFF // End of list</a>
<a name="171"><span class="lineNum">     171 </span>            : };</a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span>            : static const unsigned long PhwVIslands_Magic = (unsigned long)(PHM_VIslands_Magic);</a>
<a name="174"><span class="lineNum">     174 </span>            : static int smu7_force_clock_level(struct pp_hwmgr *hwmgr,</a>
<a name="175"><span class="lineNum">     175 </span>            :                 enum pp_clock_type type, uint32_t mask);</a>
<a name="176"><span class="lineNum">     176 </span>            : static int smu7_notify_has_display(struct pp_hwmgr *hwmgr);</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 : static struct smu7_power_state *cast_phw_smu7_power_state(</span></a>
<a name="179"><span class="lineNum">     179 </span>            :                                   struct pp_hw_power_state *hw_ps)</a>
<a name="180"><span class="lineNum">     180 </span>            : {</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((PhwVIslands_Magic == hw_ps-&gt;magic),</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                                 &quot;Invalid Powerstate Type!&quot;,</a>
<a name="183"><span class="lineNum">     183 </span>            :                                  return NULL);</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            :         return (struct smu7_power_state *)hw_ps;</a>
<a name="186"><span class="lineNum">     186 </span>            : }</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : static const struct smu7_power_state *cast_const_phw_smu7_power_state(</span></a>
<a name="189"><span class="lineNum">     189 </span>            :                                  const struct pp_hw_power_state *hw_ps)</a>
<a name="190"><span class="lineNum">     190 </span>            : {</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((PhwVIslands_Magic == hw_ps-&gt;magic),</span></a>
<a name="192"><span class="lineNum">     192 </span>            :                                 &quot;Invalid Powerstate Type!&quot;,</a>
<a name="193"><span class="lineNum">     193 </span>            :                                  return NULL);</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            :         return (const struct smu7_power_state *)hw_ps;</a>
<a name="196"><span class="lineNum">     196 </span>            : }</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            : /**</a>
<a name="199"><span class="lineNum">     199 </span>            :  * smu7_get_mc_microcode_version - Find the MC microcode version and store it in the HwMgr struct</a>
<a name="200"><span class="lineNum">     200 </span>            :  *</a>
<a name="201"><span class="lineNum">     201 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="202"><span class="lineNum">     202 </span>            :  * Return:   always 0</a>
<a name="203"><span class="lineNum">     203 </span>            :  */</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 : static int smu7_get_mc_microcode_version(struct pp_hwmgr *hwmgr)</span></a>
<a name="205"><span class="lineNum">     205 </span>            : {</a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         cgs_write_register(hwmgr-&gt;device, mmMC_SEQ_IO_DEBUG_INDEX, 0x9F);</span></a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :         hwmgr-&gt;microcode_version_info.MC = cgs_read_register(hwmgr-&gt;device, mmMC_SEQ_IO_DEBUG_DATA);</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="211"><span class="lineNum">     211 </span>            : }</a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span>            : static uint16_t smu7_get_current_pcie_speed(struct pp_hwmgr *hwmgr)</a>
<a name="214"><span class="lineNum">     214 </span>            : {</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         uint32_t speedCntl = 0;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            :         /* mmPCIE_PORT_INDEX rename as mmPCIE_INDEX */</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         speedCntl = cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__PCIE,</span></a>
<a name="219"><span class="lineNum">     219 </span>            :                         ixPCIE_LC_SPEED_CNTL);</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         return((uint16_t)PHM_GET_FIELD(speedCntl,</span></a>
<a name="221"><span class="lineNum">     221 </span>            :                         PCIE_LC_SPEED_CNTL, LC_CURRENT_DATA_RATE));</a>
<a name="222"><span class="lineNum">     222 </span>            : }</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 : static int smu7_get_current_pcie_lane_number(struct pp_hwmgr *hwmgr)</span></a>
<a name="225"><span class="lineNum">     225 </span>            : {</a>
<a name="226"><span class="lineNum">     226 </span>            :         uint32_t link_width;</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :         /* mmPCIE_PORT_INDEX rename as mmPCIE_INDEX */</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         link_width = PHM_READ_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__PCIE,</span></a>
<a name="230"><span class="lineNum">     230 </span>            :                         PCIE_LC_LINK_WIDTH_CNTL, LC_LINK_WIDTH_RD);</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((7 &gt;= link_width),</span></a>
<a name="233"><span class="lineNum">     233 </span>            :                         &quot;Invalid PCIe lane width!&quot;, return 0);</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         return decode_pcie_lane_width(link_width);</span></a>
<a name="236"><span class="lineNum">     236 </span>            : }</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            : /**</a>
<a name="239"><span class="lineNum">     239 </span>            :  * smu7_enable_smc_voltage_controller - Enable voltage control</a>
<a name="240"><span class="lineNum">     240 </span>            :  *</a>
<a name="241"><span class="lineNum">     241 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="242"><span class="lineNum">     242 </span>            :  * Return:   always PP_Result_OK</a>
<a name="243"><span class="lineNum">     243 </span>            :  */</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 : static int smu7_enable_smc_voltage_controller(struct pp_hwmgr *hwmgr)</span></a>
<a name="245"><span class="lineNum">     245 </span>            : {</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="247"><span class="lineNum">     247 </span>            :             hwmgr-&gt;chip_id &lt;= CHIP_VEGAM) {</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="249"><span class="lineNum">     249 </span>            :                                 CGS_IND_REG__SMC, PWR_SVI2_PLANE1_LOAD, PSI1, 0);</a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="251"><span class="lineNum">     251 </span>            :                                 CGS_IND_REG__SMC, PWR_SVI2_PLANE1_LOAD, PSI0_EN, 0);</a>
<a name="252"><span class="lineNum">     252 </span>            :         }</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;feature_mask &amp; PP_SMC_VOLTAGE_CONTROL_MASK)</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_Voltage_Cntl_Enable, NULL);</span></a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="258"><span class="lineNum">     258 </span>            : }</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : /**</a>
<a name="261"><span class="lineNum">     261 </span>            :  * smu7_voltage_control - Checks if we want to support voltage control</a>
<a name="262"><span class="lineNum">     262 </span>            :  *</a>
<a name="263"><span class="lineNum">     263 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="264"><span class="lineNum">     264 </span>            :  */</a>
<a name="265"><span class="lineNum">     265 </span>            : static bool smu7_voltage_control(const struct pp_hwmgr *hwmgr)</a>
<a name="266"><span class="lineNum">     266 </span>            : {</a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         const struct smu7_hwmgr *data =</span></a>
<a name="268"><span class="lineNum">     268 </span>            :                         (const struct smu7_hwmgr *)(hwmgr-&gt;backend);</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         return (SMU7_VOLTAGE_CONTROL_NONE != data-&gt;voltage_control);</span></a>
<a name="271"><span class="lineNum">     271 </span>            : }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : /**</a>
<a name="274"><span class="lineNum">     274 </span>            :  * smu7_enable_voltage_control - Enable voltage control</a>
<a name="275"><span class="lineNum">     275 </span>            :  *</a>
<a name="276"><span class="lineNum">     276 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="277"><span class="lineNum">     277 </span>            :  * Return:   always 0</a>
<a name="278"><span class="lineNum">     278 </span>            :  */</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : static int smu7_enable_voltage_control(struct pp_hwmgr *hwmgr)</span></a>
<a name="280"><span class="lineNum">     280 </span>            : {</a>
<a name="281"><span class="lineNum">     281 </span>            :         /* enable voltage control */</a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="283"><span class="lineNum">     283 </span>            :                         GENERAL_PWRMGT, VOLT_PWRMGT_EN, 1);</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="286"><span class="lineNum">     286 </span>            : }</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 : static int phm_get_svi2_voltage_table_v0(pp_atomctrl_voltage_table *voltage_table,</span></a>
<a name="289"><span class="lineNum">     289 </span>            :                 struct phm_clock_voltage_dependency_table *voltage_dependency_table</a>
<a name="290"><span class="lineNum">     290 </span>            :                 )</a>
<a name="291"><span class="lineNum">     291 </span>            : {</a>
<a name="292"><span class="lineNum">     292 </span>            :         uint32_t i;</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((NULL != voltage_table),</span></a>
<a name="295"><span class="lineNum">     295 </span>            :                         &quot;Voltage Dependency Table empty.&quot;, return -EINVAL;);</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         voltage_table-&gt;mask_low = 0;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         voltage_table-&gt;phase_delay = 0;</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         voltage_table-&gt;count = voltage_dependency_table-&gt;count;</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; voltage_dependency_table-&gt;count; i++) {</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i].value =</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                         voltage_dependency_table-&gt;entries[i].v;</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i].smio_low = 0;</span></a>
<a name="305"><span class="lineNum">     305 </span>            :         }</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :         return 0;</a>
<a name="308"><span class="lineNum">     308 </span>            : }</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            : /**</a>
<a name="312"><span class="lineNum">     312 </span>            :  * smu7_construct_voltage_tables - Create Voltage Tables.</a>
<a name="313"><span class="lineNum">     313 </span>            :  *</a>
<a name="314"><span class="lineNum">     314 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="315"><span class="lineNum">     315 </span>            :  * Return:   always 0</a>
<a name="316"><span class="lineNum">     316 </span>            :  */</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 : static int smu7_construct_voltage_tables(struct pp_hwmgr *hwmgr)</span></a>
<a name="318"><span class="lineNum">     318 </span>            : {</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="321"><span class="lineNum">     321 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="323"><span class="lineNum">     323 </span>            :         uint32_t tmp;</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data-&gt;mvdd_control) {</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 result = atomctrl_get_voltage_table_v3(hwmgr,</span></a>
<a name="327"><span class="lineNum">     327 </span>            :                                 VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT,</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :                                 &amp;(data-&gt;mvdd_voltage_table));</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="330"><span class="lineNum">     330 </span>            :                                 &quot;Failed to retrieve MVDD table.&quot;,</a>
<a name="331"><span class="lineNum">     331 </span>            :                                 return result);</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         } else if (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data-&gt;mvdd_control) {</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         result = phm_get_svi2_mvdd_voltage_table(&amp;(data-&gt;mvdd_voltage_table),</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :                                         table_info-&gt;vdd_dep_on_mclk);</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                         result = phm_get_svi2_voltage_table_v0(&amp;(data-&gt;mvdd_voltage_table),</span></a>
<a name="338"><span class="lineNum">     338 </span>            :                                         hwmgr-&gt;dyn_state.mvdd_dependency_on_mclk);</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="341"><span class="lineNum">     341 </span>            :                                 &quot;Failed to retrieve SVI2 MVDD table from dependency table.&quot;,</a>
<a name="342"><span class="lineNum">     342 </span>            :                                 return result;);</a>
<a name="343"><span class="lineNum">     343 </span>            :         }</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data-&gt;vddci_control) {</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 result = atomctrl_get_voltage_table_v3(hwmgr,</span></a>
<a name="347"><span class="lineNum">     347 </span>            :                                 VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT,</a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                                 &amp;(data-&gt;vddci_voltage_table));</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="350"><span class="lineNum">     350 </span>            :                                 &quot;Failed to retrieve VDDCI table.&quot;,</a>
<a name="351"><span class="lineNum">     351 </span>            :                                 return result);</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :         } else if (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data-&gt;vddci_control) {</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         result = phm_get_svi2_vddci_voltage_table(&amp;(data-&gt;vddci_voltage_table),</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                                         table_info-&gt;vdd_dep_on_mclk);</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                         result = phm_get_svi2_voltage_table_v0(&amp;(data-&gt;vddci_voltage_table),</span></a>
<a name="358"><span class="lineNum">     358 </span>            :                                         hwmgr-&gt;dyn_state.vddci_dependency_on_mclk);</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                                 &quot;Failed to retrieve SVI2 VDDCI table from dependency table.&quot;,</a>
<a name="361"><span class="lineNum">     361 </span>            :                                 return result);</a>
<a name="362"><span class="lineNum">     362 </span>            :         }</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         if (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data-&gt;vdd_gfx_control) {</span></a>
<a name="365"><span class="lineNum">     365 </span>            :                 /* VDDGFX has only SVI2 voltage control */</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 result = phm_get_svi2_vdd_voltage_table(&amp;(data-&gt;vddgfx_voltage_table),</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                                         table_info-&gt;vddgfx_lookup_table);</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="369"><span class="lineNum">     369 </span>            :                         &quot;Failed to retrieve SVI2 VDDGFX table from lookup table.&quot;, return result;);</a>
<a name="370"><span class="lineNum">     370 </span>            :         }</a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (SMU7_VOLTAGE_CONTROL_BY_GPIO == data-&gt;voltage_control) {</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 result = atomctrl_get_voltage_table_v3(hwmgr,</span></a>
<a name="375"><span class="lineNum">     375 </span>            :                                         VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_GPIO_LUT,</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                                         &amp;data-&gt;vddc_voltage_table);</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="378"><span class="lineNum">     378 </span>            :                         &quot;Failed to retrieve VDDC table.&quot;, return result;);</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         } else if (SMU7_VOLTAGE_CONTROL_BY_SVID2 == data-&gt;voltage_control) {</span></a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                         result = phm_get_svi2_voltage_table_v0(&amp;data-&gt;vddc_voltage_table,</span></a>
<a name="383"><span class="lineNum">     383 </span>            :                                         hwmgr-&gt;dyn_state.vddc_dependency_on_mclk);</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 else if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :                         result = phm_get_svi2_vdd_voltage_table(&amp;(data-&gt;vddc_voltage_table),</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :                                 table_info-&gt;vddc_lookup_table);</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                         &quot;Failed to retrieve SVI2 VDDC table from dependency table.&quot;, return result;);</a>
<a name="390"><span class="lineNum">     390 </span>            :         }</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         tmp = smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_VDDC);</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="394"><span class="lineNum">     394 </span>            :                         (data-&gt;vddc_voltage_table.count &lt;= tmp),</a>
<a name="395"><span class="lineNum">     395 </span>            :                 &quot;Too many voltage values for VDDC. Trimming to fit state table.&quot;,</a>
<a name="396"><span class="lineNum">     396 </span>            :                         phm_trim_voltage_table_to_fit_state_table(tmp,</a>
<a name="397"><span class="lineNum">     397 </span>            :                                                 &amp;(data-&gt;vddc_voltage_table)));</a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :         tmp = smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_VDDGFX);</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                         (data-&gt;vddgfx_voltage_table.count &lt;= tmp),</a>
<a name="402"><span class="lineNum">     402 </span>            :                 &quot;Too many voltage values for VDDC. Trimming to fit state table.&quot;,</a>
<a name="403"><span class="lineNum">     403 </span>            :                         phm_trim_voltage_table_to_fit_state_table(tmp,</a>
<a name="404"><span class="lineNum">     404 </span>            :                                                 &amp;(data-&gt;vddgfx_voltage_table)));</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :         tmp = smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_VDDCI);</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="408"><span class="lineNum">     408 </span>            :                         (data-&gt;vddci_voltage_table.count &lt;= tmp),</a>
<a name="409"><span class="lineNum">     409 </span>            :                 &quot;Too many voltage values for VDDCI. Trimming to fit state table.&quot;,</a>
<a name="410"><span class="lineNum">     410 </span>            :                         phm_trim_voltage_table_to_fit_state_table(tmp,</a>
<a name="411"><span class="lineNum">     411 </span>            :                                         &amp;(data-&gt;vddci_voltage_table)));</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         tmp = smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_MVDD);</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="415"><span class="lineNum">     415 </span>            :                         (data-&gt;mvdd_voltage_table.count &lt;= tmp),</a>
<a name="416"><span class="lineNum">     416 </span>            :                 &quot;Too many voltage values for MVDD. Trimming to fit state table.&quot;,</a>
<a name="417"><span class="lineNum">     417 </span>            :                         phm_trim_voltage_table_to_fit_state_table(tmp,</a>
<a name="418"><span class="lineNum">     418 </span>            :                                                 &amp;(data-&gt;mvdd_voltage_table)));</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :         return 0;</a>
<a name="421"><span class="lineNum">     421 </span>            : }</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            : /**</a>
<a name="424"><span class="lineNum">     424 </span>            :  * smu7_program_static_screen_threshold_parameters - Programs static screed detection parameters</a>
<a name="425"><span class="lineNum">     425 </span>            :  *</a>
<a name="426"><span class="lineNum">     426 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="427"><span class="lineNum">     427 </span>            :  * Return:   always 0</a>
<a name="428"><span class="lineNum">     428 </span>            :  */</a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 : static int smu7_program_static_screen_threshold_parameters(</span></a>
<a name="430"><span class="lineNum">     430 </span>            :                                                         struct pp_hwmgr *hwmgr)</a>
<a name="431"><span class="lineNum">     431 </span>            : {</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            :         /* Set static screen threshold unit */</a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="436"><span class="lineNum">     436 </span>            :                         CG_STATIC_SCREEN_PARAMETER, STATIC_SCREEN_THRESHOLD_UNIT,</a>
<a name="437"><span class="lineNum">     437 </span>            :                         data-&gt;static_screen_threshold_unit);</a>
<a name="438"><span class="lineNum">     438 </span>            :         /* Set static screen threshold */</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="440"><span class="lineNum">     440 </span>            :                         CG_STATIC_SCREEN_PARAMETER, STATIC_SCREEN_THRESHOLD,</a>
<a name="441"><span class="lineNum">     441 </span>            :                         data-&gt;static_screen_threshold);</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="444"><span class="lineNum">     444 </span>            : }</a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            : /**</a>
<a name="447"><span class="lineNum">     447 </span>            :  * smu7_enable_display_gap - Setup display gap for glitch free memory clock switching.</a>
<a name="448"><span class="lineNum">     448 </span>            :  *</a>
<a name="449"><span class="lineNum">     449 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="450"><span class="lineNum">     450 </span>            :  * Return:   always  0</a>
<a name="451"><span class="lineNum">     451 </span>            :  */</a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 : static int smu7_enable_display_gap(struct pp_hwmgr *hwmgr)</span></a>
<a name="453"><span class="lineNum">     453 </span>            : {</a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         uint32_t display_gap =</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :                         cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="456"><span class="lineNum">     456 </span>            :                                         ixCG_DISPLAY_GAP_CNTL);</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL,</span></a>
<a name="459"><span class="lineNum">     459 </span>            :                         DISP_GAP, DISPLAY_GAP_IGNORE);</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL,</span></a>
<a name="462"><span class="lineNum">     462 </span>            :                         DISP_GAP_MCHG, DISPLAY_GAP_VBLANK);</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="465"><span class="lineNum">     465 </span>            :                         ixCG_DISPLAY_GAP_CNTL, display_gap);</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="468"><span class="lineNum">     468 </span>            : }</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            : /**</a>
<a name="471"><span class="lineNum">     471 </span>            :  * smu7_program_voting_clients - Programs activity state transition voting clients</a>
<a name="472"><span class="lineNum">     472 </span>            :  *</a>
<a name="473"><span class="lineNum">     473 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="474"><span class="lineNum">     474 </span>            :  * Return:   always  0</a>
<a name="475"><span class="lineNum">     475 </span>            :  */</a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 : static int smu7_program_voting_clients(struct pp_hwmgr *hwmgr)</span></a>
<a name="477"><span class="lineNum">     477 </span>            : {</a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="479"><span class="lineNum">     479 </span>            :         int i;</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :         /* Clear reset for voting clients before enabling DPM */</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                         SCLK_PWRMGT_CNTL, RESET_SCLK_CNT, 0);</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="485"><span class="lineNum">     485 </span>            :                         SCLK_PWRMGT_CNTL, RESET_BUSY_CNT, 0);</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++)</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="489"><span class="lineNum">     489 </span>            :                                         ixCG_FREQ_TRAN_VOTING_0 + i * 4,</a>
<a name="490"><span class="lineNum">     490 </span>            :                                         data-&gt;voting_rights_clients[i]);</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="492"><span class="lineNum">     492 </span>            : }</a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 : static int smu7_clear_voting_clients(struct pp_hwmgr *hwmgr)</span></a>
<a name="495"><span class="lineNum">     495 </span>            : {</a>
<a name="496"><span class="lineNum">     496 </span>            :         int i;</a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            :         /* Reset voting clients before disabling DPM */</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="500"><span class="lineNum">     500 </span>            :                         SCLK_PWRMGT_CNTL, RESET_SCLK_CNT, 1);</a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="502"><span class="lineNum">     502 </span>            :                         SCLK_PWRMGT_CNTL, RESET_BUSY_CNT, 1);</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++)</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="506"><span class="lineNum">     506 </span>            :                                 ixCG_FREQ_TRAN_VOTING_0 + i * 4, 0);</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="509"><span class="lineNum">     509 </span>            : }</a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span>            : /* Copy one arb setting to another and then switch the active set.</a>
<a name="512"><span class="lineNum">     512 </span>            :  * arb_src and arb_dest is one of the MC_CG_ARB_FREQ_Fx constants.</a>
<a name="513"><span class="lineNum">     513 </span>            :  */</a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 : static int smu7_copy_and_switch_arb_sets(struct pp_hwmgr *hwmgr,</span></a>
<a name="515"><span class="lineNum">     515 </span>            :                 uint32_t arb_src, uint32_t arb_dest)</a>
<a name="516"><span class="lineNum">     516 </span>            : {</a>
<a name="517"><span class="lineNum">     517 </span>            :         uint32_t mc_arb_dram_timing;</a>
<a name="518"><span class="lineNum">     518 </span>            :         uint32_t mc_arb_dram_timing2;</a>
<a name="519"><span class="lineNum">     519 </span>            :         uint32_t burst_time;</a>
<a name="520"><span class="lineNum">     520 </span>            :         uint32_t mc_cg_config;</a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         switch (arb_src) {</span></a>
<a name="523"><span class="lineNum">     523 </span>            :         case MC_CG_ARB_FREQ_F0:</a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing  = cgs_read_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing2 = cgs_read_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING2);</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 burst_time = PHM_READ_FIELD(hwmgr-&gt;device, MC_ARB_BURST_TIME, STATE0);</span></a>
<a name="527"><span class="lineNum">     527 </span>            :                 break;</a>
<a name="528"><span class="lineNum">     528 </span>            :         case MC_CG_ARB_FREQ_F1:</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing  = cgs_read_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING_1);</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 mc_arb_dram_timing2 = cgs_read_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING2_1);</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 burst_time = PHM_READ_FIELD(hwmgr-&gt;device, MC_ARB_BURST_TIME, STATE1);</span></a>
<a name="532"><span class="lineNum">     532 </span>            :                 break;</a>
<a name="533"><span class="lineNum">     533 </span>            :         default:</a>
<a name="534"><span class="lineNum">     534 </span>            :                 return -EINVAL;</a>
<a name="535"><span class="lineNum">     535 </span>            :         }</a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         switch (arb_dest) {</span></a>
<a name="538"><span class="lineNum">     538 </span>            :         case MC_CG_ARB_FREQ_F0:</a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 cgs_write_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING, mc_arb_dram_timing);</span></a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 cgs_write_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING2, mc_arb_dram_timing2);</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 PHM_WRITE_FIELD(hwmgr-&gt;device, MC_ARB_BURST_TIME, STATE0, burst_time);</span></a>
<a name="542"><span class="lineNum">     542 </span>            :                 break;</a>
<a name="543"><span class="lineNum">     543 </span>            :         case MC_CG_ARB_FREQ_F1:</a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 cgs_write_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING_1, mc_arb_dram_timing);</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 cgs_write_register(hwmgr-&gt;device, mmMC_ARB_DRAM_TIMING2_1, mc_arb_dram_timing2);</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 PHM_WRITE_FIELD(hwmgr-&gt;device, MC_ARB_BURST_TIME, STATE1, burst_time);</span></a>
<a name="547"><span class="lineNum">     547 </span>            :                 break;</a>
<a name="548"><span class="lineNum">     548 </span>            :         default:</a>
<a name="549"><span class="lineNum">     549 </span>            :                 return -EINVAL;</a>
<a name="550"><span class="lineNum">     550 </span>            :         }</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         mc_cg_config = cgs_read_register(hwmgr-&gt;device, mmMC_CG_CONFIG);</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         mc_cg_config |= 0x0000000F;</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :         cgs_write_register(hwmgr-&gt;device, mmMC_CG_CONFIG, mc_cg_config);</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         PHM_WRITE_FIELD(hwmgr-&gt;device, MC_ARB_CG, CG_ARB_REQ, arb_dest);</span></a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :         return 0;</a>
<a name="558"><span class="lineNum">     558 </span>            : }</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            : static int smu7_reset_to_default(struct pp_hwmgr *hwmgr)</a>
<a name="561"><span class="lineNum">     561 </span>            : {</a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         return smum_send_msg_to_smc(hwmgr, PPSMC_MSG_ResetToDefaults, NULL);</span></a>
<a name="563"><span class="lineNum">     563 </span>            : }</a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span>            : /**</a>
<a name="566"><span class="lineNum">     566 </span>            :  * smu7_initial_switch_from_arbf0_to_f1 - Initial switch from ARB F0-&gt;F1</a>
<a name="567"><span class="lineNum">     567 </span>            :  *</a>
<a name="568"><span class="lineNum">     568 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="569"><span class="lineNum">     569 </span>            :  * Return:   always 0</a>
<a name="570"><span class="lineNum">     570 </span>            :  * This function is to be called from the SetPowerState table.</a>
<a name="571"><span class="lineNum">     571 </span>            :  */</a>
<a name="572"><span class="lineNum">     572 </span>            : static int smu7_initial_switch_from_arbf0_to_f1(struct pp_hwmgr *hwmgr)</a>
<a name="573"><span class="lineNum">     573 </span>            : {</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         return smu7_copy_and_switch_arb_sets(hwmgr,</span></a>
<a name="575"><span class="lineNum">     575 </span>            :                         MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);</a>
<a name="576"><span class="lineNum">     576 </span>            : }</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 : static int smu7_force_switch_to_arbf0(struct pp_hwmgr *hwmgr)</span></a>
<a name="579"><span class="lineNum">     579 </span>            : {</a>
<a name="580"><span class="lineNum">     580 </span>            :         uint32_t tmp;</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :         tmp = (cgs_read_ind_register(hwmgr-&gt;device,</span></a>
<a name="583"><span class="lineNum">     583 </span>            :                         CGS_IND_REG__SMC, ixSMC_SCRATCH9) &amp;</a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :                         0x0000ff00) &gt;&gt; 8;</span></a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :         if (tmp == MC_CG_ARB_FREQ_F0)</span></a>
<a name="587"><span class="lineNum">     587 </span>            :                 return 0;</a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         return smu7_copy_and_switch_arb_sets(hwmgr,</span></a>
<a name="590"><span class="lineNum">     590 </span>            :                         tmp, MC_CG_ARB_FREQ_F0);</a>
<a name="591"><span class="lineNum">     591 </span>            : }</a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span>            : static uint16_t smu7_override_pcie_speed(struct pp_hwmgr *hwmgr)</a>
<a name="594"><span class="lineNum">     594 </span>            : {</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)(hwmgr-&gt;adev);</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         uint16_t pcie_gen = 0;</span></a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.pcie_gen_mask &amp; CAIL_PCIE_LINK_SPEED_SUPPORT_GEN4 &amp;&amp;</span></a>
<a name="599"><span class="lineNum">     599 </span>            :             adev-&gt;pm.pcie_gen_mask &amp; CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN4)</a>
<a name="600"><span class="lineNum">     600 </span>            :                 pcie_gen = 3;</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_gen_mask &amp; CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3 &amp;&amp;</span></a>
<a name="602"><span class="lineNum">     602 </span>            :                 adev-&gt;pm.pcie_gen_mask &amp; CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN3)</a>
<a name="603"><span class="lineNum">     603 </span>            :                 pcie_gen = 2;</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_gen_mask &amp; CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 &amp;&amp;</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                 adev-&gt;pm.pcie_gen_mask &amp; CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN2)</a>
<a name="606"><span class="lineNum">     606 </span>            :                 pcie_gen = 1;</a>
<a name="607"><span class="lineNum">     607 </span>            :         else if (adev-&gt;pm.pcie_gen_mask &amp; CAIL_PCIE_LINK_SPEED_SUPPORT_GEN1 &amp;&amp;</a>
<a name="608"><span class="lineNum">     608 </span>            :                 adev-&gt;pm.pcie_gen_mask &amp; CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN1)</a>
<a name="609"><span class="lineNum">     609 </span>            :                 pcie_gen = 0;</a>
<a name="610"><span class="lineNum">     610 </span>            : </a>
<a name="611"><span class="lineNum">     611 </span>            :         return pcie_gen;</a>
<a name="612"><span class="lineNum">     612 </span>            : }</a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 : static uint16_t smu7_override_pcie_width(struct pp_hwmgr *hwmgr)</span></a>
<a name="615"><span class="lineNum">     615 </span>            : {</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)(hwmgr-&gt;adev);</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :         uint16_t pcie_width = 0;</span></a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.pcie_mlw_mask &amp; CAIL_PCIE_LINK_WIDTH_SUPPORT_X16)</span></a>
<a name="620"><span class="lineNum">     620 </span>            :                 pcie_width = 16;</a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_mlw_mask &amp; CAIL_PCIE_LINK_WIDTH_SUPPORT_X12)</span></a>
<a name="622"><span class="lineNum">     622 </span>            :                 pcie_width = 12;</a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_mlw_mask &amp; CAIL_PCIE_LINK_WIDTH_SUPPORT_X8)</span></a>
<a name="624"><span class="lineNum">     624 </span>            :                 pcie_width = 8;</a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_mlw_mask &amp; CAIL_PCIE_LINK_WIDTH_SUPPORT_X4)</span></a>
<a name="626"><span class="lineNum">     626 </span>            :                 pcie_width = 4;</a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_mlw_mask &amp; CAIL_PCIE_LINK_WIDTH_SUPPORT_X2)</span></a>
<a name="628"><span class="lineNum">     628 </span>            :                 pcie_width = 2;</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         else if (adev-&gt;pm.pcie_mlw_mask &amp; CAIL_PCIE_LINK_WIDTH_SUPPORT_X1)</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 pcie_width = 1;</span></a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         return pcie_width;</span></a>
<a name="633"><span class="lineNum">     633 </span>            : }</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 : static int smu7_setup_default_pcie_table(struct pp_hwmgr *hwmgr)</span></a>
<a name="636"><span class="lineNum">     636 </span>            : {</a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="640"><span class="lineNum">     640 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_pcie_table *pcie_table = NULL;</span></a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span>            :         uint32_t i, max_entry;</a>
<a name="644"><span class="lineNum">     644 </span>            :         uint32_t tmp;</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((data-&gt;use_pcie_performance_levels ||</span></a>
<a name="647"><span class="lineNum">     647 </span>            :                         data-&gt;use_pcie_power_saving_levels), &quot;No pcie performance levels!&quot;,</a>
<a name="648"><span class="lineNum">     648 </span>            :                         return -EINVAL);</a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         if (table_info != NULL)</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 pcie_table = table_info-&gt;pcie_table;</span></a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         if (data-&gt;use_pcie_performance_levels &amp;&amp;</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                         !data-&gt;use_pcie_power_saving_levels) {</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 data-&gt;pcie_gen_power_saving = data-&gt;pcie_gen_performance;</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 data-&gt;pcie_lane_power_saving = data-&gt;pcie_lane_performance;</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         } else if (!data-&gt;use_pcie_performance_levels &amp;&amp;</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :                         data-&gt;use_pcie_power_saving_levels) {</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 data-&gt;pcie_gen_performance = data-&gt;pcie_gen_power_saving;</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 data-&gt;pcie_lane_performance = data-&gt;pcie_lane_power_saving;</span></a>
<a name="661"><span class="lineNum">     661 </span>            :         }</a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         tmp = smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_LINK);</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         phm_reset_single_dpm_table(&amp;data-&gt;dpm_table.pcie_speed_table,</span></a>
<a name="664"><span class="lineNum">     664 </span>            :                                         tmp,</a>
<a name="665"><span class="lineNum">     665 </span>            :                                         MAX_REGULAR_DPM_NUMBER);</a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :         if (pcie_table != NULL) {</span></a>
<a name="668"><span class="lineNum">     668 </span>            :                 /* max_entry is used to make sure we reserve one PCIE level</a>
<a name="669"><span class="lineNum">     669 </span>            :                  * for boot level (fix for A+A PSPP issue).</a>
<a name="670"><span class="lineNum">     670 </span>            :                  * If PCIE table from PPTable have ULV entry + 8 entries,</a>
<a name="671"><span class="lineNum">     671 </span>            :                  * then ignore the last entry.*/</a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 max_entry = (tmp &lt; pcie_table-&gt;count) ? tmp : pcie_table-&gt;count;</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; max_entry; i++) {</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :                         phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, i - 1,</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :                                         get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :                                                         pcie_table-&gt;entries[i].gen_speed),</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :                                         get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :                                                         pcie_table-&gt;entries[i].lane_width));</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                 }</a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.pcie_speed_table.count = max_entry - 1;</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 smum_update_smc_table(hwmgr, SMU_BIF_TABLE);</span></a>
<a name="682"><span class="lineNum">     682 </span>            :         } else {</a>
<a name="683"><span class="lineNum">     683 </span>            :                 /* Hardcode Pcie Table */</a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, 0,</span></a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="686"><span class="lineNum">     686 </span>            :                                                 PP_Min_PCIEGen),</a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :                                 get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="688"><span class="lineNum">     688 </span>            :                                                 PP_Max_PCIELane));</a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, 1,</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="691"><span class="lineNum">     691 </span>            :                                                 PP_Min_PCIEGen),</a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :                                 get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="693"><span class="lineNum">     693 </span>            :                                                 PP_Max_PCIELane));</a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, 2,</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="696"><span class="lineNum">     696 </span>            :                                                 PP_Max_PCIEGen),</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                 get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="698"><span class="lineNum">     698 </span>            :                                                 PP_Max_PCIELane));</a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, 3,</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="701"><span class="lineNum">     701 </span>            :                                                 PP_Max_PCIEGen),</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                                 get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="703"><span class="lineNum">     703 </span>            :                                                 PP_Max_PCIELane));</a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, 4,</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="706"><span class="lineNum">     706 </span>            :                                                 PP_Max_PCIEGen),</a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                                 get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="708"><span class="lineNum">     708 </span>            :                                                 PP_Max_PCIELane));</a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, 5,</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="711"><span class="lineNum">     711 </span>            :                                                 PP_Max_PCIEGen),</a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                                 get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="713"><span class="lineNum">     713 </span>            :                                                 PP_Max_PCIELane));</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.pcie_speed_table.count = 6;</span></a>
<a name="716"><span class="lineNum">     716 </span>            :         }</a>
<a name="717"><span class="lineNum">     717 </span>            :         /* Populate last level for boot PCIE level, but do not increment count. */</a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_family == AMDGPU_FAMILY_CI) {</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt;= data-&gt;dpm_table.pcie_speed_table.count; i++)</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                         phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table, i,</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :                                 get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="722"><span class="lineNum">     722 </span>            :                                                 PP_Max_PCIEGen),</a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :                                 data-&gt;vbios_boot_state.pcie_lane_bootup_value);</span></a>
<a name="724"><span class="lineNum">     724 </span>            :         } else {</a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table,</span></a>
<a name="726"><span class="lineNum">     726 </span>            :                         data-&gt;dpm_table.pcie_speed_table.count,</a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :                         get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="728"><span class="lineNum">     728 </span>            :                                         PP_Min_PCIEGen),</a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="730"><span class="lineNum">     730 </span>            :                                         PP_Max_PCIELane));</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 if (data-&gt;pcie_dpm_key_disabled)</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :                         phm_setup_pcie_table_entry(&amp;data-&gt;dpm_table.pcie_speed_table,</span></a>
<a name="734"><span class="lineNum">     734 </span>            :                                 data-&gt;dpm_table.pcie_speed_table.count,</a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :                                 smu7_override_pcie_speed(hwmgr), smu7_override_pcie_width(hwmgr));</span></a>
<a name="736"><span class="lineNum">     736 </span>            :         }</a>
<a name="737"><span class="lineNum">     737 </span>            :         return 0;</a>
<a name="738"><span class="lineNum">     738 </span>            : }</a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 : static int smu7_reset_dpm_tables(struct pp_hwmgr *hwmgr)</span></a>
<a name="741"><span class="lineNum">     741 </span>            : {</a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :         memset(&amp;(data-&gt;dpm_table), 0x00, sizeof(data-&gt;dpm_table));</span></a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         phm_reset_single_dpm_table(</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                         &amp;data-&gt;dpm_table.sclk_table,</span></a>
<a name="748"><span class="lineNum">     748 </span>            :                                 smum_get_mac_definition(hwmgr,</a>
<a name="749"><span class="lineNum">     749 </span>            :                                         SMU_MAX_LEVELS_GRAPHICS),</a>
<a name="750"><span class="lineNum">     750 </span>            :                                         MAX_REGULAR_DPM_NUMBER);</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         phm_reset_single_dpm_table(</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :                         &amp;data-&gt;dpm_table.mclk_table,</span></a>
<a name="753"><span class="lineNum">     753 </span>            :                         smum_get_mac_definition(hwmgr,</a>
<a name="754"><span class="lineNum">     754 </span>            :                                 SMU_MAX_LEVELS_MEMORY), MAX_REGULAR_DPM_NUMBER);</a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         phm_reset_single_dpm_table(</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                         &amp;data-&gt;dpm_table.vddc_table,</span></a>
<a name="758"><span class="lineNum">     758 </span>            :                                 smum_get_mac_definition(hwmgr,</a>
<a name="759"><span class="lineNum">     759 </span>            :                                         SMU_MAX_LEVELS_VDDC),</a>
<a name="760"><span class="lineNum">     760 </span>            :                                         MAX_REGULAR_DPM_NUMBER);</a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         phm_reset_single_dpm_table(</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :                         &amp;data-&gt;dpm_table.vddci_table,</span></a>
<a name="763"><span class="lineNum">     763 </span>            :                         smum_get_mac_definition(hwmgr,</a>
<a name="764"><span class="lineNum">     764 </span>            :                                 SMU_MAX_LEVELS_VDDCI), MAX_REGULAR_DPM_NUMBER);</a>
<a name="765"><span class="lineNum">     765 </span>            : </a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :         phm_reset_single_dpm_table(</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                         &amp;data-&gt;dpm_table.mvdd_table,</span></a>
<a name="768"><span class="lineNum">     768 </span>            :                                 smum_get_mac_definition(hwmgr,</a>
<a name="769"><span class="lineNum">     769 </span>            :                                         SMU_MAX_LEVELS_MVDD),</a>
<a name="770"><span class="lineNum">     770 </span>            :                                         MAX_REGULAR_DPM_NUMBER);</a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="772"><span class="lineNum">     772 </span>            : }</a>
<a name="773"><span class="lineNum">     773 </span>            : /*</a>
<a name="774"><span class="lineNum">     774 </span>            :  * This function is to initialize all DPM state tables</a>
<a name="775"><span class="lineNum">     775 </span>            :  * for SMU7 based on the dependency table.</a>
<a name="776"><span class="lineNum">     776 </span>            :  * Dynamic state patching function will then trim these</a>
<a name="777"><span class="lineNum">     777 </span>            :  * state tables to the allowed range based</a>
<a name="778"><span class="lineNum">     778 </span>            :  * on the power policy or external client requests,</a>
<a name="779"><span class="lineNum">     779 </span>            :  * such as UVD request, etc.</a>
<a name="780"><span class="lineNum">     780 </span>            :  */</a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 : static int smu7_setup_dpm_tables_v0(struct pp_hwmgr *hwmgr)</span></a>
<a name="783"><span class="lineNum">     783 </span>            : {</a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         struct phm_clock_voltage_dependency_table *allowed_vdd_sclk_table =</span></a>
<a name="786"><span class="lineNum">     786 </span>            :                 hwmgr-&gt;dyn_state.vddc_dependency_on_sclk;</a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         struct phm_clock_voltage_dependency_table *allowed_vdd_mclk_table =</span></a>
<a name="788"><span class="lineNum">     788 </span>            :                 hwmgr-&gt;dyn_state.vddc_dependency_on_mclk;</a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         struct phm_cac_leakage_table *std_voltage_table =</span></a>
<a name="790"><span class="lineNum">     790 </span>            :                 hwmgr-&gt;dyn_state.cac_leakage_table;</a>
<a name="791"><span class="lineNum">     791 </span>            :         uint32_t i;</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_vdd_sclk_table != NULL,</span></a>
<a name="794"><span class="lineNum">     794 </span>            :                 &quot;SCLK dependency table is missing. This table is mandatory&quot;, return -EINVAL);</a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_vdd_sclk_table-&gt;count &gt;= 1,</span></a>
<a name="796"><span class="lineNum">     796 </span>            :                 &quot;SCLK dependency table has to have is missing. This table is mandatory&quot;, return -EINVAL);</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_vdd_mclk_table != NULL,</span></a>
<a name="799"><span class="lineNum">     799 </span>            :                 &quot;MCLK dependency table is missing. This table is mandatory&quot;, return -EINVAL);</a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_vdd_mclk_table-&gt;count &gt;= 1,</span></a>
<a name="801"><span class="lineNum">     801 </span>            :                 &quot;VMCLK dependency table has to have is missing. This table is mandatory&quot;, return -EINVAL);</a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span>            :         /* Initialize Sclk DPM table based on allow Sclk values*/</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :         data-&gt;dpm_table.sclk_table.count = 0;</span></a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_vdd_sclk_table-&gt;count; i++) {</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :                 if (i == 0 || data-&gt;dpm_table.sclk_table.dpm_levels[data-&gt;dpm_table.sclk_table.count-1].value !=</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :                                 allowed_vdd_sclk_table-&gt;entries[i].clk) {</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.sclk_table.dpm_levels[data-&gt;dpm_table.sclk_table.count].value =</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :                                 allowed_vdd_sclk_table-&gt;entries[i].clk;</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.sclk_table.dpm_levels[data-&gt;dpm_table.sclk_table.count].enabled = (i == 0) ? 1 : 0;</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.sclk_table.count++;</span></a>
<a name="814"><span class="lineNum">     814 </span>            :                 }</a>
<a name="815"><span class="lineNum">     815 </span>            :         }</a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span>            :         PP_ASSERT_WITH_CODE(allowed_vdd_mclk_table != NULL,</a>
<a name="818"><span class="lineNum">     818 </span>            :                 &quot;MCLK dependency table is missing. This table is mandatory&quot;, return -EINVAL);</a>
<a name="819"><span class="lineNum">     819 </span>            :         /* Initialize Mclk DPM table based on allow Mclk values */</a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         data-&gt;dpm_table.mclk_table.count = 0;</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_vdd_mclk_table-&gt;count; i++) {</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                 if (i == 0 || data-&gt;dpm_table.mclk_table.dpm_levels[data-&gt;dpm_table.mclk_table.count-1].value !=</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :                         allowed_vdd_mclk_table-&gt;entries[i].clk) {</span></a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mclk_table.dpm_levels[data-&gt;dpm_table.mclk_table.count].value =</span></a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :                                 allowed_vdd_mclk_table-&gt;entries[i].clk;</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mclk_table.dpm_levels[data-&gt;dpm_table.mclk_table.count].enabled = (i == 0) ? 1 : 0;</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mclk_table.count++;</span></a>
<a name="828"><span class="lineNum">     828 </span>            :                 }</a>
<a name="829"><span class="lineNum">     829 </span>            :         }</a>
<a name="830"><span class="lineNum">     830 </span>            : </a>
<a name="831"><span class="lineNum">     831 </span>            :         /* Initialize Vddc DPM table based on allow Vddc values.  And populate corresponding std values. */</a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_vdd_sclk_table-&gt;count; i++) {</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.vddc_table.dpm_levels[i].value = allowed_vdd_mclk_table-&gt;entries[i].v;</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.vddc_table.dpm_levels[i].param1 = std_voltage_table-&gt;entries[i].Leakage;</span></a>
<a name="835"><span class="lineNum">     835 </span>            :                 /* param1 is for corresponding std voltage */</a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.vddc_table.dpm_levels[i].enabled = true;</span></a>
<a name="837"><span class="lineNum">     837 </span>            :         }</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :         data-&gt;dpm_table.vddc_table.count = allowed_vdd_sclk_table-&gt;count;</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         allowed_vdd_mclk_table = hwmgr-&gt;dyn_state.vddci_dependency_on_mclk;</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :         if (NULL != allowed_vdd_mclk_table) {</span></a>
<a name="843"><span class="lineNum">     843 </span>            :                 /* Initialize Vddci DPM table based on allow Mclk values */</a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; allowed_vdd_mclk_table-&gt;count; i++) {</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.vddci_table.dpm_levels[i].value = allowed_vdd_mclk_table-&gt;entries[i].v;</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.vddci_table.dpm_levels[i].enabled = true;</span></a>
<a name="847"><span class="lineNum">     847 </span>            :                 }</a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.vddci_table.count = allowed_vdd_mclk_table-&gt;count;</span></a>
<a name="849"><span class="lineNum">     849 </span>            :         }</a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         allowed_vdd_mclk_table = hwmgr-&gt;dyn_state.mvdd_dependency_on_mclk;</span></a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         if (NULL != allowed_vdd_mclk_table) {</span></a>
<a name="854"><span class="lineNum">     854 </span>            :                 /*</a>
<a name="855"><span class="lineNum">     855 </span>            :                  * Initialize MVDD DPM table based on allow Mclk</a>
<a name="856"><span class="lineNum">     856 </span>            :                  * values</a>
<a name="857"><span class="lineNum">     857 </span>            :                  */</a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; allowed_vdd_mclk_table-&gt;count; i++) {</span></a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mvdd_table.dpm_levels[i].value = allowed_vdd_mclk_table-&gt;entries[i].v;</span></a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mvdd_table.dpm_levels[i].enabled = true;</span></a>
<a name="861"><span class="lineNum">     861 </span>            :                 }</a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 data-&gt;dpm_table.mvdd_table.count = allowed_vdd_mclk_table-&gt;count;</span></a>
<a name="863"><span class="lineNum">     863 </span>            :         }</a>
<a name="864"><span class="lineNum">     864 </span>            : </a>
<a name="865"><span class="lineNum">     865 </span>            :         return 0;</a>
<a name="866"><span class="lineNum">     866 </span>            : }</a>
<a name="867"><span class="lineNum">     867 </span>            : </a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 : static int smu7_setup_dpm_tables_v1(struct pp_hwmgr *hwmgr)</span></a>
<a name="869"><span class="lineNum">     869 </span>            : {</a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="872"><span class="lineNum">     872 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="873"><span class="lineNum">     873 </span>            :         uint32_t i;</a>
<a name="874"><span class="lineNum">     874 </span>            : </a>
<a name="875"><span class="lineNum">     875 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table;</a>
<a name="876"><span class="lineNum">     876 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table;</a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :         if (table_info == NULL)</span></a>
<a name="879"><span class="lineNum">     879 </span>            :                 return -EINVAL;</a>
<a name="880"><span class="lineNum">     880 </span>            : </a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :         dep_sclk_table = table_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :         dep_mclk_table = table_info-&gt;vdd_dep_on_mclk;</span></a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(dep_sclk_table != NULL,</span></a>
<a name="885"><span class="lineNum">     885 </span>            :                         &quot;SCLK dependency table is missing.&quot;,</a>
<a name="886"><span class="lineNum">     886 </span>            :                         return -EINVAL);</a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(dep_sclk_table-&gt;count &gt;= 1,</span></a>
<a name="888"><span class="lineNum">     888 </span>            :                         &quot;SCLK dependency table count is 0.&quot;,</a>
<a name="889"><span class="lineNum">     889 </span>            :                         return -EINVAL);</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(dep_mclk_table != NULL,</span></a>
<a name="892"><span class="lineNum">     892 </span>            :                         &quot;MCLK dependency table is missing.&quot;,</a>
<a name="893"><span class="lineNum">     893 </span>            :                         return -EINVAL);</a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(dep_mclk_table-&gt;count &gt;= 1,</span></a>
<a name="895"><span class="lineNum">     895 </span>            :                         &quot;MCLK dependency table count is 0&quot;,</a>
<a name="896"><span class="lineNum">     896 </span>            :                         return -EINVAL);</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            :         /* Initialize Sclk DPM table based on allow Sclk values */</a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :         data-&gt;dpm_table.sclk_table.count = 0;</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_sclk_table-&gt;count; i++) {</span></a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 if (i == 0 || data-&gt;dpm_table.sclk_table.dpm_levels[data-&gt;dpm_table.sclk_table.count - 1].value !=</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :                                                 dep_sclk_table-&gt;entries[i].clk) {</span></a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.sclk_table.dpm_levels[data-&gt;dpm_table.sclk_table.count].value =</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :                                         dep_sclk_table-&gt;entries[i].clk;</span></a>
<a name="906"><span class="lineNum">     906 </span>            : </a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.sclk_table.dpm_levels[data-&gt;dpm_table.sclk_table.count].enabled =</span></a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :                                         (i == 0) ? true : false;</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.sclk_table.count++;</span></a>
<a name="910"><span class="lineNum">     910 </span>            :                 }</a>
<a name="911"><span class="lineNum">     911 </span>            :         }</a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;platform_descriptor.overdriveLimit.engineClock == 0)</span></a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.overdriveLimit.engineClock = dep_sclk_table-&gt;entries[i-1].clk;</span></a>
<a name="914"><span class="lineNum">     914 </span>            :         /* Initialize Mclk DPM table based on allow Mclk values */</a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :         data-&gt;dpm_table.mclk_table.count = 0;</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_mclk_table-&gt;count; i++) {</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 if (i == 0 || data-&gt;dpm_table.mclk_table.dpm_levels</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                                 [data-&gt;dpm_table.mclk_table.count - 1].value !=</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :                                                 dep_mclk_table-&gt;entries[i].clk) {</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mclk_table.dpm_levels[data-&gt;dpm_table.mclk_table.count].value =</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :                                                         dep_mclk_table-&gt;entries[i].clk;</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mclk_table.dpm_levels[data-&gt;dpm_table.mclk_table.count].enabled =</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :                                                         (i == 0) ? true : false;</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         data-&gt;dpm_table.mclk_table.count++;</span></a>
<a name="925"><span class="lineNum">     925 </span>            :                 }</a>
<a name="926"><span class="lineNum">     926 </span>            :         }</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;platform_descriptor.overdriveLimit.memoryClock == 0)</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.overdriveLimit.memoryClock = dep_mclk_table-&gt;entries[i-1].clk;</span></a>
<a name="930"><span class="lineNum">     930 </span>            :         return 0;</a>
<a name="931"><span class="lineNum">     931 </span>            : }</a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 : static int smu7_odn_initial_default_setting(struct pp_hwmgr *hwmgr)</span></a>
<a name="934"><span class="lineNum">     934 </span>            : {</a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         struct smu7_odn_dpm_table *odn_table = &amp;(data-&gt;odn_dpm_table);</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="938"><span class="lineNum">     938 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="939"><span class="lineNum">     939 </span>            :         uint32_t i;</a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table;</a>
<a name="942"><span class="lineNum">     942 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table;</a>
<a name="943"><span class="lineNum">     943 </span>            :         struct phm_odn_performance_level *entries;</a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :         if (table_info == NULL)</span></a>
<a name="946"><span class="lineNum">     946 </span>            :                 return -EINVAL;</a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :         dep_sclk_table = table_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         dep_mclk_table = table_info-&gt;vdd_dep_on_mclk;</span></a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         odn_table-&gt;odn_core_clock_dpm_levels.num_of_pl =</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :                                                 data-&gt;golden_dpm_table.sclk_table.count;</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         entries = odn_table-&gt;odn_core_clock_dpm_levels.entries;</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         for (i=0; i&lt;data-&gt;golden_dpm_table.sclk_table.count; i++) {</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 entries[i].clock = data-&gt;golden_dpm_table.sclk_table.dpm_levels[i].value;</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :                 entries[i].enabled = true;</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 entries[i].vddc = dep_sclk_table-&gt;entries[i].vddc;</span></a>
<a name="958"><span class="lineNum">     958 </span>            :         }</a>
<a name="959"><span class="lineNum">     959 </span>            : </a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :         smu_get_voltage_dependency_table_ppt_v1(dep_sclk_table,</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 (struct phm_ppt_v1_clock_voltage_dependency_table *)&amp;(odn_table-&gt;vdd_dependency_on_sclk));</span></a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         odn_table-&gt;odn_memory_clock_dpm_levels.num_of_pl =</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :                                                 data-&gt;golden_dpm_table.mclk_table.count;</span></a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :         entries = odn_table-&gt;odn_memory_clock_dpm_levels.entries;</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         for (i=0; i&lt;data-&gt;golden_dpm_table.mclk_table.count; i++) {</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 entries[i].clock = data-&gt;golden_dpm_table.mclk_table.dpm_levels[i].value;</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 entries[i].enabled = true;</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 entries[i].vddc = dep_mclk_table-&gt;entries[i].vddc;</span></a>
<a name="970"><span class="lineNum">     970 </span>            :         }</a>
<a name="971"><span class="lineNum">     971 </span>            : </a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :         smu_get_voltage_dependency_table_ppt_v1(dep_mclk_table,</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 (struct phm_ppt_v1_clock_voltage_dependency_table *)&amp;(odn_table-&gt;vdd_dependency_on_mclk));</span></a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span>            :         return 0;</a>
<a name="976"><span class="lineNum">     976 </span>            : }</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 : static void smu7_setup_voltage_range_from_vbios(struct pp_hwmgr *hwmgr)</span></a>
<a name="979"><span class="lineNum">     979 </span>            : {</a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="981"><span class="lineNum">     981 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table;</a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="983"><span class="lineNum">     983 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :         uint32_t min_vddc = 0;</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 :         uint32_t max_vddc = 0;</span></a>
<a name="986"><span class="lineNum">     986 </span>            : </a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         if (!table_info)</span></a>
<a name="988"><span class="lineNum">     988 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="989"><span class="lineNum">     989 </span>            : </a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 :         dep_sclk_table = table_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :         atomctrl_get_voltage_range(hwmgr, &amp;max_vddc, &amp;min_vddc);</span></a>
<a name="993"><span class="lineNum">     993 </span>            : </a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :         if (min_vddc == 0 || min_vddc &gt; 2000</span></a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 || min_vddc &gt; dep_sclk_table-&gt;entries[0].vddc)</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 min_vddc = dep_sclk_table-&gt;entries[0].vddc;</span></a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         if (max_vddc == 0 || max_vddc &gt; 2000</span></a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 || max_vddc &lt; dep_sclk_table-&gt;entries[dep_sclk_table-&gt;count-1].vddc)</span></a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                 max_vddc = dep_sclk_table-&gt;entries[dep_sclk_table-&gt;count-1].vddc;</span></a>
<a name="1001"><span class="lineNum">    1001 </span>            : </a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         data-&gt;odn_dpm_table.min_vddc = min_vddc;</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         data-&gt;odn_dpm_table.max_vddc = max_vddc;</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            : }</a>
<a name="1005"><span class="lineNum">    1005 </span>            : </a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 : static void smu7_check_dpm_table_updated(struct pp_hwmgr *hwmgr)</span></a>
<a name="1007"><span class="lineNum">    1007 </span>            : {</a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         struct smu7_odn_dpm_table *odn_table = &amp;(data-&gt;odn_dpm_table);</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         uint32_t i;</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_table;</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *odn_dep_table;</a>
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         if (table_info == NULL)</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            :                 return;</a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; data-&gt;dpm_table.sclk_table.count; i++) {</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 if (odn_table-&gt;odn_core_clock_dpm_levels.entries[i].clock !=</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                                         data-&gt;dpm_table.sclk_table.dpm_levels[i].value) {</span></a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK;</span></a>
<a name="1024"><span class="lineNum">    1024 </span>            :                         break;</a>
<a name="1025"><span class="lineNum">    1025 </span>            :                 }</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         }</a>
<a name="1027"><span class="lineNum">    1027 </span>            : </a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; data-&gt;dpm_table.mclk_table.count; i++) {</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 if (odn_table-&gt;odn_memory_clock_dpm_levels.entries[i].clock !=</span></a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                                         data-&gt;dpm_table.mclk_table.dpm_levels[i].value) {</span></a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_MCLK;</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            :                         break;</a>
<a name="1033"><span class="lineNum">    1033 </span>            :                 }</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         }</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         dep_table = table_info-&gt;vdd_dep_on_mclk;</span></a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         odn_dep_table = (struct phm_ppt_v1_clock_voltage_dependency_table *)&amp;(odn_table-&gt;vdd_dependency_on_mclk);</span></a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_table-&gt;count; i++) {</span></a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                 if (dep_table-&gt;entries[i].vddc != odn_dep_table-&gt;entries[i].vddc) {</span></a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_VDDC | DPMTABLE_OD_UPDATE_MCLK;</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :                         return;</a>
<a name="1043"><span class="lineNum">    1043 </span>            :                 }</a>
<a name="1044"><span class="lineNum">    1044 </span>            :         }</a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         dep_table = table_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         odn_dep_table = (struct phm_ppt_v1_clock_voltage_dependency_table *)&amp;(odn_table-&gt;vdd_dependency_on_sclk);</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_table-&gt;count; i++) {</span></a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 if (dep_table-&gt;entries[i].vddc != odn_dep_table-&gt;entries[i].vddc) {</span></a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_VDDC | DPMTABLE_OD_UPDATE_SCLK;</span></a>
<a name="1051"><span class="lineNum">    1051 </span>            :                         return;</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                 }</a>
<a name="1053"><span class="lineNum">    1053 </span>            :         }</a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         if (data-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_VDDC) {</span></a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 data-&gt;need_update_smu7_dpm_table &amp;= ~DPMTABLE_OD_UPDATE_VDDC;</span></a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_OD_UPDATE_MCLK;</span></a>
<a name="1057"><span class="lineNum">    1057 </span>            :         }</a>
<a name="1058"><span class="lineNum">    1058 </span>            : }</a>
<a name="1059"><span class="lineNum">    1059 </span>            : </a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 : static int smu7_setup_default_dpm_tables(struct pp_hwmgr *hwmgr)</span></a>
<a name="1061"><span class="lineNum">    1061 </span>            : {</a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         smu7_reset_dpm_tables(hwmgr);</span></a>
<a name="1065"><span class="lineNum">    1065 </span>            : </a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 smu7_setup_dpm_tables_v1(hwmgr);</span></a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 smu7_setup_dpm_tables_v0(hwmgr);</span></a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         smu7_setup_default_pcie_table(hwmgr);</span></a>
<a name="1072"><span class="lineNum">    1072 </span>            : </a>
<a name="1073"><span class="lineNum">    1073 </span>            :         /* save a copy of the default DPM table */</a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         memcpy(&amp;(data-&gt;golden_dpm_table), &amp;(data-&gt;dpm_table),</span></a>
<a name="1075"><span class="lineNum">    1075 </span>            :                         sizeof(struct smu7_dpm_table));</a>
<a name="1076"><span class="lineNum">    1076 </span>            : </a>
<a name="1077"><span class="lineNum">    1077 </span>            :         /* initialize ODN table */</a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;od_enabled) {</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 if (data-&gt;odn_dpm_table.max_vddc) {</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                         smu7_check_dpm_table_updated(hwmgr);</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            :                 } else {</a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                         smu7_setup_voltage_range_from_vbios(hwmgr);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                         smu7_odn_initial_default_setting(hwmgr);</span></a>
<a name="1084"><span class="lineNum">    1084 </span>            :                 }</a>
<a name="1085"><span class="lineNum">    1085 </span>            :         }</a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1087"><span class="lineNum">    1087 </span>            : }</a>
<a name="1088"><span class="lineNum">    1088 </span>            : </a>
<a name="1089"><span class="lineNum">    1089 </span>            : static int smu7_enable_vrhot_gpio_interrupt(struct pp_hwmgr *hwmgr)</a>
<a name="1090"><span class="lineNum">    1090 </span>            : {</a>
<a name="1091"><span class="lineNum">    1091 </span>            : </a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            :                         PHM_PlatformCaps_RegulatorHot))</a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 return smum_send_msg_to_smc(hwmgr,</span></a>
<a name="1095"><span class="lineNum">    1095 </span>            :                                 PPSMC_MSG_EnableVRHotGPIOInterrupt,</a>
<a name="1096"><span class="lineNum">    1096 </span>            :                                 NULL);</a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span>            :         return 0;</a>
<a name="1099"><span class="lineNum">    1099 </span>            : }</a>
<a name="1100"><span class="lineNum">    1100 </span>            : </a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 : static int smu7_enable_sclk_control(struct pp_hwmgr *hwmgr)</span></a>
<a name="1102"><span class="lineNum">    1102 </span>            : {</a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, SCLK_PWRMGT_CNTL,</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            :                         SCLK_PWRMGT_OFF, 0);</a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            : }</a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            : static int smu7_enable_ulv(struct pp_hwmgr *hwmgr)</a>
<a name="1109"><span class="lineNum">    1109 </span>            : {</a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1111"><span class="lineNum">    1111 </span>            : </a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         if (data-&gt;ulv_supported)</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 return smum_send_msg_to_smc(hwmgr, PPSMC_MSG_EnableULV, NULL);</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            : </a>
<a name="1115"><span class="lineNum">    1115 </span>            :         return 0;</a>
<a name="1116"><span class="lineNum">    1116 </span>            : }</a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span>            : static int smu7_disable_ulv(struct pp_hwmgr *hwmgr)</a>
<a name="1119"><span class="lineNum">    1119 </span>            : {</a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1121"><span class="lineNum">    1121 </span>            : </a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :         if (data-&gt;ulv_supported)</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 return smum_send_msg_to_smc(hwmgr, PPSMC_MSG_DisableULV, NULL);</span></a>
<a name="1124"><span class="lineNum">    1124 </span>            : </a>
<a name="1125"><span class="lineNum">    1125 </span>            :         return 0;</a>
<a name="1126"><span class="lineNum">    1126 </span>            : }</a>
<a name="1127"><span class="lineNum">    1127 </span>            : </a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 : static int smu7_enable_deep_sleep_master_switch(struct pp_hwmgr *hwmgr)</span></a>
<a name="1129"><span class="lineNum">    1129 </span>            : {</a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1131"><span class="lineNum">    1131 </span>            :                         PHM_PlatformCaps_SclkDeepSleep)) {</a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 if (smum_send_msg_to_smc(hwmgr, PPSMC_MSG_MASTER_DeepSleep_ON, NULL))</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         PP_ASSERT_WITH_CODE(false,</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            :                                         &quot;Attempt to enable Master Deep Sleep switch failed!&quot;,</a>
<a name="1135"><span class="lineNum">    1135 </span>            :                                         return -EINVAL);</a>
<a name="1136"><span class="lineNum">    1136 </span>            :         } else {</a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                 if (smum_send_msg_to_smc(hwmgr,</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            :                                 PPSMC_MSG_MASTER_DeepSleep_OFF,</a>
<a name="1139"><span class="lineNum">    1139 </span>            :                                 NULL)) {</a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                         PP_ASSERT_WITH_CODE(false,</span></a>
<a name="1141"><span class="lineNum">    1141 </span>            :                                         &quot;Attempt to disable Master Deep Sleep switch failed!&quot;,</a>
<a name="1142"><span class="lineNum">    1142 </span>            :                                         return -EINVAL);</a>
<a name="1143"><span class="lineNum">    1143 </span>            :                 }</a>
<a name="1144"><span class="lineNum">    1144 </span>            :         }</a>
<a name="1145"><span class="lineNum">    1145 </span>            : </a>
<a name="1146"><span class="lineNum">    1146 </span>            :         return 0;</a>
<a name="1147"><span class="lineNum">    1147 </span>            : }</a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 : static int smu7_disable_deep_sleep_master_switch(struct pp_hwmgr *hwmgr)</span></a>
<a name="1150"><span class="lineNum">    1150 </span>            : {</a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1152"><span class="lineNum">    1152 </span>            :                         PHM_PlatformCaps_SclkDeepSleep)) {</a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 if (smum_send_msg_to_smc(hwmgr,</span></a>
<a name="1154"><span class="lineNum">    1154 </span>            :                                 PPSMC_MSG_MASTER_DeepSleep_OFF,</a>
<a name="1155"><span class="lineNum">    1155 </span>            :                                 NULL)) {</a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                         PP_ASSERT_WITH_CODE(false,</span></a>
<a name="1157"><span class="lineNum">    1157 </span>            :                                         &quot;Attempt to disable Master Deep Sleep switch failed!&quot;,</a>
<a name="1158"><span class="lineNum">    1158 </span>            :                                         return -EINVAL);</a>
<a name="1159"><span class="lineNum">    1159 </span>            :                 }</a>
<a name="1160"><span class="lineNum">    1160 </span>            :         }</a>
<a name="1161"><span class="lineNum">    1161 </span>            : </a>
<a name="1162"><span class="lineNum">    1162 </span>            :         return 0;</a>
<a name="1163"><span class="lineNum">    1163 </span>            : }</a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 : static int smu7_disable_sclk_vce_handshake(struct pp_hwmgr *hwmgr)</span></a>
<a name="1166"><span class="lineNum">    1166 </span>            : {</a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         uint32_t soft_register_value = 0;</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         uint32_t handshake_disables_offset = data-&gt;soft_regs_start</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                                 + smum_get_offsetof(hwmgr,</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            :                                         SMU_SoftRegisters, HandshakeDisables);</a>
<a name="1172"><span class="lineNum">    1172 </span>            : </a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         soft_register_value = cgs_read_ind_register(hwmgr-&gt;device,</span></a>
<a name="1174"><span class="lineNum">    1174 </span>            :                                 CGS_IND_REG__SMC, handshake_disables_offset);</a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         soft_register_value |= SMU7_VCE_SCLK_HANDSHAKE_DISABLE;</span></a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1177"><span class="lineNum">    1177 </span>            :                         handshake_disables_offset, soft_register_value);</a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            : }</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 : static int smu7_disable_handshake_uvd(struct pp_hwmgr *hwmgr)</span></a>
<a name="1182"><span class="lineNum">    1182 </span>            : {</a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         uint32_t soft_register_value = 0;</span></a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         uint32_t handshake_disables_offset = data-&gt;soft_regs_start</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                                 + smum_get_offsetof(hwmgr,</span></a>
<a name="1187"><span class="lineNum">    1187 </span>            :                                         SMU_SoftRegisters, HandshakeDisables);</a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         soft_register_value = cgs_read_ind_register(hwmgr-&gt;device,</span></a>
<a name="1190"><span class="lineNum">    1190 </span>            :                                 CGS_IND_REG__SMC, handshake_disables_offset);</a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         soft_register_value |= smum_get_mac_definition(hwmgr,</span></a>
<a name="1192"><span class="lineNum">    1192 </span>            :                                         SMU_UVD_MCLK_HANDSHAKE_DISABLE);</a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1194"><span class="lineNum">    1194 </span>            :                         handshake_disables_offset, soft_register_value);</a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            : }</a>
<a name="1197"><span class="lineNum">    1197 </span>            : </a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 : static int smu7_enable_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)</span></a>
<a name="1199"><span class="lineNum">    1199 </span>            : {</a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1201"><span class="lineNum">    1201 </span>            : </a>
<a name="1202"><span class="lineNum">    1202 </span>            :         /* enable SCLK dpm */</a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         if (!data-&gt;sclk_dpm_key_disabled) {</span></a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="1205"><span class="lineNum">    1205 </span>            :                     hwmgr-&gt;chip_id &lt;= CHIP_VEGAM)</a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                         smu7_disable_sclk_vce_handshake(hwmgr);</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(</span></a>
<a name="1209"><span class="lineNum">    1209 </span>            :                 (0 == smum_send_msg_to_smc(hwmgr, PPSMC_MSG_DPM_Enable, NULL)),</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 &quot;Failed to enable SCLK DPM during DPM Start Function!&quot;,</a>
<a name="1211"><span class="lineNum">    1211 </span>            :                 return -EINVAL);</a>
<a name="1212"><span class="lineNum">    1212 </span>            :         }</a>
<a name="1213"><span class="lineNum">    1213 </span>            : </a>
<a name="1214"><span class="lineNum">    1214 </span>            :         /* enable MCLK dpm */</a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         if (0 == data-&gt;mclk_dpm_key_disabled) {</span></a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 if (!(hwmgr-&gt;feature_mask &amp; PP_UVD_HANDSHAKE_MASK))</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                         smu7_disable_handshake_uvd(hwmgr);</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            :                                 (0 == smum_send_msg_to_smc(hwmgr,</a>
<a name="1221"><span class="lineNum">    1221 </span>            :                                                 PPSMC_MSG_MCLKDPM_Enable,</a>
<a name="1222"><span class="lineNum">    1222 </span>            :                                                 NULL)),</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                                 &quot;Failed to enable MCLK DPM during DPM Start Function!&quot;,</a>
<a name="1224"><span class="lineNum">    1224 </span>            :                                 return -EINVAL);</a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 if ((hwmgr-&gt;chip_family == AMDGPU_FAMILY_CI) ||</span></a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                     (hwmgr-&gt;chip_id == CHIP_POLARIS10) ||</span></a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                     (hwmgr-&gt;chip_id == CHIP_POLARIS11) ||</span></a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                     (hwmgr-&gt;chip_id == CHIP_POLARIS12) ||</span></a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                     (hwmgr-&gt;chip_id == CHIP_TONGA) ||</span></a>
<a name="1231"><span class="lineNum">    1231 </span>            :                     (hwmgr-&gt;chip_id == CHIP_TOPAZ))</a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                         PHM_WRITE_FIELD(hwmgr-&gt;device, MC_SEQ_CNTL_3, CAC_EN, 0x1);</span></a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span>            : </a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;chip_family == AMDGPU_FAMILY_CI) {</span></a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, 0xc0400d30, 0x5);</span></a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, 0xc0400d3c, 0x5);</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, 0xc0400d80, 0x100005);</span></a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                         udelay(10);</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, 0xc0400d30, 0x400005);</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, 0xc0400d3c, 0x400005);</span></a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, 0xc0400d80, 0x500005);</span></a>
<a name="1243"><span class="lineNum">    1243 </span>            :                 } else {</a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_MC0_CNTL, 0x5);</span></a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_MC1_CNTL, 0x5);</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_CPL_CNTL, 0x100005);</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                         udelay(10);</span></a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                         if (hwmgr-&gt;chip_id == CHIP_VEGAM) {</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_MC0_CNTL, 0x400009);</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_MC1_CNTL, 0x400009);</span></a>
<a name="1251"><span class="lineNum">    1251 </span>            :                         } else {</a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_MC0_CNTL, 0x400005);</span></a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_MC1_CNTL, 0x400005);</span></a>
<a name="1254"><span class="lineNum">    1254 </span>            :                         }</a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixLCAC_CPL_CNTL, 0x500005);</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            :                 }</a>
<a name="1257"><span class="lineNum">    1257 </span>            :         }</a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span>            :         return 0;</a>
<a name="1260"><span class="lineNum">    1260 </span>            : }</a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 : static int smu7_start_dpm(struct pp_hwmgr *hwmgr)</span></a>
<a name="1263"><span class="lineNum">    1263 </span>            : {</a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span>            :         /*enable general power management */</a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, GENERAL_PWRMGT,</span></a>
<a name="1269"><span class="lineNum">    1269 </span>            :                         GLOBAL_PWRMGT_EN, 1);</a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span>            :         /* enable sclk deep sleep */</a>
<a name="1272"><span class="lineNum">    1272 </span>            : </a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, SCLK_PWRMGT_CNTL,</span></a>
<a name="1274"><span class="lineNum">    1274 </span>            :                         DYNAMIC_PM_EN, 1);</a>
<a name="1275"><span class="lineNum">    1275 </span>            : </a>
<a name="1276"><span class="lineNum">    1276 </span>            :         /* prepare for PCIE DPM */</a>
<a name="1277"><span class="lineNum">    1277 </span>            : </a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1279"><span class="lineNum">    1279 </span>            :                         data-&gt;soft_regs_start +</a>
<a name="1280"><span class="lineNum">    1280 </span>            :                         smum_get_offsetof(hwmgr, SMU_SoftRegisters,</a>
<a name="1281"><span class="lineNum">    1281 </span>            :                                                 VoltageChangeTimeout), 0x1000);</a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__PCIE,</span></a>
<a name="1283"><span class="lineNum">    1283 </span>            :                         SWRST_COMMAND_1, RESETLC, 0x0);</a>
<a name="1284"><span class="lineNum">    1284 </span>            : </a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_family == AMDGPU_FAMILY_CI)</span></a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                 cgs_write_register(hwmgr-&gt;device, 0x1488,</span></a>
<a name="1287"><span class="lineNum">    1287 </span>            :                         (cgs_read_register(hwmgr-&gt;device, 0x1488) &amp; ~0x1));</a>
<a name="1288"><span class="lineNum">    1288 </span>            : </a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         if (smu7_enable_sclk_mclk_dpm(hwmgr)) {</span></a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                 pr_err(&quot;Failed to enable Sclk DPM and Mclk DPM!&quot;);</span></a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="1292"><span class="lineNum">    1292 </span>            :         }</a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span>            :         /* enable PCIE dpm */</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         if (0 == data-&gt;pcie_dpm_key_disabled) {</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(</span></a>
<a name="1297"><span class="lineNum">    1297 </span>            :                                 (0 == smum_send_msg_to_smc(hwmgr,</a>
<a name="1298"><span class="lineNum">    1298 </span>            :                                                 PPSMC_MSG_PCIeDPM_Enable,</a>
<a name="1299"><span class="lineNum">    1299 </span>            :                                                 NULL)),</a>
<a name="1300"><span class="lineNum">    1300 </span>            :                                 &quot;Failed to enable pcie DPM during DPM Start Function!&quot;,</a>
<a name="1301"><span class="lineNum">    1301 </span>            :                                 return -EINVAL);</a>
<a name="1302"><span class="lineNum">    1302 </span>            :         } else {</a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(</span></a>
<a name="1304"><span class="lineNum">    1304 </span>            :                                 (0 == smum_send_msg_to_smc(hwmgr,</a>
<a name="1305"><span class="lineNum">    1305 </span>            :                                                 PPSMC_MSG_PCIeDPM_Disable,</a>
<a name="1306"><span class="lineNum">    1306 </span>            :                                                 NULL)),</a>
<a name="1307"><span class="lineNum">    1307 </span>            :                                 &quot;Failed to disable pcie DPM during DPM Start Function!&quot;,</a>
<a name="1308"><span class="lineNum">    1308 </span>            :                                 return -EINVAL);</a>
<a name="1309"><span class="lineNum">    1309 </span>            :         }</a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1312"><span class="lineNum">    1312 </span>            :                                 PHM_PlatformCaps_Falcon_QuickTransition)) {</a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == smum_send_msg_to_smc(hwmgr,</span></a>
<a name="1314"><span class="lineNum">    1314 </span>            :                                 PPSMC_MSG_EnableACDCGPIOInterrupt,</a>
<a name="1315"><span class="lineNum">    1315 </span>            :                                 NULL)),</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                                 &quot;Failed to enable AC DC GPIO Interrupt!&quot;,</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                                 );</a>
<a name="1318"><span class="lineNum">    1318 </span>            :         }</a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span>            :         return 0;</a>
<a name="1321"><span class="lineNum">    1321 </span>            : }</a>
<a name="1322"><span class="lineNum">    1322 </span>            : </a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 : static int smu7_disable_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)</span></a>
<a name="1324"><span class="lineNum">    1324 </span>            : {</a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1326"><span class="lineNum">    1326 </span>            : </a>
<a name="1327"><span class="lineNum">    1327 </span>            :         /* disable SCLK dpm */</a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         if (!data-&gt;sclk_dpm_key_disabled) {</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="1330"><span class="lineNum">    1330 </span>            :                                 &quot;Trying to disable SCLK DPM when DPM is disabled&quot;,</a>
<a name="1331"><span class="lineNum">    1331 </span>            :                                 return 0);</a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_DPM_Disable, NULL);</span></a>
<a name="1333"><span class="lineNum">    1333 </span>            :         }</a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span>            :         /* disable MCLK dpm */</a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         if (!data-&gt;mclk_dpm_key_disabled) {</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="1338"><span class="lineNum">    1338 </span>            :                                 &quot;Trying to disable MCLK DPM when DPM is disabled&quot;,</a>
<a name="1339"><span class="lineNum">    1339 </span>            :                                 return 0);</a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_Disable, NULL);</span></a>
<a name="1341"><span class="lineNum">    1341 </span>            :         }</a>
<a name="1342"><span class="lineNum">    1342 </span>            : </a>
<a name="1343"><span class="lineNum">    1343 </span>            :         return 0;</a>
<a name="1344"><span class="lineNum">    1344 </span>            : }</a>
<a name="1345"><span class="lineNum">    1345 </span>            : </a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 : static int smu7_stop_dpm(struct pp_hwmgr *hwmgr)</span></a>
<a name="1347"><span class="lineNum">    1347 </span>            : {</a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            : </a>
<a name="1350"><span class="lineNum">    1350 </span>            :         /* disable general power management */</a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, GENERAL_PWRMGT,</span></a>
<a name="1352"><span class="lineNum">    1352 </span>            :                         GLOBAL_PWRMGT_EN, 0);</a>
<a name="1353"><span class="lineNum">    1353 </span>            :         /* disable sclk deep sleep */</a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, SCLK_PWRMGT_CNTL,</span></a>
<a name="1355"><span class="lineNum">    1355 </span>            :                         DYNAMIC_PM_EN, 0);</a>
<a name="1356"><span class="lineNum">    1356 </span>            : </a>
<a name="1357"><span class="lineNum">    1357 </span>            :         /* disable PCIE dpm */</a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         if (!data-&gt;pcie_dpm_key_disabled) {</span></a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(</span></a>
<a name="1360"><span class="lineNum">    1360 </span>            :                                 (smum_send_msg_to_smc(hwmgr,</a>
<a name="1361"><span class="lineNum">    1361 </span>            :                                                 PPSMC_MSG_PCIeDPM_Disable,</a>
<a name="1362"><span class="lineNum">    1362 </span>            :                                                 NULL) == 0),</a>
<a name="1363"><span class="lineNum">    1363 </span>            :                                 &quot;Failed to disable pcie DPM during DPM Stop Function!&quot;,</a>
<a name="1364"><span class="lineNum">    1364 </span>            :                                 return -EINVAL);</a>
<a name="1365"><span class="lineNum">    1365 </span>            :         }</a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         smu7_disable_sclk_mclk_dpm(hwmgr);</span></a>
<a name="1368"><span class="lineNum">    1368 </span>            : </a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="1370"><span class="lineNum">    1370 </span>            :                         &quot;Trying to disable voltage DPM when DPM is disabled&quot;,</a>
<a name="1371"><span class="lineNum">    1371 </span>            :                         return 0);</a>
<a name="1372"><span class="lineNum">    1372 </span>            : </a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         smum_send_msg_to_smc(hwmgr, PPSMC_MSG_Voltage_Cntl_Disable, NULL);</span></a>
<a name="1374"><span class="lineNum">    1374 </span>            : </a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1376"><span class="lineNum">    1376 </span>            : }</a>
<a name="1377"><span class="lineNum">    1377 </span>            : </a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineNoCov">          0 : static void smu7_set_dpm_event_sources(struct pp_hwmgr *hwmgr, uint32_t sources)</span></a>
<a name="1379"><span class="lineNum">    1379 </span>            : {</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         bool protection;</a>
<a name="1381"><span class="lineNum">    1381 </span>            :         enum DPM_EVENT_SRC src;</a>
<a name="1382"><span class="lineNum">    1382 </span>            : </a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         switch (sources) {</span></a>
<a name="1384"><span class="lineNum">    1384 </span>            :         default:</a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                 pr_err(&quot;Unknown throttling event sources.&quot;);</span></a>
<a name="1386"><span class="lineNum">    1386 </span>            :                 fallthrough;</a>
<a name="1387"><span class="lineNum">    1387 </span>            :         case 0:</a>
<a name="1388"><span class="lineNum">    1388 </span>            :                 protection = false;</a>
<a name="1389"><span class="lineNum">    1389 </span>            :                 /* src is unused */</a>
<a name="1390"><span class="lineNum">    1390 </span>            :                 break;</a>
<a name="1391"><span class="lineNum">    1391 </span>            :         case (1 &lt;&lt; PHM_AutoThrottleSource_Thermal):</a>
<a name="1392"><span class="lineNum">    1392 </span>            :                 protection = true;</a>
<a name="1393"><span class="lineNum">    1393 </span>            :                 src = DPM_EVENT_SRC_DIGITAL;</a>
<a name="1394"><span class="lineNum">    1394 </span>            :                 break;</a>
<a name="1395"><span class="lineNum">    1395 </span>            :         case (1 &lt;&lt; PHM_AutoThrottleSource_External):</a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 protection = true;</span></a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                 src = DPM_EVENT_SRC_EXTERNAL;</span></a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1399"><span class="lineNum">    1399 </span>            :         case (1 &lt;&lt; PHM_AutoThrottleSource_External) |</a>
<a name="1400"><span class="lineNum">    1400 </span>            :                         (1 &lt;&lt; PHM_AutoThrottleSource_Thermal):</a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                 protection = true;</span></a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                 src = DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL;</span></a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1404"><span class="lineNum">    1404 </span>            :         }</a>
<a name="1405"><span class="lineNum">    1405 </span>            :         /* Order matters - don't enable thermal protection for the wrong source. */</a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         if (protection) {</span></a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                 PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, CG_THERMAL_CTRL,</span></a>
<a name="1408"><span class="lineNum">    1408 </span>            :                                 DPM_EVENT_SRC, src);</a>
<a name="1409"><span class="lineNum">    1409 </span><span class="lineNoCov">          0 :                 PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, GENERAL_PWRMGT,</span></a>
<a name="1410"><span class="lineNum">    1410 </span>            :                                 THERMAL_PROTECTION_DIS,</a>
<a name="1411"><span class="lineNum">    1411 </span>            :                                 !phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</a>
<a name="1412"><span class="lineNum">    1412 </span>            :                                                 PHM_PlatformCaps_ThermalController));</a>
<a name="1413"><span class="lineNum">    1413 </span>            :         } else</a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 :                 PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC, GENERAL_PWRMGT,</span></a>
<a name="1415"><span class="lineNum">    1415 </span>            :                                 THERMAL_PROTECTION_DIS, 1);</a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1417"><span class="lineNum">    1417 </span>            : </a>
<a name="1418"><span class="lineNum">    1418 </span>            : static int smu7_enable_auto_throttle_source(struct pp_hwmgr *hwmgr,</a>
<a name="1419"><span class="lineNum">    1419 </span>            :                 PHM_AutoThrottleSource source)</a>
<a name="1420"><span class="lineNum">    1420 </span>            : {</a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1422"><span class="lineNum">    1422 </span>            : </a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         if (!(data-&gt;active_auto_throttle_sources &amp; (1 &lt;&lt; source))) {</span></a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                 data-&gt;active_auto_throttle_sources |= 1 &lt;&lt; source;</span></a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 smu7_set_dpm_event_sources(hwmgr, data-&gt;active_auto_throttle_sources);</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            :         }</a>
<a name="1427"><span class="lineNum">    1427 </span>            :         return 0;</a>
<a name="1428"><span class="lineNum">    1428 </span>            : }</a>
<a name="1429"><span class="lineNum">    1429 </span>            : </a>
<a name="1430"><span class="lineNum">    1430 </span>            : static int smu7_enable_thermal_auto_throttle(struct pp_hwmgr *hwmgr)</a>
<a name="1431"><span class="lineNum">    1431 </span>            : {</a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         return smu7_enable_auto_throttle_source(hwmgr, PHM_AutoThrottleSource_Thermal);</span></a>
<a name="1433"><span class="lineNum">    1433 </span>            : }</a>
<a name="1434"><span class="lineNum">    1434 </span>            : </a>
<a name="1435"><span class="lineNum">    1435 </span>            : static int smu7_disable_auto_throttle_source(struct pp_hwmgr *hwmgr,</a>
<a name="1436"><span class="lineNum">    1436 </span>            :                 PHM_AutoThrottleSource source)</a>
<a name="1437"><span class="lineNum">    1437 </span>            : {</a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            : </a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineNoCov">          0 :         if (data-&gt;active_auto_throttle_sources &amp; (1 &lt;&lt; source)) {</span></a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 data-&gt;active_auto_throttle_sources &amp;= ~(1 &lt;&lt; source);</span></a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 smu7_set_dpm_event_sources(hwmgr, data-&gt;active_auto_throttle_sources);</span></a>
<a name="1443"><span class="lineNum">    1443 </span>            :         }</a>
<a name="1444"><span class="lineNum">    1444 </span>            :         return 0;</a>
<a name="1445"><span class="lineNum">    1445 </span>            : }</a>
<a name="1446"><span class="lineNum">    1446 </span>            : </a>
<a name="1447"><span class="lineNum">    1447 </span>            : static int smu7_disable_thermal_auto_throttle(struct pp_hwmgr *hwmgr)</a>
<a name="1448"><span class="lineNum">    1448 </span>            : {</a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :         return smu7_disable_auto_throttle_source(hwmgr, PHM_AutoThrottleSource_Thermal);</span></a>
<a name="1450"><span class="lineNum">    1450 </span>            : }</a>
<a name="1451"><span class="lineNum">    1451 </span>            : </a>
<a name="1452"><span class="lineNum">    1452 </span>            : static int smu7_pcie_performance_request(struct pp_hwmgr *hwmgr)</a>
<a name="1453"><span class="lineNum">    1453 </span>            : {</a>
<a name="1454"><span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         data-&gt;pcie_performance_request = true;</span></a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span>            :         return 0;</a>
<a name="1458"><span class="lineNum">    1458 </span>            : }</a>
<a name="1459"><span class="lineNum">    1459 </span>            : </a>
<a name="1460"><span class="lineNum">    1460 </span>            : static int smu7_program_edc_didt_registers(struct pp_hwmgr *hwmgr,</a>
<a name="1461"><span class="lineNum">    1461 </span>            :                                            uint32_t *cac_config_regs,</a>
<a name="1462"><span class="lineNum">    1462 </span>            :                                            AtomCtrl_EDCLeakgeTable *edc_leakage_table)</a>
<a name="1463"><span class="lineNum">    1463 </span>            : {</a>
<a name="1464"><span class="lineNum">    1464 </span>            :         uint32_t data, i = 0;</a>
<a name="1465"><span class="lineNum">    1465 </span>            : </a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :         while (cac_config_regs[i] != 0xFFFFFFFF) {</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 data = edc_leakage_table-&gt;DIDT_REG[i];</span></a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                 cgs_write_ind_register(hwmgr-&gt;device,</span></a>
<a name="1469"><span class="lineNum">    1469 </span>            :                                        CGS_IND_REG__DIDT,</a>
<a name="1470"><span class="lineNum">    1470 </span>            :                                        cac_config_regs[i],</a>
<a name="1471"><span class="lineNum">    1471 </span>            :                                        data);</a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                 i++;</span></a>
<a name="1473"><span class="lineNum">    1473 </span>            :         }</a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span>            :         return 0;</a>
<a name="1476"><span class="lineNum">    1476 </span>            : }</a>
<a name="1477"><span class="lineNum">    1477 </span>            : </a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineNoCov">          0 : static int smu7_populate_edc_leakage_registers(struct pp_hwmgr *hwmgr)</span></a>
<a name="1479"><span class="lineNum">    1479 </span>            : {</a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="1482"><span class="lineNum">    1482 </span>            : </a>
<a name="1483"><span class="lineNum">    1483 </span><span class="lineNoCov">          0 :         if (!data-&gt;disable_edc_leakage_controller &amp;&amp;</span></a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineNoCov">          0 :             data-&gt;edc_hilo_leakage_offset_from_vbios.usEdcDidtLoDpm7TableOffset &amp;&amp;</span></a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineNoCov">          0 :             data-&gt;edc_hilo_leakage_offset_from_vbios.usEdcDidtHiDpm7TableOffset) {</span></a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 ret = smu7_program_edc_didt_registers(hwmgr,</span></a>
<a name="1487"><span class="lineNum">    1487 </span>            :                                                       DIDTEDCConfig_P12,</a>
<a name="1488"><span class="lineNum">    1488 </span>            :                                                       &amp;data-&gt;edc_leakage_table);</a>
<a name="1489"><span class="lineNum">    1489 </span>            :                 if (ret)</a>
<a name="1490"><span class="lineNum">    1490 </span>            :                         return ret;</a>
<a name="1491"><span class="lineNum">    1491 </span>            : </a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 ret = smum_send_msg_to_smc(hwmgr,</span></a>
<a name="1493"><span class="lineNum">    1493 </span>            :                                            (PPSMC_Msg)PPSMC_MSG_EnableEDCController,</a>
<a name="1494"><span class="lineNum">    1494 </span>            :                                            NULL);</a>
<a name="1495"><span class="lineNum">    1495 </span>            :         } else {</a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 ret = smum_send_msg_to_smc(hwmgr,</span></a>
<a name="1497"><span class="lineNum">    1497 </span>            :                                            (PPSMC_Msg)PPSMC_MSG_DisableEDCController,</a>
<a name="1498"><span class="lineNum">    1498 </span>            :                                            NULL);</a>
<a name="1499"><span class="lineNum">    1499 </span>            :         }</a>
<a name="1500"><span class="lineNum">    1500 </span>            : </a>
<a name="1501"><span class="lineNum">    1501 </span>            :         return ret;</a>
<a name="1502"><span class="lineNum">    1502 </span>            : }</a>
<a name="1503"><span class="lineNum">    1503 </span>            : </a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 : static int smu7_enable_dpm_tasks(struct pp_hwmgr *hwmgr)</span></a>
<a name="1505"><span class="lineNum">    1505 </span>            : {</a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         int tmp_result = 0;</span></a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="1508"><span class="lineNum">    1508 </span>            : </a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         if (smu7_voltage_control(hwmgr)) {</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_enable_voltage_control(hwmgr);</span></a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(tmp_result == 0,</span></a>
<a name="1512"><span class="lineNum">    1512 </span>            :                                 &quot;Failed to enable voltage control!&quot;,</a>
<a name="1513"><span class="lineNum">    1513 </span>            :                                 result = tmp_result);</a>
<a name="1514"><span class="lineNum">    1514 </span>            : </a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_construct_voltage_tables(hwmgr);</span></a>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1517"><span class="lineNum">    1517 </span>            :                                 &quot;Failed to construct voltage tables!&quot;,</a>
<a name="1518"><span class="lineNum">    1518 </span>            :                                 result = tmp_result);</a>
<a name="1519"><span class="lineNum">    1519 </span>            :         }</a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         smum_initialize_mc_reg_table(hwmgr);</span></a>
<a name="1521"><span class="lineNum">    1521 </span>            : </a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1523"><span class="lineNum">    1523 </span>            :                         PHM_PlatformCaps_EngineSpreadSpectrumSupport))</a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1525"><span class="lineNum">    1525 </span>            :                                 GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, 1);</a>
<a name="1526"><span class="lineNum">    1526 </span>            : </a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            :                         PHM_PlatformCaps_ThermalController))</a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                 PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1530"><span class="lineNum">    1530 </span>            :                                 GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, 0);</a>
<a name="1531"><span class="lineNum">    1531 </span>            : </a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         tmp_result = smu7_program_static_screen_threshold_parameters(hwmgr);</span></a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1534"><span class="lineNum">    1534 </span>            :                         &quot;Failed to program static screen threshold parameters!&quot;,</a>
<a name="1535"><span class="lineNum">    1535 </span>            :                         result = tmp_result);</a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_display_gap(hwmgr);</span></a>
<a name="1538"><span class="lineNum">    1538 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1539"><span class="lineNum">    1539 </span>            :                         &quot;Failed to enable display gap!&quot;, result = tmp_result);</a>
<a name="1540"><span class="lineNum">    1540 </span>            : </a>
<a name="1541"><span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         tmp_result = smu7_program_voting_clients(hwmgr);</span></a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1543"><span class="lineNum">    1543 </span>            :                         &quot;Failed to program voting clients!&quot;, result = tmp_result);</a>
<a name="1544"><span class="lineNum">    1544 </span>            : </a>
<a name="1545"><span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         tmp_result = smum_process_firmware_header(hwmgr);</span></a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1547"><span class="lineNum">    1547 </span>            :                         &quot;Failed to process firmware header!&quot;, result = tmp_result);</a>
<a name="1548"><span class="lineNum">    1548 </span>            : </a>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id != CHIP_VEGAM) {</span></a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_initial_switch_from_arbf0_to_f1(hwmgr);</span></a>
<a name="1551"><span class="lineNum">    1551 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1552"><span class="lineNum">    1552 </span>            :                                 &quot;Failed to initialize switch from ArbF0 to F1!&quot;,</a>
<a name="1553"><span class="lineNum">    1553 </span>            :                                 result = tmp_result);</a>
<a name="1554"><span class="lineNum">    1554 </span>            :         }</a>
<a name="1555"><span class="lineNum">    1555 </span>            : </a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         result = smu7_setup_default_dpm_tables(hwmgr);</span></a>
<a name="1557"><span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(0 == result,</span></a>
<a name="1558"><span class="lineNum">    1558 </span>            :                         &quot;Failed to setup default DPM tables!&quot;, return result);</a>
<a name="1559"><span class="lineNum">    1559 </span>            : </a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         tmp_result = smum_init_smc_table(hwmgr);</span></a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1562"><span class="lineNum">    1562 </span>            :                         &quot;Failed to initialize SMC table!&quot;, result = tmp_result);</a>
<a name="1563"><span class="lineNum">    1563 </span>            : </a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_vrhot_gpio_interrupt(hwmgr);</span></a>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1566"><span class="lineNum">    1566 </span>            :                         &quot;Failed to enable VR hot GPIO interrupt!&quot;, result = tmp_result);</a>
<a name="1567"><span class="lineNum">    1567 </span>            : </a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :             hwmgr-&gt;chip_id &lt;= CHIP_VEGAM) {</a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_notify_has_display(hwmgr);</span></a>
<a name="1571"><span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1572"><span class="lineNum">    1572 </span>            :                                 &quot;Failed to enable display setting!&quot;, result = tmp_result);</a>
<a name="1573"><span class="lineNum">    1573 </span>            :         } else {</a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, (PPSMC_Msg)PPSMC_NoDisplay, NULL);</span></a>
<a name="1575"><span class="lineNum">    1575 </span>            :         }</a>
<a name="1576"><span class="lineNum">    1576 </span>            : </a>
<a name="1577"><span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="1578"><span class="lineNum">    1578 </span>            :             hwmgr-&gt;chip_id &lt;= CHIP_VEGAM) {</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_populate_edc_leakage_registers(hwmgr);</span></a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1581"><span class="lineNum">    1581 </span>            :                                 &quot;Failed to populate edc leakage registers!&quot;, result = tmp_result);</a>
<a name="1582"><span class="lineNum">    1582 </span>            :         }</a>
<a name="1583"><span class="lineNum">    1583 </span>            : </a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_sclk_control(hwmgr);</span></a>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1586"><span class="lineNum">    1586 </span>            :                         &quot;Failed to enable SCLK control!&quot;, result = tmp_result);</a>
<a name="1587"><span class="lineNum">    1587 </span>            : </a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_smc_voltage_controller(hwmgr);</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1590"><span class="lineNum">    1590 </span>            :                         &quot;Failed to enable voltage control!&quot;, result = tmp_result);</a>
<a name="1591"><span class="lineNum">    1591 </span>            : </a>
<a name="1592"><span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_ulv(hwmgr);</span></a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1594"><span class="lineNum">    1594 </span>            :                         &quot;Failed to enable ULV!&quot;, result = tmp_result);</a>
<a name="1595"><span class="lineNum">    1595 </span>            : </a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_deep_sleep_master_switch(hwmgr);</span></a>
<a name="1597"><span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1598"><span class="lineNum">    1598 </span>            :                         &quot;Failed to enable deep sleep master switch!&quot;, result = tmp_result);</a>
<a name="1599"><span class="lineNum">    1599 </span>            : </a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_didt_config(hwmgr);</span></a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1602"><span class="lineNum">    1602 </span>            :                         &quot;Failed to enable deep sleep master switch!&quot;, result = tmp_result);</a>
<a name="1603"><span class="lineNum">    1603 </span>            : </a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :         tmp_result = smu7_start_dpm(hwmgr);</span></a>
<a name="1605"><span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1606"><span class="lineNum">    1606 </span>            :                         &quot;Failed to start DPM!&quot;, result = tmp_result);</a>
<a name="1607"><span class="lineNum">    1607 </span>            : </a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_smc_cac(hwmgr);</span></a>
<a name="1609"><span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1610"><span class="lineNum">    1610 </span>            :                         &quot;Failed to enable SMC CAC!&quot;, result = tmp_result);</a>
<a name="1611"><span class="lineNum">    1611 </span>            : </a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_power_containment(hwmgr);</span></a>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1614"><span class="lineNum">    1614 </span>            :                         &quot;Failed to enable power containment!&quot;, result = tmp_result);</a>
<a name="1615"><span class="lineNum">    1615 </span>            : </a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         tmp_result = smu7_power_control_set_level(hwmgr);</span></a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            :                         &quot;Failed to power control set level!&quot;, result = tmp_result);</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_thermal_auto_throttle(hwmgr);</span></a>
<a name="1621"><span class="lineNum">    1621 </span>            :         PP_ASSERT_WITH_CODE((0 == tmp_result),</a>
<a name="1622"><span class="lineNum">    1622 </span>            :                         &quot;Failed to enable thermal auto throttle!&quot;, result = tmp_result);</a>
<a name="1623"><span class="lineNum">    1623 </span>            : </a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         tmp_result = smu7_pcie_performance_request(hwmgr);</span></a>
<a name="1625"><span class="lineNum">    1625 </span>            :         PP_ASSERT_WITH_CODE((0 == tmp_result),</a>
<a name="1626"><span class="lineNum">    1626 </span>            :                         &quot;pcie performance request failed!&quot;, result = tmp_result);</a>
<a name="1627"><span class="lineNum">    1627 </span>            : </a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            : }</a>
<a name="1630"><span class="lineNum">    1630 </span>            : </a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 : static int smu7_avfs_control(struct pp_hwmgr *hwmgr, bool enable)</span></a>
<a name="1632"><span class="lineNum">    1632 </span>            : {</a>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         if (!hwmgr-&gt;avfs_supported)</span></a>
<a name="1634"><span class="lineNum">    1634 </span>            :                 return 0;</a>
<a name="1635"><span class="lineNum">    1635 </span>            : </a>
<a name="1636"><span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="1637"><span class="lineNum">    1637 </span><span class="lineNoCov">          0 :                 if (!PHM_READ_VFPF_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="1638"><span class="lineNum">    1638 </span>            :                                 CGS_IND_REG__SMC, FEATURE_STATUS, AVS_ON)) {</a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :                         PP_ASSERT_WITH_CODE(!smum_send_msg_to_smc(</span></a>
<a name="1640"><span class="lineNum">    1640 </span>            :                                         hwmgr, PPSMC_MSG_EnableAvfs, NULL),</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                                         &quot;Failed to enable AVFS!&quot;,</a>
<a name="1642"><span class="lineNum">    1642 </span>            :                                         return -EINVAL);</a>
<a name="1643"><span class="lineNum">    1643 </span>            :                 }</a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         } else if (PHM_READ_VFPF_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="1645"><span class="lineNum">    1645 </span>            :                         CGS_IND_REG__SMC, FEATURE_STATUS, AVS_ON)) {</a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(!smum_send_msg_to_smc(</span></a>
<a name="1647"><span class="lineNum">    1647 </span>            :                                 hwmgr, PPSMC_MSG_DisableAvfs, NULL),</a>
<a name="1648"><span class="lineNum">    1648 </span>            :                                 &quot;Failed to disable AVFS!&quot;,</a>
<a name="1649"><span class="lineNum">    1649 </span>            :                                 return -EINVAL);</a>
<a name="1650"><span class="lineNum">    1650 </span>            :         }</a>
<a name="1651"><span class="lineNum">    1651 </span>            : </a>
<a name="1652"><span class="lineNum">    1652 </span>            :         return 0;</a>
<a name="1653"><span class="lineNum">    1653 </span>            : }</a>
<a name="1654"><span class="lineNum">    1654 </span>            : </a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 : static int smu7_update_avfs(struct pp_hwmgr *hwmgr)</span></a>
<a name="1656"><span class="lineNum">    1656 </span>            : {</a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1658"><span class="lineNum">    1658 </span>            : </a>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         if (!hwmgr-&gt;avfs_supported)</span></a>
<a name="1660"><span class="lineNum">    1660 </span>            :                 return 0;</a>
<a name="1661"><span class="lineNum">    1661 </span>            : </a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         if (data-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_VDDC) {</span></a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 smu7_avfs_control(hwmgr, false);</span></a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         } else if (data-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_SCLK) {</span></a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :                 smu7_avfs_control(hwmgr, false);</span></a>
<a name="1666"><span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 smu7_avfs_control(hwmgr, true);</span></a>
<a name="1667"><span class="lineNum">    1667 </span>            :         } else {</a>
<a name="1668"><span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 smu7_avfs_control(hwmgr, true);</span></a>
<a name="1669"><span class="lineNum">    1669 </span>            :         }</a>
<a name="1670"><span class="lineNum">    1670 </span>            : </a>
<a name="1671"><span class="lineNum">    1671 </span>            :         return 0;</a>
<a name="1672"><span class="lineNum">    1672 </span>            : }</a>
<a name="1673"><span class="lineNum">    1673 </span>            : </a>
<a name="1674"><span class="lineNum">    1674 </span><span class="lineNoCov">          0 : static int smu7_disable_dpm_tasks(struct pp_hwmgr *hwmgr)</span></a>
<a name="1675"><span class="lineNum">    1675 </span>            : {</a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         int tmp_result, result = 0;</span></a>
<a name="1677"><span class="lineNum">    1677 </span>            : </a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1679"><span class="lineNum">    1679 </span>            :                         PHM_PlatformCaps_ThermalController))</a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1681"><span class="lineNum">    1681 </span>            :                                 GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, 1);</a>
<a name="1682"><span class="lineNum">    1682 </span>            : </a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         tmp_result = smu7_disable_power_containment(hwmgr);</span></a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1685"><span class="lineNum">    1685 </span>            :                         &quot;Failed to disable power containment!&quot;, result = tmp_result);</a>
<a name="1686"><span class="lineNum">    1686 </span>            : </a>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         tmp_result = smu7_disable_smc_cac(hwmgr);</span></a>
<a name="1688"><span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1689"><span class="lineNum">    1689 </span>            :                         &quot;Failed to disable SMC CAC!&quot;, result = tmp_result);</a>
<a name="1690"><span class="lineNum">    1690 </span>            : </a>
<a name="1691"><span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         tmp_result = smu7_disable_didt_config(hwmgr);</span></a>
<a name="1692"><span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1693"><span class="lineNum">    1693 </span>            :                         &quot;Failed to disable DIDT!&quot;, result = tmp_result);</a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1696"><span class="lineNum">    1696 </span>            :                         CG_SPLL_SPREAD_SPECTRUM, SSEN, 0);</a>
<a name="1697"><span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="1698"><span class="lineNum">    1698 </span>            :                         GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, 0);</a>
<a name="1699"><span class="lineNum">    1699 </span>            : </a>
<a name="1700"><span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         tmp_result = smu7_disable_thermal_auto_throttle(hwmgr);</span></a>
<a name="1701"><span class="lineNum">    1701 </span>            :         PP_ASSERT_WITH_CODE((tmp_result == 0),</a>
<a name="1702"><span class="lineNum">    1702 </span>            :                         &quot;Failed to disable thermal auto throttle!&quot;, result = tmp_result);</a>
<a name="1703"><span class="lineNum">    1703 </span>            : </a>
<a name="1704"><span class="lineNum">    1704 </span><span class="lineNoCov">          0 :         tmp_result = smu7_avfs_control(hwmgr, false);</span></a>
<a name="1705"><span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1706"><span class="lineNum">    1706 </span>            :                         &quot;Failed to disable AVFS!&quot;, result = tmp_result);</a>
<a name="1707"><span class="lineNum">    1707 </span>            : </a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         tmp_result = smu7_stop_dpm(hwmgr);</span></a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1710"><span class="lineNum">    1710 </span>            :                         &quot;Failed to stop DPM!&quot;, result = tmp_result);</a>
<a name="1711"><span class="lineNum">    1711 </span>            : </a>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         tmp_result = smu7_disable_deep_sleep_master_switch(hwmgr);</span></a>
<a name="1713"><span class="lineNum">    1713 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1714"><span class="lineNum">    1714 </span>            :                         &quot;Failed to disable deep sleep master switch!&quot;, result = tmp_result);</a>
<a name="1715"><span class="lineNum">    1715 </span>            : </a>
<a name="1716"><span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         tmp_result = smu7_disable_ulv(hwmgr);</span></a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1718"><span class="lineNum">    1718 </span>            :                         &quot;Failed to disable ULV!&quot;, result = tmp_result);</a>
<a name="1719"><span class="lineNum">    1719 </span>            : </a>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :         tmp_result = smu7_clear_voting_clients(hwmgr);</span></a>
<a name="1721"><span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1722"><span class="lineNum">    1722 </span>            :                         &quot;Failed to clear voting clients!&quot;, result = tmp_result);</a>
<a name="1723"><span class="lineNum">    1723 </span>            : </a>
<a name="1724"><span class="lineNum">    1724 </span><span class="lineNoCov">          0 :         tmp_result = smu7_reset_to_default(hwmgr);</span></a>
<a name="1725"><span class="lineNum">    1725 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1726"><span class="lineNum">    1726 </span>            :                         &quot;Failed to reset to default!&quot;, result = tmp_result);</a>
<a name="1727"><span class="lineNum">    1727 </span>            : </a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         tmp_result = smum_stop_smc(hwmgr);</span></a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1730"><span class="lineNum">    1730 </span>            :                         &quot;Failed to stop smc!&quot;, result = tmp_result);</a>
<a name="1731"><span class="lineNum">    1731 </span>            : </a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         tmp_result = smu7_force_switch_to_arbf0(hwmgr);</span></a>
<a name="1733"><span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((tmp_result == 0),</span></a>
<a name="1734"><span class="lineNum">    1734 </span>            :                         &quot;Failed to force to switch arbf0!&quot;, result = tmp_result);</a>
<a name="1735"><span class="lineNum">    1735 </span>            : </a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         return result;</span></a>
<a name="1737"><span class="lineNum">    1737 </span>            : }</a>
<a name="1738"><span class="lineNum">    1738 </span>            : </a>
<a name="1739"><span class="lineNum">    1739 </span>            : static bool intel_core_rkl_chk(void)</a>
<a name="1740"><span class="lineNum">    1740 </span>            : {</a>
<a name="1741"><span class="lineNum">    1741 </span>            : #if IS_ENABLED(CONFIG_X86)</a>
<a name="1742"><span class="lineNum">    1742 </span>            :         struct cpuinfo_x86 *c = &amp;cpu_data(0);</a>
<a name="1743"><span class="lineNum">    1743 </span>            : </a>
<a name="1744"><span class="lineNum">    1744 </span>            :         return (c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model == INTEL_FAM6_ROCKETLAKE);</a>
<a name="1745"><span class="lineNum">    1745 </span>            : #else</a>
<a name="1746"><span class="lineNum">    1746 </span>            :         return false;</a>
<a name="1747"><span class="lineNum">    1747 </span>            : #endif</a>
<a name="1748"><span class="lineNum">    1748 </span>            : }</a>
<a name="1749"><span class="lineNum">    1749 </span>            : </a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineNoCov">          0 : static void smu7_init_dpm_defaults(struct pp_hwmgr *hwmgr)</span></a>
<a name="1751"><span class="lineNum">    1751 </span>            : {</a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="1754"><span class="lineNum">    1754 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="1756"><span class="lineNum">    1756 </span>            :         uint8_t tmp1, tmp2;</a>
<a name="1757"><span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         uint16_t tmp3 = 0;</span></a>
<a name="1758"><span class="lineNum">    1758 </span>            : </a>
<a name="1759"><span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         data-&gt;dll_default_on = false;</span></a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         data-&gt;mclk_dpm0_activity_target = 0xa;</span></a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         data-&gt;vddc_vddgfx_delta = 300;</span></a>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         data-&gt;static_screen_threshold = SMU7_STATICSCREENTHRESHOLD_DFLT;</span></a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         data-&gt;static_screen_threshold_unit = SMU7_STATICSCREENTHRESHOLDUNIT_DFLT;</span></a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[0] = SMU7_VOTINGRIGHTSCLIENTS_DFLT0;</span></a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[1]= SMU7_VOTINGRIGHTSCLIENTS_DFLT1;</span></a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[2] = SMU7_VOTINGRIGHTSCLIENTS_DFLT2;</span></a>
<a name="1767"><span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[3]= SMU7_VOTINGRIGHTSCLIENTS_DFLT3;</span></a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[4]= SMU7_VOTINGRIGHTSCLIENTS_DFLT4;</span></a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[5]= SMU7_VOTINGRIGHTSCLIENTS_DFLT5;</span></a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[6]= SMU7_VOTINGRIGHTSCLIENTS_DFLT6;</span></a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         data-&gt;voting_rights_clients[7]= SMU7_VOTINGRIGHTSCLIENTS_DFLT7;</span></a>
<a name="1772"><span class="lineNum">    1772 </span>            : </a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         data-&gt;mclk_dpm_key_disabled = hwmgr-&gt;feature_mask &amp; PP_MCLK_DPM_MASK ? false : true;</span></a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         data-&gt;sclk_dpm_key_disabled = hwmgr-&gt;feature_mask &amp; PP_SCLK_DPM_MASK ? false : true;</span></a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         data-&gt;pcie_dpm_key_disabled =</span></a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 :                 intel_core_rkl_chk() || !(hwmgr-&gt;feature_mask &amp; PP_PCIE_DPM_MASK);</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            :         /* need to set voltage control types before EVV patching */</a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         data-&gt;voltage_control = SMU7_VOLTAGE_CONTROL_NONE;</span></a>
<a name="1779"><span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         data-&gt;vddci_control = SMU7_VOLTAGE_CONTROL_NONE;</span></a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         data-&gt;mvdd_control = SMU7_VOLTAGE_CONTROL_NONE;</span></a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         data-&gt;enable_tdc_limit_feature = true;</span></a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         data-&gt;enable_pkg_pwr_tracking_feature = true;</span></a>
<a name="1783"><span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         data-&gt;force_pcie_gen = PP_PCIEGenInvalid;</span></a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         data-&gt;ulv_supported = hwmgr-&gt;feature_mask &amp; PP_ULV_MASK ? true : false;</span></a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         data-&gt;current_profile_setting.bupdate_sclk = 1;</span></a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         data-&gt;current_profile_setting.sclk_up_hyst = 0;</span></a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         data-&gt;current_profile_setting.sclk_down_hyst = 100;</span></a>
<a name="1788"><span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         data-&gt;current_profile_setting.sclk_activity = SMU7_SCLK_TARGETACTIVITY_DFLT;</span></a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         data-&gt;current_profile_setting.bupdate_mclk = 1;</span></a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10) {</span></a>
<a name="1791"><span class="lineNum">    1791 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gmc.vram_width == 256) {</span></a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_up_hyst = 10;</span></a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_down_hyst = 60;</span></a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_activity = 25;</span></a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 } else if (adev-&gt;gmc.vram_width == 128) {</span></a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_up_hyst = 5;</span></a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_down_hyst = 16;</span></a>
<a name="1798"><span class="lineNum">    1798 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_activity = 20;</span></a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                 } else if (adev-&gt;gmc.vram_width == 64) {</span></a>
<a name="1800"><span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_up_hyst = 3;</span></a>
<a name="1801"><span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_down_hyst = 16;</span></a>
<a name="1802"><span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_activity = 20;</span></a>
<a name="1803"><span class="lineNum">    1803 </span>            :                 }</a>
<a name="1804"><span class="lineNum">    1804 </span>            :         } else {</a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                 data-&gt;current_profile_setting.mclk_up_hyst = 0;</span></a>
<a name="1806"><span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 data-&gt;current_profile_setting.mclk_down_hyst = 100;</span></a>
<a name="1807"><span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                 data-&gt;current_profile_setting.mclk_activity = SMU7_MCLK_TARGETACTIVITY_DFLT;</span></a>
<a name="1808"><span class="lineNum">    1808 </span>            :         }</a>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         hwmgr-&gt;workload_mask = 1 &lt;&lt; hwmgr-&gt;workload_prority[PP_SMC_POWER_PROFILE_FULLSCREEN3D];</span></a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :         hwmgr-&gt;power_profile_mode = PP_SMC_POWER_PROFILE_FULLSCREEN3D;</span></a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         hwmgr-&gt;default_power_profile_mode = PP_SMC_POWER_PROFILE_FULLSCREEN3D;</span></a>
<a name="1812"><span class="lineNum">    1812 </span>            : </a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id  == CHIP_HAWAII) {</span></a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 data-&gt;thermal_temp_setting.temperature_low = 94500;</span></a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineNoCov">          0 :                 data-&gt;thermal_temp_setting.temperature_high = 95000;</span></a>
<a name="1816"><span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                 data-&gt;thermal_temp_setting.temperature_shutdown = 104000;</span></a>
<a name="1817"><span class="lineNum">    1817 </span>            :         } else {</a>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineNoCov">          0 :                 data-&gt;thermal_temp_setting.temperature_low = 99500;</span></a>
<a name="1819"><span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 data-&gt;thermal_temp_setting.temperature_high = 100000;</span></a>
<a name="1820"><span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 data-&gt;thermal_temp_setting.temperature_shutdown = 104000;</span></a>
<a name="1821"><span class="lineNum">    1821 </span>            :         }</a>
<a name="1822"><span class="lineNum">    1822 </span>            : </a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         data-&gt;fast_watermark_threshold = 100;</span></a>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1825"><span class="lineNum">    1825 </span>            :                         VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_SVID2))</a>
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                 data-&gt;voltage_control = SMU7_VOLTAGE_CONTROL_BY_SVID2;</span></a>
<a name="1827"><span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         else if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1828"><span class="lineNum">    1828 </span>            :                         VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_GPIO_LUT))</a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                 data-&gt;voltage_control = SMU7_VOLTAGE_CONTROL_BY_GPIO;</span></a>
<a name="1830"><span class="lineNum">    1830 </span>            : </a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1832"><span class="lineNum">    1832 </span>            :                         PHM_PlatformCaps_ControlVDDGFX)) {</a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                 if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1834"><span class="lineNum">    1834 </span>            :                         VOLTAGE_TYPE_VDDGFX, VOLTAGE_OBJ_SVID2)) {</a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                         data-&gt;vdd_gfx_control = SMU7_VOLTAGE_CONTROL_BY_SVID2;</span></a>
<a name="1836"><span class="lineNum">    1836 </span>            :                 }</a>
<a name="1837"><span class="lineNum">    1837 </span>            :         }</a>
<a name="1838"><span class="lineNum">    1838 </span>            : </a>
<a name="1839"><span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1840"><span class="lineNum">    1840 </span>            :                         PHM_PlatformCaps_EnableMVDDControl)) {</a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :                 if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1842"><span class="lineNum">    1842 </span>            :                                 VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT))</a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                         data-&gt;mvdd_control = SMU7_VOLTAGE_CONTROL_BY_GPIO;</span></a>
<a name="1844"><span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                 else if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1845"><span class="lineNum">    1845 </span>            :                                 VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_SVID2))</a>
<a name="1846"><span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                         data-&gt;mvdd_control = SMU7_VOLTAGE_CONTROL_BY_SVID2;</span></a>
<a name="1847"><span class="lineNum">    1847 </span>            :         }</a>
<a name="1848"><span class="lineNum">    1848 </span>            : </a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :         if (SMU7_VOLTAGE_CONTROL_NONE == data-&gt;vdd_gfx_control)</span></a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :                         PHM_PlatformCaps_ControlVDDGFX);</a>
<a name="1852"><span class="lineNum">    1852 </span>            : </a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1854"><span class="lineNum">    1854 </span>            :                         PHM_PlatformCaps_ControlVDDCI)) {</a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1856"><span class="lineNum">    1856 </span>            :                                 VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT))</a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                         data-&gt;vddci_control = SMU7_VOLTAGE_CONTROL_BY_GPIO;</span></a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                 else if (atomctrl_is_voltage_controlled_by_gpio_v3(hwmgr,</span></a>
<a name="1859"><span class="lineNum">    1859 </span>            :                                 VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_SVID2))</a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                         data-&gt;vddci_control = SMU7_VOLTAGE_CONTROL_BY_SVID2;</span></a>
<a name="1861"><span class="lineNum">    1861 </span>            :         }</a>
<a name="1862"><span class="lineNum">    1862 </span>            : </a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         if (data-&gt;mvdd_control == SMU7_VOLTAGE_CONTROL_NONE)</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            :                                 PHM_PlatformCaps_EnableMVDDControl);</a>
<a name="1866"><span class="lineNum">    1866 </span>            : </a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         if (data-&gt;vddci_control == SMU7_VOLTAGE_CONTROL_NONE)</span></a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1869"><span class="lineNum">    1869 </span>            :                                 PHM_PlatformCaps_ControlVDDCI);</a>
<a name="1870"><span class="lineNum">    1870 </span>            : </a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         data-&gt;vddc_phase_shed_control = 1;</span></a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         if ((hwmgr-&gt;chip_id == CHIP_POLARIS12) ||</span></a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 :             ASICID_IS_P20(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision) ||</span></a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineNoCov">          0 :             ASICID_IS_P21(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision) ||</span></a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :             ASICID_IS_P30(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision) ||</span></a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 :             ASICID_IS_P31(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision)) {</span></a>
<a name="1877"><span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 if (data-&gt;voltage_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {</span></a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                         atomctrl_get_svi2_info(hwmgr, VOLTAGE_TYPE_VDDC, &amp;tmp1, &amp;tmp2,</span></a>
<a name="1879"><span class="lineNum">    1879 </span>            :                                                         &amp;tmp3);</a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :                         tmp3 = (tmp3 &gt;&gt; 5) &amp; 0x3;</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                         data-&gt;vddc_phase_shed_control = ((tmp3 &lt;&lt; 1) | (tmp3 &gt;&gt; 1)) &amp; 0x3;</span></a>
<a name="1882"><span class="lineNum">    1882 </span>            :                 }</a>
<a name="1883"><span class="lineNum">    1883 </span>            :         } else if (hwmgr-&gt;chip_family == AMDGPU_FAMILY_CI) {</a>
<a name="1884"><span class="lineNum">    1884 </span>            :                 data-&gt;vddc_phase_shed_control = 1;</a>
<a name="1885"><span class="lineNum">    1885 </span>            :         }</a>
<a name="1886"><span class="lineNum">    1886 </span>            : </a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         if ((hwmgr-&gt;pp_table_version != PP_TABLE_V0) &amp;&amp; (hwmgr-&gt;feature_mask &amp; PP_CLOCK_STRETCH_MASK)</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                 &amp;&amp; (table_info-&gt;cac_dtp_table-&gt;usClockStretchAmount != 0))</span></a>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 phm_cap_set(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1890"><span class="lineNum">    1890 </span>            :                                         PHM_PlatformCaps_ClockStretcher);</a>
<a name="1891"><span class="lineNum">    1891 </span>            : </a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         data-&gt;pcie_gen_performance.max = PP_PCIEGen1;</span></a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         data-&gt;pcie_gen_performance.min = PP_PCIEGen3;</span></a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         data-&gt;pcie_gen_power_saving.max = PP_PCIEGen1;</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         data-&gt;pcie_gen_power_saving.min = PP_PCIEGen3;</span></a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         data-&gt;pcie_lane_performance.max = 0;</span></a>
<a name="1897"><span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         data-&gt;pcie_lane_performance.min = 16;</span></a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         data-&gt;pcie_lane_power_saving.max = 0;</span></a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         data-&gt;pcie_lane_power_saving.min = 16;</span></a>
<a name="1900"><span class="lineNum">    1900 </span>            : </a>
<a name="1901"><span class="lineNum">    1901 </span>            : </a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_UVD)</span></a>
<a name="1903"><span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 phm_cap_set(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1904"><span class="lineNum">    1904 </span>            :                               PHM_PlatformCaps_UVDPowerGating);</a>
<a name="1905"><span class="lineNum">    1905 </span><span class="lineNoCov">          0 :         if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_VCE)</span></a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                 phm_cap_set(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1907"><span class="lineNum">    1907 </span>            :                               PHM_PlatformCaps_VCEPowerGating);</a>
<a name="1908"><span class="lineNum">    1908 </span>            : </a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         data-&gt;disable_edc_leakage_controller = true;</span></a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         if (((adev-&gt;asic_type == CHIP_POLARIS10) &amp;&amp; hwmgr-&gt;is_kicker) ||</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :             ((adev-&gt;asic_type == CHIP_POLARIS11) &amp;&amp; hwmgr-&gt;is_kicker) ||</span></a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :             (adev-&gt;asic_type == CHIP_POLARIS12) ||</span></a>
<a name="1913"><span class="lineNum">    1913 </span>            :             (adev-&gt;asic_type == CHIP_VEGAM))</a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 data-&gt;disable_edc_leakage_controller = false;</span></a>
<a name="1915"><span class="lineNum">    1915 </span>            : </a>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         if (!atomctrl_is_asic_internal_ss_supported(hwmgr)) {</span></a>
<a name="1917"><span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1918"><span class="lineNum">    1918 </span>            :                         PHM_PlatformCaps_MemorySpreadSpectrumSupport);</a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1920"><span class="lineNum">    1920 </span>            :                         PHM_PlatformCaps_EngineSpreadSpectrumSupport);</a>
<a name="1921"><span class="lineNum">    1921 </span>            :         }</a>
<a name="1922"><span class="lineNum">    1922 </span>            : </a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         if ((adev-&gt;pdev-&gt;device == 0x699F) &amp;&amp;</span></a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineNoCov">          0 :             (adev-&gt;pdev-&gt;revision == 0xCF)) {</span></a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            :                                 PHM_PlatformCaps_PowerContainment);</a>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 data-&gt;enable_tdc_limit_feature = false;</span></a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                 data-&gt;enable_pkg_pwr_tracking_feature = false;</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 data-&gt;disable_edc_leakage_controller = true;</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 phm_cap_unset(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="1931"><span class="lineNum">    1931 </span>            :                                         PHM_PlatformCaps_ClockStretcher);</a>
<a name="1932"><span class="lineNum">    1932 </span>            :         }</a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1934"><span class="lineNum">    1934 </span>            : </a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 : static int smu7_calculate_ro_range(struct pp_hwmgr *hwmgr)</span></a>
<a name="1936"><span class="lineNum">    1936 </span>            : {</a>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         uint32_t asicrev1, evv_revision, max = 0, min = 0;</span></a>
<a name="1940"><span class="lineNum">    1940 </span>            : </a>
<a name="1941"><span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         atomctrl_read_efuse(hwmgr, STRAP_EVV_REVISION_LSB, STRAP_EVV_REVISION_MSB,</span></a>
<a name="1942"><span class="lineNum">    1942 </span>            :                         &amp;evv_revision);</a>
<a name="1943"><span class="lineNum">    1943 </span>            : </a>
<a name="1944"><span class="lineNum">    1944 </span><span class="lineNoCov">          0 :         atomctrl_read_efuse(hwmgr, 568, 579, &amp;asicrev1);</span></a>
<a name="1945"><span class="lineNum">    1945 </span>            : </a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineNoCov">          0 :         if (ASICID_IS_P20(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision) ||</span></a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 :             ASICID_IS_P30(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision)) {</span></a>
<a name="1948"><span class="lineNum">    1948 </span>            :                 min = 1200;</a>
<a name="1949"><span class="lineNum">    1949 </span>            :                 max = 2500;</a>
<a name="1950"><span class="lineNum">    1950 </span><span class="lineNoCov">          0 :         } else if (ASICID_IS_P21(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision) ||</span></a>
<a name="1951"><span class="lineNum">    1951 </span><span class="lineNoCov">          0 :                    ASICID_IS_P31(adev-&gt;pdev-&gt;device, adev-&gt;pdev-&gt;revision)) {</span></a>
<a name="1952"><span class="lineNum">    1952 </span>            :                 min = 900;</a>
<a name="1953"><span class="lineNum">    1953 </span>            :                 max= 2100;</a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;chip_id == CHIP_POLARIS10) {</span></a>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pdev-&gt;subsystem_vendor == 0x106B) {</span></a>
<a name="1956"><span class="lineNum">    1956 </span>            :                         min = 1000;</a>
<a name="1957"><span class="lineNum">    1957 </span>            :                         max = 2300;</a>
<a name="1958"><span class="lineNum">    1958 </span>            :                 } else {</a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                         if (evv_revision == 0) {</span></a>
<a name="1960"><span class="lineNum">    1960 </span>            :                                 min = 1000;</a>
<a name="1961"><span class="lineNum">    1961 </span>            :                                 max = 2300;</a>
<a name="1962"><span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                         } else if (evv_revision == 1) {</span></a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :                                 if (asicrev1 == 326) {</span></a>
<a name="1964"><span class="lineNum">    1964 </span>            :                                         min = 1200;</a>
<a name="1965"><span class="lineNum">    1965 </span>            :                                         max = 2500;</a>
<a name="1966"><span class="lineNum">    1966 </span>            :                                         /* TODO: PATCH RO in VBIOS */</a>
<a name="1967"><span class="lineNum">    1967 </span>            :                                 } else {</a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                                         min = 1200;</span></a>
<a name="1969"><span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                                         max = 2000;</span></a>
<a name="1970"><span class="lineNum">    1970 </span>            :                                 }</a>
<a name="1971"><span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                         } else if (evv_revision == 2) {</span></a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                                 min = 1200;</span></a>
<a name="1973"><span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                                 max = 2500;</span></a>
<a name="1974"><span class="lineNum">    1974 </span>            :                         }</a>
<a name="1975"><span class="lineNum">    1975 </span>            :                 }</a>
<a name="1976"><span class="lineNum">    1976 </span>            :         } else {</a>
<a name="1977"><span class="lineNum">    1977 </span>            :                 min = 1100;</a>
<a name="1978"><span class="lineNum">    1978 </span>            :                 max = 2100;</a>
<a name="1979"><span class="lineNum">    1979 </span>            :         }</a>
<a name="1980"><span class="lineNum">    1980 </span>            : </a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         data-&gt;ro_range_minimum = min;</span></a>
<a name="1982"><span class="lineNum">    1982 </span><span class="lineNoCov">          0 :         data-&gt;ro_range_maximum = max;</span></a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span>            :         /* TODO: PATCH RO in VBIOS here */</a>
<a name="1985"><span class="lineNum">    1985 </span>            : </a>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1987"><span class="lineNum">    1987 </span>            : }</a>
<a name="1988"><span class="lineNum">    1988 </span>            : </a>
<a name="1989"><span class="lineNum">    1989 </span>            : /**</a>
<a name="1990"><span class="lineNum">    1990 </span>            :  * smu7_get_evv_voltages - Get Leakage VDDC based on leakage ID.</a>
<a name="1991"><span class="lineNum">    1991 </span>            :  *</a>
<a name="1992"><span class="lineNum">    1992 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="1993"><span class="lineNum">    1993 </span>            :  * Return:   always 0</a>
<a name="1994"><span class="lineNum">    1994 </span>            :  */</a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineNoCov">          0 : static int smu7_get_evv_voltages(struct pp_hwmgr *hwmgr)</span></a>
<a name="1996"><span class="lineNum">    1996 </span>            : {</a>
<a name="1997"><span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="1998"><span class="lineNum">    1998 </span>            :         uint16_t vv_id;</a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         uint16_t vddc = 0;</span></a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         uint16_t vddgfx = 0;</span></a>
<a name="2001"><span class="lineNum">    2001 </span>            :         uint16_t i, j;</a>
<a name="2002"><span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         uint32_t sclk = 0;</span></a>
<a name="2003"><span class="lineNum">    2003 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2004"><span class="lineNum">    2004 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table = NULL;</span></a>
<a name="2006"><span class="lineNum">    2006 </span>            : </a>
<a name="2007"><span class="lineNum">    2007 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id == CHIP_POLARIS10 ||</span></a>
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :             hwmgr-&gt;chip_id == CHIP_POLARIS11 ||</span></a>
<a name="2009"><span class="lineNum">    2009 </span>            :             hwmgr-&gt;chip_id == CHIP_POLARIS12)</a>
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                 smu7_calculate_ro_range(hwmgr);</span></a>
<a name="2011"><span class="lineNum">    2011 </span>            : </a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SMU7_MAX_LEAKAGE_COUNT; i++) {</span></a>
<a name="2013"><span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                 vv_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;</span></a>
<a name="2014"><span class="lineNum">    2014 </span>            : </a>
<a name="2015"><span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                 if (data-&gt;vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {</span></a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                         if ((hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                             &amp;&amp; !phm_get_sclk_for_voltage_evv(hwmgr,</span></a>
<a name="2018"><span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                                                 table_info-&gt;vddgfx_lookup_table, vv_id, &amp;sclk)) {</span></a>
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                                 if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="2020"><span class="lineNum">    2020 </span>            :                                                         PHM_PlatformCaps_ClockStretcher)) {</a>
<a name="2021"><span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                                         sclk_table = table_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="2022"><span class="lineNum">    2022 </span>            : </a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                                         for (j = 1; j &lt; sclk_table-&gt;count; j++) {</span></a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                                                 if (sclk_table-&gt;entries[j].clk == sclk &amp;&amp;</span></a>
<a name="2025"><span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                                                                 sclk_table-&gt;entries[j].cks_enable == 0) {</span></a>
<a name="2026"><span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                                                         sclk += 5000;</span></a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                                                         break;</span></a>
<a name="2028"><span class="lineNum">    2028 </span>            :                                                 }</a>
<a name="2029"><span class="lineNum">    2029 </span>            :                                         }</a>
<a name="2030"><span class="lineNum">    2030 </span>            :                                 }</a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                                 if (0 == atomctrl_get_voltage_evv_on_sclk</span></a>
<a name="2032"><span class="lineNum">    2032 </span>            :                                     (hwmgr, VOLTAGE_TYPE_VDDGFX, sclk,</a>
<a name="2033"><span class="lineNum">    2033 </span>            :                                      vv_id, &amp;vddgfx)) {</a>
<a name="2034"><span class="lineNum">    2034 </span>            :                                         /* need to make sure vddgfx is less than 2v or else, it could burn the ASIC. */</a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                                         PP_ASSERT_WITH_CODE((vddgfx &lt; 2000 &amp;&amp; vddgfx != 0), &quot;Invalid VDDGFX value!&quot;, return -EINVAL);</span></a>
<a name="2036"><span class="lineNum">    2036 </span>            : </a>
<a name="2037"><span class="lineNum">    2037 </span>            :                                         /* the voltage should not be zero nor equal to leakage ID */</a>
<a name="2038"><span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                                         if (vddgfx != 0 &amp;&amp; vddgfx != vv_id) {</span></a>
<a name="2039"><span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                                                 data-&gt;vddcgfx_leakage.actual_voltage[data-&gt;vddcgfx_leakage.count] = vddgfx;</span></a>
<a name="2040"><span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                                                 data-&gt;vddcgfx_leakage.leakage_id[data-&gt;vddcgfx_leakage.count] = vv_id;</span></a>
<a name="2041"><span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                                                 data-&gt;vddcgfx_leakage.count++;</span></a>
<a name="2042"><span class="lineNum">    2042 </span>            :                                         }</a>
<a name="2043"><span class="lineNum">    2043 </span>            :                                 } else {</a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                                         pr_info(&quot;Error retrieving EVV voltage value!\n&quot;);</span></a>
<a name="2045"><span class="lineNum">    2045 </span>            :                                 }</a>
<a name="2046"><span class="lineNum">    2046 </span>            :                         }</a>
<a name="2047"><span class="lineNum">    2047 </span>            :                 } else {</a>
<a name="2048"><span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                         if ((hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="2049"><span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                                 || !phm_get_sclk_for_voltage_evv(hwmgr,</span></a>
<a name="2050"><span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                                         table_info-&gt;vddc_lookup_table, vv_id, &amp;sclk)) {</span></a>
<a name="2051"><span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                                 if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="2052"><span class="lineNum">    2052 </span>            :                                                 PHM_PlatformCaps_ClockStretcher)) {</a>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 :                                         if (table_info == NULL)</span></a>
<a name="2054"><span class="lineNum">    2054 </span>            :                                                 return -EINVAL;</a>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                                         sclk_table = table_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="2056"><span class="lineNum">    2056 </span>            : </a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                                         for (j = 1; j &lt; sclk_table-&gt;count; j++) {</span></a>
<a name="2058"><span class="lineNum">    2058 </span><span class="lineNoCov">          0 :                                                 if (sclk_table-&gt;entries[j].clk == sclk &amp;&amp;</span></a>
<a name="2059"><span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                                                                 sclk_table-&gt;entries[j].cks_enable == 0) {</span></a>
<a name="2060"><span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                                                         sclk += 5000;</span></a>
<a name="2061"><span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                                                         break;</span></a>
<a name="2062"><span class="lineNum">    2062 </span>            :                                                 }</a>
<a name="2063"><span class="lineNum">    2063 </span>            :                                         }</a>
<a name="2064"><span class="lineNum">    2064 </span>            :                                 }</a>
<a name="2065"><span class="lineNum">    2065 </span>            : </a>
<a name="2066"><span class="lineNum">    2066 </span><span class="lineNoCov">          0 :                                 if (phm_get_voltage_evv_on_sclk(hwmgr,</span></a>
<a name="2067"><span class="lineNum">    2067 </span>            :                                                         VOLTAGE_TYPE_VDDC,</a>
<a name="2068"><span class="lineNum">    2068 </span>            :                                                         sclk, vv_id, &amp;vddc) == 0) {</a>
<a name="2069"><span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                                         if (vddc &gt;= 2000 || vddc == 0)</span></a>
<a name="2070"><span class="lineNum">    2070 </span>            :                                                 return -EINVAL;</a>
<a name="2071"><span class="lineNum">    2071 </span>            :                                 } else {</a>
<a name="2072"><span class="lineNum">    2072 </span>            :                                         pr_debug(&quot;failed to retrieving EVV voltage!\n&quot;);</a>
<a name="2073"><span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="2074"><span class="lineNum">    2074 </span>            :                                 }</a>
<a name="2075"><span class="lineNum">    2075 </span>            : </a>
<a name="2076"><span class="lineNum">    2076 </span>            :                                 /* the voltage should not be zero nor equal to leakage ID */</a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                                 if (vddc != 0 &amp;&amp; vddc != vv_id) {</span></a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                                         data-&gt;vddc_leakage.actual_voltage[data-&gt;vddc_leakage.count] = (uint16_t)(vddc);</span></a>
<a name="2079"><span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                                         data-&gt;vddc_leakage.leakage_id[data-&gt;vddc_leakage.count] = vv_id;</span></a>
<a name="2080"><span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                                         data-&gt;vddc_leakage.count++;</span></a>
<a name="2081"><span class="lineNum">    2081 </span>            :                                 }</a>
<a name="2082"><span class="lineNum">    2082 </span>            :                         }</a>
<a name="2083"><span class="lineNum">    2083 </span>            :                 }</a>
<a name="2084"><span class="lineNum">    2084 </span>            :         }</a>
<a name="2085"><span class="lineNum">    2085 </span>            : </a>
<a name="2086"><span class="lineNum">    2086 </span>            :         return 0;</a>
<a name="2087"><span class="lineNum">    2087 </span>            : }</a>
<a name="2088"><span class="lineNum">    2088 </span>            : </a>
<a name="2089"><span class="lineNum">    2089 </span>            : /**</a>
<a name="2090"><span class="lineNum">    2090 </span>            :  * smu7_patch_ppt_v1_with_vdd_leakage - Change virtual leakage voltage to actual value.</a>
<a name="2091"><span class="lineNum">    2091 </span>            :  *</a>
<a name="2092"><span class="lineNum">    2092 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="2093"><span class="lineNum">    2093 </span>            :  * @voltage: pointer to changing voltage</a>
<a name="2094"><span class="lineNum">    2094 </span>            :  * @leakage_table: pointer to leakage table</a>
<a name="2095"><span class="lineNum">    2095 </span>            :  */</a>
<a name="2096"><span class="lineNum">    2096 </span><span class="lineNoCov">          0 : static void smu7_patch_ppt_v1_with_vdd_leakage(struct pp_hwmgr *hwmgr,</span></a>
<a name="2097"><span class="lineNum">    2097 </span>            :                 uint16_t *voltage, struct smu7_leakage_voltage *leakage_table)</a>
<a name="2098"><span class="lineNum">    2098 </span>            : {</a>
<a name="2099"><span class="lineNum">    2099 </span>            :         uint32_t index;</a>
<a name="2100"><span class="lineNum">    2100 </span>            : </a>
<a name="2101"><span class="lineNum">    2101 </span>            :         /* search for leakage voltage ID 0xff01 ~ 0xff08 */</a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         for (index = 0; index &lt; leakage_table-&gt;count; index++) {</span></a>
<a name="2103"><span class="lineNum">    2103 </span>            :                 /* if this voltage matches a leakage voltage ID */</a>
<a name="2104"><span class="lineNum">    2104 </span>            :                 /* patch with actual leakage voltage */</a>
<a name="2105"><span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 if (leakage_table-&gt;leakage_id[index] == *voltage) {</span></a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                         *voltage = leakage_table-&gt;actual_voltage[index];</span></a>
<a name="2107"><span class="lineNum">    2107 </span>            :                         break;</a>
<a name="2108"><span class="lineNum">    2108 </span>            :                 }</a>
<a name="2109"><span class="lineNum">    2109 </span>            :         }</a>
<a name="2110"><span class="lineNum">    2110 </span>            : </a>
<a name="2111"><span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         if (*voltage &gt; ATOM_VIRTUAL_VOLTAGE_ID0)</span></a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 pr_info(&quot;Voltage value looks like a Leakage ID but it's not patched\n&quot;);</span></a>
<a name="2113"><span class="lineNum">    2113 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2114"><span class="lineNum">    2114 </span>            : </a>
<a name="2115"><span class="lineNum">    2115 </span>            : /**</a>
<a name="2116"><span class="lineNum">    2116 </span>            :  * smu7_patch_lookup_table_with_leakage - Patch voltage lookup table by EVV leakages.</a>
<a name="2117"><span class="lineNum">    2117 </span>            :  *</a>
<a name="2118"><span class="lineNum">    2118 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="2119"><span class="lineNum">    2119 </span>            :  * @lookup_table: pointer to voltage lookup table</a>
<a name="2120"><span class="lineNum">    2120 </span>            :  * @leakage_table: pointer to leakage table</a>
<a name="2121"><span class="lineNum">    2121 </span>            :  * Return:     always 0</a>
<a name="2122"><span class="lineNum">    2122 </span>            :  */</a>
<a name="2123"><span class="lineNum">    2123 </span>            : static int smu7_patch_lookup_table_with_leakage(struct pp_hwmgr *hwmgr,</a>
<a name="2124"><span class="lineNum">    2124 </span>            :                 phm_ppt_v1_voltage_lookup_table *lookup_table,</a>
<a name="2125"><span class="lineNum">    2125 </span>            :                 struct smu7_leakage_voltage *leakage_table)</a>
<a name="2126"><span class="lineNum">    2126 </span>            : {</a>
<a name="2127"><span class="lineNum">    2127 </span>            :         uint32_t i;</a>
<a name="2128"><span class="lineNum">    2128 </span>            : </a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; lookup_table-&gt;count; i++)</span></a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                 smu7_patch_ppt_v1_with_vdd_leakage(hwmgr,</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            :                                 &amp;lookup_table-&gt;entries[i].us_vdd, leakage_table);</a>
<a name="2132"><span class="lineNum">    2132 </span>            : </a>
<a name="2133"><span class="lineNum">    2133 </span>            :         return 0;</a>
<a name="2134"><span class="lineNum">    2134 </span>            : }</a>
<a name="2135"><span class="lineNum">    2135 </span>            : </a>
<a name="2136"><span class="lineNum">    2136 </span>            : static int smu7_patch_clock_voltage_limits_with_vddc_leakage(</a>
<a name="2137"><span class="lineNum">    2137 </span>            :                 struct pp_hwmgr *hwmgr, struct smu7_leakage_voltage *leakage_table,</a>
<a name="2138"><span class="lineNum">    2138 </span>            :                 uint16_t *vddc)</a>
<a name="2139"><span class="lineNum">    2139 </span>            : {</a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2141"><span class="lineNum">    2141 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :         smu7_patch_ppt_v1_with_vdd_leakage(hwmgr, (uint16_t *)vddc, leakage_table);</span></a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_dc.vddc =</span></a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                         table_info-&gt;max_clock_voltage_on_dc.vddc;</span></a>
<a name="2145"><span class="lineNum">    2145 </span>            :         return 0;</a>
<a name="2146"><span class="lineNum">    2146 </span>            : }</a>
<a name="2147"><span class="lineNum">    2147 </span>            : </a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 : static int smu7_patch_voltage_dependency_tables_with_lookup_table(</span></a>
<a name="2149"><span class="lineNum">    2149 </span>            :                 struct pp_hwmgr *hwmgr)</a>
<a name="2150"><span class="lineNum">    2150 </span>            : {</a>
<a name="2151"><span class="lineNum">    2151 </span>            :         uint8_t entry_id;</a>
<a name="2152"><span class="lineNum">    2152 </span>            :         uint8_t voltage_id;</a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2154"><span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2155"><span class="lineNum">    2155 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2156"><span class="lineNum">    2156 </span>            : </a>
<a name="2157"><span class="lineNum">    2157 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table =</span></a>
<a name="2158"><span class="lineNum">    2158 </span>            :                         table_info-&gt;vdd_dep_on_sclk;</a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *mclk_table =</span></a>
<a name="2160"><span class="lineNum">    2160 </span>            :                         table_info-&gt;vdd_dep_on_mclk;</a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table =</span></a>
<a name="2162"><span class="lineNum">    2162 </span>            :                         table_info-&gt;mm_dep_table;</a>
<a name="2163"><span class="lineNum">    2163 </span>            : </a>
<a name="2164"><span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         if (data-&gt;vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {</span></a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 for (entry_id = 0; entry_id &lt; sclk_table-&gt;count; ++entry_id) {</span></a>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                         voltage_id = sclk_table-&gt;entries[entry_id].vddInd;</span></a>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                         sclk_table-&gt;entries[entry_id].vddgfx =</span></a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                                 table_info-&gt;vddgfx_lookup_table-&gt;entries[voltage_id].us_vdd;</span></a>
<a name="2169"><span class="lineNum">    2169 </span>            :                 }</a>
<a name="2170"><span class="lineNum">    2170 </span>            :         } else {</a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                 for (entry_id = 0; entry_id &lt; sclk_table-&gt;count; ++entry_id) {</span></a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                         voltage_id = sclk_table-&gt;entries[entry_id].vddInd;</span></a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                         sclk_table-&gt;entries[entry_id].vddc =</span></a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                                 table_info-&gt;vddc_lookup_table-&gt;entries[voltage_id].us_vdd;</span></a>
<a name="2175"><span class="lineNum">    2175 </span>            :                 }</a>
<a name="2176"><span class="lineNum">    2176 </span>            :         }</a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         for (entry_id = 0; entry_id &lt; mclk_table-&gt;count; ++entry_id) {</span></a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                 voltage_id = mclk_table-&gt;entries[entry_id].vddInd;</span></a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                 mclk_table-&gt;entries[entry_id].vddc =</span></a>
<a name="2181"><span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                         table_info-&gt;vddc_lookup_table-&gt;entries[voltage_id].us_vdd;</span></a>
<a name="2182"><span class="lineNum">    2182 </span>            :         }</a>
<a name="2183"><span class="lineNum">    2183 </span>            : </a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         for (entry_id = 0; entry_id &lt; mm_table-&gt;count; ++entry_id) {</span></a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                 voltage_id = mm_table-&gt;entries[entry_id].vddcInd;</span></a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                 mm_table-&gt;entries[entry_id].vddc =</span></a>
<a name="2187"><span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                         table_info-&gt;vddc_lookup_table-&gt;entries[voltage_id].us_vdd;</span></a>
<a name="2188"><span class="lineNum">    2188 </span>            :         }</a>
<a name="2189"><span class="lineNum">    2189 </span>            : </a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2191"><span class="lineNum">    2191 </span>            : </a>
<a name="2192"><span class="lineNum">    2192 </span>            : }</a>
<a name="2193"><span class="lineNum">    2193 </span>            : </a>
<a name="2194"><span class="lineNum">    2194 </span><span class="lineNoCov">          0 : static int phm_add_voltage(struct pp_hwmgr *hwmgr,</span></a>
<a name="2195"><span class="lineNum">    2195 </span>            :                         phm_ppt_v1_voltage_lookup_table *look_up_table,</a>
<a name="2196"><span class="lineNum">    2196 </span>            :                         phm_ppt_v1_voltage_lookup_record *record)</a>
<a name="2197"><span class="lineNum">    2197 </span>            : {</a>
<a name="2198"><span class="lineNum">    2198 </span>            :         uint32_t i;</a>
<a name="2199"><span class="lineNum">    2199 </span>            : </a>
<a name="2200"><span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((NULL != look_up_table),</span></a>
<a name="2201"><span class="lineNum">    2201 </span>            :                 &quot;Lookup Table empty.&quot;, return -EINVAL);</a>
<a name="2202"><span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 != look_up_table-&gt;count),</span></a>
<a name="2203"><span class="lineNum">    2203 </span>            :                 &quot;Lookup Table empty.&quot;, return -EINVAL);</a>
<a name="2204"><span class="lineNum">    2204 </span>            : </a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         i = smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_VDDGFX);</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((i &gt;= look_up_table-&gt;count),</span></a>
<a name="2207"><span class="lineNum">    2207 </span>            :                 &quot;Lookup Table is full.&quot;, return -EINVAL);</a>
<a name="2208"><span class="lineNum">    2208 </span>            : </a>
<a name="2209"><span class="lineNum">    2209 </span>            :         /* This is to avoid entering duplicate calculated records. */</a>
<a name="2210"><span class="lineNum">    2210 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; look_up_table-&gt;count; i++) {</span></a>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                 if (look_up_table-&gt;entries[i].us_vdd == record-&gt;us_vdd) {</span></a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                         if (look_up_table-&gt;entries[i].us_calculated == 1)</span></a>
<a name="2213"><span class="lineNum">    2213 </span>            :                                 return 0;</a>
<a name="2214"><span class="lineNum">    2214 </span>            :                         break;</a>
<a name="2215"><span class="lineNum">    2215 </span>            :                 }</a>
<a name="2216"><span class="lineNum">    2216 </span>            :         }</a>
<a name="2217"><span class="lineNum">    2217 </span>            : </a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         look_up_table-&gt;entries[i].us_calculated = 1;</span></a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         look_up_table-&gt;entries[i].us_vdd = record-&gt;us_vdd;</span></a>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         look_up_table-&gt;entries[i].us_cac_low = record-&gt;us_cac_low;</span></a>
<a name="2221"><span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         look_up_table-&gt;entries[i].us_cac_mid = record-&gt;us_cac_mid;</span></a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         look_up_table-&gt;entries[i].us_cac_high = record-&gt;us_cac_high;</span></a>
<a name="2223"><span class="lineNum">    2223 </span>            :         /* Only increment the count when we're appending, not replacing duplicate entry. */</a>
<a name="2224"><span class="lineNum">    2224 </span><span class="lineNoCov">          0 :         if (i == look_up_table-&gt;count)</span></a>
<a name="2225"><span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 look_up_table-&gt;count++;</span></a>
<a name="2226"><span class="lineNum">    2226 </span>            : </a>
<a name="2227"><span class="lineNum">    2227 </span>            :         return 0;</a>
<a name="2228"><span class="lineNum">    2228 </span>            : }</a>
<a name="2229"><span class="lineNum">    2229 </span>            : </a>
<a name="2230"><span class="lineNum">    2230 </span>            : </a>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineNoCov">          0 : static int smu7_calc_voltage_dependency_tables(struct pp_hwmgr *hwmgr)</span></a>
<a name="2232"><span class="lineNum">    2232 </span>            : {</a>
<a name="2233"><span class="lineNum">    2233 </span>            :         uint8_t entry_id;</a>
<a name="2234"><span class="lineNum">    2234 </span>            :         struct phm_ppt_v1_voltage_lookup_record v_record;</a>
<a name="2235"><span class="lineNum">    2235 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *pptable_info = (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</span></a>
<a name="2237"><span class="lineNum">    2237 </span>            : </a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :         phm_ppt_v1_clock_voltage_dependency_table *sclk_table = pptable_info-&gt;vdd_dep_on_sclk;</span></a>
<a name="2239"><span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         phm_ppt_v1_clock_voltage_dependency_table *mclk_table = pptable_info-&gt;vdd_dep_on_mclk;</span></a>
<a name="2240"><span class="lineNum">    2240 </span>            : </a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         if (data-&gt;vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {</span></a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                 for (entry_id = 0; entry_id &lt; sclk_table-&gt;count; ++entry_id) {</span></a>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                         if (sclk_table-&gt;entries[entry_id].vdd_offset &amp; (1 &lt;&lt; 15))</span></a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                                 v_record.us_vdd = sclk_table-&gt;entries[entry_id].vddgfx +</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                                         sclk_table-&gt;entries[entry_id].vdd_offset - 0xFFFF;</span></a>
<a name="2246"><span class="lineNum">    2246 </span>            :                         else</a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                                 v_record.us_vdd = sclk_table-&gt;entries[entry_id].vddgfx +</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            :                                         sclk_table-&gt;entries[entry_id].vdd_offset;</a>
<a name="2249"><span class="lineNum">    2249 </span>            : </a>
<a name="2250"><span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                         sclk_table-&gt;entries[entry_id].vddc =</span></a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                                 v_record.us_cac_low = v_record.us_cac_mid =</span></a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                                 v_record.us_cac_high = v_record.us_vdd;</span></a>
<a name="2253"><span class="lineNum">    2253 </span>            : </a>
<a name="2254"><span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                         phm_add_voltage(hwmgr, pptable_info-&gt;vddc_lookup_table, &amp;v_record);</span></a>
<a name="2255"><span class="lineNum">    2255 </span>            :                 }</a>
<a name="2256"><span class="lineNum">    2256 </span>            : </a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                 for (entry_id = 0; entry_id &lt; mclk_table-&gt;count; ++entry_id) {</span></a>
<a name="2258"><span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                         if (mclk_table-&gt;entries[entry_id].vdd_offset &amp; (1 &lt;&lt; 15))</span></a>
<a name="2259"><span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                                 v_record.us_vdd = mclk_table-&gt;entries[entry_id].vddc +</span></a>
<a name="2260"><span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                                         mclk_table-&gt;entries[entry_id].vdd_offset - 0xFFFF;</span></a>
<a name="2261"><span class="lineNum">    2261 </span>            :                         else</a>
<a name="2262"><span class="lineNum">    2262 </span><span class="lineNoCov">          0 :                                 v_record.us_vdd = mclk_table-&gt;entries[entry_id].vddc +</span></a>
<a name="2263"><span class="lineNum">    2263 </span>            :                                         mclk_table-&gt;entries[entry_id].vdd_offset;</a>
<a name="2264"><span class="lineNum">    2264 </span>            : </a>
<a name="2265"><span class="lineNum">    2265 </span><span class="lineNoCov">          0 :                         mclk_table-&gt;entries[entry_id].vddgfx = v_record.us_cac_low =</span></a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineNoCov">          0 :                                 v_record.us_cac_mid = v_record.us_cac_high = v_record.us_vdd;</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                         phm_add_voltage(hwmgr, pptable_info-&gt;vddgfx_lookup_table, &amp;v_record);</span></a>
<a name="2268"><span class="lineNum">    2268 </span>            :                 }</a>
<a name="2269"><span class="lineNum">    2269 </span>            :         }</a>
<a name="2270"><span class="lineNum">    2270 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2271"><span class="lineNum">    2271 </span>            : }</a>
<a name="2272"><span class="lineNum">    2272 </span>            : </a>
<a name="2273"><span class="lineNum">    2273 </span><span class="lineNoCov">          0 : static int smu7_calc_mm_voltage_dependency_table(struct pp_hwmgr *hwmgr)</span></a>
<a name="2274"><span class="lineNum">    2274 </span>            : {</a>
<a name="2275"><span class="lineNum">    2275 </span>            :         uint8_t entry_id;</a>
<a name="2276"><span class="lineNum">    2276 </span>            :         struct phm_ppt_v1_voltage_lookup_record v_record;</a>
<a name="2277"><span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2278"><span class="lineNum">    2278 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *pptable_info = (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</span></a>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineNoCov">          0 :         phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table = pptable_info-&gt;mm_dep_table;</span></a>
<a name="2280"><span class="lineNum">    2280 </span>            : </a>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         if (data-&gt;vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {</span></a>
<a name="2282"><span class="lineNum">    2282 </span><span class="lineNoCov">          0 :                 for (entry_id = 0; entry_id &lt; mm_table-&gt;count; entry_id++) {</span></a>
<a name="2283"><span class="lineNum">    2283 </span><span class="lineNoCov">          0 :                         if (mm_table-&gt;entries[entry_id].vddgfx_offset &amp; (1 &lt;&lt; 15))</span></a>
<a name="2284"><span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                                 v_record.us_vdd = mm_table-&gt;entries[entry_id].vddc +</span></a>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                                         mm_table-&gt;entries[entry_id].vddgfx_offset - 0xFFFF;</span></a>
<a name="2286"><span class="lineNum">    2286 </span>            :                         else</a>
<a name="2287"><span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                                 v_record.us_vdd = mm_table-&gt;entries[entry_id].vddc +</span></a>
<a name="2288"><span class="lineNum">    2288 </span>            :                                         mm_table-&gt;entries[entry_id].vddgfx_offset;</a>
<a name="2289"><span class="lineNum">    2289 </span>            : </a>
<a name="2290"><span class="lineNum">    2290 </span>            :                         /* Add the calculated VDDGFX to the VDDGFX lookup table */</a>
<a name="2291"><span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                         mm_table-&gt;entries[entry_id].vddgfx = v_record.us_cac_low =</span></a>
<a name="2292"><span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                                 v_record.us_cac_mid = v_record.us_cac_high = v_record.us_vdd;</span></a>
<a name="2293"><span class="lineNum">    2293 </span><span class="lineNoCov">          0 :                         phm_add_voltage(hwmgr, pptable_info-&gt;vddgfx_lookup_table, &amp;v_record);</span></a>
<a name="2294"><span class="lineNum">    2294 </span>            :                 }</a>
<a name="2295"><span class="lineNum">    2295 </span>            :         }</a>
<a name="2296"><span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2297"><span class="lineNum">    2297 </span>            : }</a>
<a name="2298"><span class="lineNum">    2298 </span>            : </a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 : static int smu7_sort_lookup_table(struct pp_hwmgr *hwmgr,</span></a>
<a name="2300"><span class="lineNum">    2300 </span>            :                 struct phm_ppt_v1_voltage_lookup_table *lookup_table)</a>
<a name="2301"><span class="lineNum">    2301 </span>            : {</a>
<a name="2302"><span class="lineNum">    2302 </span>            :         uint32_t table_size, i, j;</a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         table_size = lookup_table-&gt;count;</span></a>
<a name="2304"><span class="lineNum">    2304 </span>            : </a>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(0 != lookup_table-&gt;count,</span></a>
<a name="2306"><span class="lineNum">    2306 </span>            :                 &quot;Lookup table is empty&quot;, return -EINVAL);</a>
<a name="2307"><span class="lineNum">    2307 </span>            : </a>
<a name="2308"><span class="lineNum">    2308 </span>            :         /* Sorting voltages */</a>
<a name="2309"><span class="lineNum">    2309 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table_size - 1; i++) {</span></a>
<a name="2310"><span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                 for (j = i + 1; j &gt; 0; j--) {</span></a>
<a name="2311"><span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                         if (lookup_table-&gt;entries[j].us_vdd &lt;</span></a>
<a name="2312"><span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                                         lookup_table-&gt;entries[j - 1].us_vdd) {</span></a>
<a name="2313"><span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                                 swap(lookup_table-&gt;entries[j - 1],</span></a>
<a name="2314"><span class="lineNum">    2314 </span>            :                                      lookup_table-&gt;entries[j]);</a>
<a name="2315"><span class="lineNum">    2315 </span>            :                         }</a>
<a name="2316"><span class="lineNum">    2316 </span>            :                 }</a>
<a name="2317"><span class="lineNum">    2317 </span>            :         }</a>
<a name="2318"><span class="lineNum">    2318 </span>            : </a>
<a name="2319"><span class="lineNum">    2319 </span>            :         return 0;</a>
<a name="2320"><span class="lineNum">    2320 </span>            : }</a>
<a name="2321"><span class="lineNum">    2321 </span>            : </a>
<a name="2322"><span class="lineNum">    2322 </span><span class="lineNoCov">          0 : static int smu7_complete_dependency_tables(struct pp_hwmgr *hwmgr)</span></a>
<a name="2323"><span class="lineNum">    2323 </span>            : {</a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="2325"><span class="lineNum">    2325 </span>            :         int tmp_result;</a>
<a name="2326"><span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2328"><span class="lineNum">    2328 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2329"><span class="lineNum">    2329 </span>            : </a>
<a name="2330"><span class="lineNum">    2330 </span><span class="lineNoCov">          0 :         if (data-&gt;vdd_gfx_control == SMU7_VOLTAGE_CONTROL_BY_SVID2) {</span></a>
<a name="2331"><span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_patch_lookup_table_with_leakage(hwmgr,</span></a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                         table_info-&gt;vddgfx_lookup_table, &amp;(data-&gt;vddcgfx_leakage));</span></a>
<a name="2333"><span class="lineNum">    2333 </span>            :                 if (tmp_result != 0)</a>
<a name="2334"><span class="lineNum">    2334 </span>            :                         result = tmp_result;</a>
<a name="2335"><span class="lineNum">    2335 </span>            : </a>
<a name="2336"><span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                 smu7_patch_ppt_v1_with_vdd_leakage(hwmgr,</span></a>
<a name="2337"><span class="lineNum">    2337 </span>            :                         &amp;table_info-&gt;max_clock_voltage_on_dc.vddgfx, &amp;(data-&gt;vddcgfx_leakage));</a>
<a name="2338"><span class="lineNum">    2338 </span>            :         } else {</a>
<a name="2339"><span class="lineNum">    2339 </span>            : </a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_patch_lookup_table_with_leakage(hwmgr,</span></a>
<a name="2341"><span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                                 table_info-&gt;vddc_lookup_table, &amp;(data-&gt;vddc_leakage));</span></a>
<a name="2342"><span class="lineNum">    2342 </span>            :                 if (tmp_result)</a>
<a name="2343"><span class="lineNum">    2343 </span>            :                         result = tmp_result;</a>
<a name="2344"><span class="lineNum">    2344 </span>            : </a>
<a name="2345"><span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                 tmp_result = smu7_patch_clock_voltage_limits_with_vddc_leakage(hwmgr,</span></a>
<a name="2346"><span class="lineNum">    2346 </span>            :                                 &amp;(data-&gt;vddc_leakage), &amp;table_info-&gt;max_clock_voltage_on_dc.vddc);</a>
<a name="2347"><span class="lineNum">    2347 </span>            :                 if (tmp_result)</a>
<a name="2348"><span class="lineNum">    2348 </span>            :                         result = tmp_result;</a>
<a name="2349"><span class="lineNum">    2349 </span>            :         }</a>
<a name="2350"><span class="lineNum">    2350 </span>            : </a>
<a name="2351"><span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         tmp_result = smu7_patch_voltage_dependency_tables_with_lookup_table(hwmgr);</span></a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :         if (tmp_result)</span></a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                 result = tmp_result;</span></a>
<a name="2354"><span class="lineNum">    2354 </span>            : </a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineNoCov">          0 :         tmp_result = smu7_calc_voltage_dependency_tables(hwmgr);</span></a>
<a name="2356"><span class="lineNum">    2356 </span><span class="lineNoCov">          0 :         if (tmp_result)</span></a>
<a name="2357"><span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 result = tmp_result;</span></a>
<a name="2358"><span class="lineNum">    2358 </span>            : </a>
<a name="2359"><span class="lineNum">    2359 </span><span class="lineNoCov">          0 :         tmp_result = smu7_calc_mm_voltage_dependency_table(hwmgr);</span></a>
<a name="2360"><span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         if (tmp_result)</span></a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                 result = tmp_result;</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            : </a>
<a name="2363"><span class="lineNum">    2363 </span><span class="lineNoCov">          0 :         tmp_result = smu7_sort_lookup_table(hwmgr, table_info-&gt;vddgfx_lookup_table);</span></a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         if (tmp_result)</span></a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                 result = tmp_result;</span></a>
<a name="2366"><span class="lineNum">    2366 </span>            : </a>
<a name="2367"><span class="lineNum">    2367 </span><span class="lineNoCov">          0 :         tmp_result = smu7_sort_lookup_table(hwmgr, table_info-&gt;vddc_lookup_table);</span></a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         if (tmp_result)</span></a>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                 result = tmp_result;</span></a>
<a name="2370"><span class="lineNum">    2370 </span>            : </a>
<a name="2371"><span class="lineNum">    2371 </span><span class="lineNoCov">          0 :         return result;</span></a>
<a name="2372"><span class="lineNum">    2372 </span>            : }</a>
<a name="2373"><span class="lineNum">    2373 </span>            : </a>
<a name="2374"><span class="lineNum">    2374 </span>            : static int smu7_find_highest_vddc(struct pp_hwmgr *hwmgr)</a>
<a name="2375"><span class="lineNum">    2375 </span>            : {</a>
<a name="2376"><span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2377"><span class="lineNum">    2377 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *allowed_sclk_vdd_table =</span></a>
<a name="2379"><span class="lineNum">    2379 </span>            :                                                 table_info-&gt;vdd_dep_on_sclk;</a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_voltage_lookup_table *lookup_table =</span></a>
<a name="2381"><span class="lineNum">    2381 </span>            :                                                 table_info-&gt;vddc_lookup_table;</a>
<a name="2382"><span class="lineNum">    2382 </span>            :         uint16_t highest_voltage;</a>
<a name="2383"><span class="lineNum">    2383 </span>            :         uint32_t i;</a>
<a name="2384"><span class="lineNum">    2384 </span>            : </a>
<a name="2385"><span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         highest_voltage = allowed_sclk_vdd_table-&gt;entries[allowed_sclk_vdd_table-&gt;count - 1].vddc;</span></a>
<a name="2386"><span class="lineNum">    2386 </span>            : </a>
<a name="2387"><span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; lookup_table-&gt;count; i++) {</span></a>
<a name="2388"><span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                 if (lookup_table-&gt;entries[i].us_vdd &lt; ATOM_VIRTUAL_VOLTAGE_ID0 &amp;&amp;</span></a>
<a name="2389"><span class="lineNum">    2389 </span>            :                     lookup_table-&gt;entries[i].us_vdd &gt; highest_voltage)</a>
<a name="2390"><span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                         highest_voltage = lookup_table-&gt;entries[i].us_vdd;</span></a>
<a name="2391"><span class="lineNum">    2391 </span>            :         }</a>
<a name="2392"><span class="lineNum">    2392 </span>            : </a>
<a name="2393"><span class="lineNum">    2393 </span>            :         return highest_voltage;</a>
<a name="2394"><span class="lineNum">    2394 </span>            : }</a>
<a name="2395"><span class="lineNum">    2395 </span>            : </a>
<a name="2396"><span class="lineNum">    2396 </span><span class="lineNoCov">          0 : static int smu7_set_private_data_based_on_pptable_v1(struct pp_hwmgr *hwmgr)</span></a>
<a name="2397"><span class="lineNum">    2397 </span>            : {</a>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2399"><span class="lineNum">    2399 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2400"><span class="lineNum">    2400 </span>            : </a>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *allowed_sclk_vdd_table =</span></a>
<a name="2402"><span class="lineNum">    2402 </span>            :                                                 table_info-&gt;vdd_dep_on_sclk;</a>
<a name="2403"><span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *allowed_mclk_vdd_table =</span></a>
<a name="2404"><span class="lineNum">    2404 </span>            :                                                 table_info-&gt;vdd_dep_on_mclk;</a>
<a name="2405"><span class="lineNum">    2405 </span>            : </a>
<a name="2406"><span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_sclk_vdd_table != NULL,</span></a>
<a name="2407"><span class="lineNum">    2407 </span>            :                 &quot;VDD dependency on SCLK table is missing.&quot;,</a>
<a name="2408"><span class="lineNum">    2408 </span>            :                 return -EINVAL);</a>
<a name="2409"><span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_sclk_vdd_table-&gt;count &gt;= 1,</span></a>
<a name="2410"><span class="lineNum">    2410 </span>            :                 &quot;VDD dependency on SCLK table has to have is missing.&quot;,</a>
<a name="2411"><span class="lineNum">    2411 </span>            :                 return -EINVAL);</a>
<a name="2412"><span class="lineNum">    2412 </span>            : </a>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_mclk_vdd_table != NULL,</span></a>
<a name="2414"><span class="lineNum">    2414 </span>            :                 &quot;VDD dependency on MCLK table is missing&quot;,</a>
<a name="2415"><span class="lineNum">    2415 </span>            :                 return -EINVAL);</a>
<a name="2416"><span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_mclk_vdd_table-&gt;count &gt;= 1,</span></a>
<a name="2417"><span class="lineNum">    2417 </span>            :                 &quot;VDD dependency on MCLK table has to have is missing.&quot;,</a>
<a name="2418"><span class="lineNum">    2418 </span>            :                 return -EINVAL);</a>
<a name="2419"><span class="lineNum">    2419 </span>            : </a>
<a name="2420"><span class="lineNum">    2420 </span><span class="lineNoCov">          0 :         table_info-&gt;max_clock_voltage_on_ac.sclk =</span></a>
<a name="2421"><span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 allowed_sclk_vdd_table-&gt;entries[allowed_sclk_vdd_table-&gt;count - 1].clk;</span></a>
<a name="2422"><span class="lineNum">    2422 </span><span class="lineNoCov">          0 :         table_info-&gt;max_clock_voltage_on_ac.mclk =</span></a>
<a name="2423"><span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                 allowed_mclk_vdd_table-&gt;entries[allowed_mclk_vdd_table-&gt;count - 1].clk;</span></a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp; hwmgr-&gt;chip_id &lt;= CHIP_VEGAM)</span></a>
<a name="2425"><span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                 table_info-&gt;max_clock_voltage_on_ac.vddc =</span></a>
<a name="2426"><span class="lineNum">    2426 </span><span class="lineNoCov">          0 :                         smu7_find_highest_vddc(hwmgr);</span></a>
<a name="2427"><span class="lineNum">    2427 </span>            :         else</a>
<a name="2428"><span class="lineNum">    2428 </span><span class="lineNoCov">          0 :                 table_info-&gt;max_clock_voltage_on_ac.vddc =</span></a>
<a name="2429"><span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                         allowed_sclk_vdd_table-&gt;entries[allowed_sclk_vdd_table-&gt;count - 1].vddc;</span></a>
<a name="2430"><span class="lineNum">    2430 </span><span class="lineNoCov">          0 :         table_info-&gt;max_clock_voltage_on_ac.vddci =</span></a>
<a name="2431"><span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                 allowed_mclk_vdd_table-&gt;entries[allowed_mclk_vdd_table-&gt;count - 1].vddci;</span></a>
<a name="2432"><span class="lineNum">    2432 </span>            : </a>
<a name="2433"><span class="lineNum">    2433 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.sclk = table_info-&gt;max_clock_voltage_on_ac.sclk;</span></a>
<a name="2434"><span class="lineNum">    2434 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.mclk = table_info-&gt;max_clock_voltage_on_ac.mclk;</span></a>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.vddc = table_info-&gt;max_clock_voltage_on_ac.vddc;</span></a>
<a name="2436"><span class="lineNum">    2436 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.vddci = table_info-&gt;max_clock_voltage_on_ac.vddci;</span></a>
<a name="2437"><span class="lineNum">    2437 </span>            : </a>
<a name="2438"><span class="lineNum">    2438 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2439"><span class="lineNum">    2439 </span>            : }</a>
<a name="2440"><span class="lineNum">    2440 </span>            : </a>
<a name="2441"><span class="lineNum">    2441 </span><span class="lineNoCov">          0 : static int smu7_patch_voltage_workaround(struct pp_hwmgr *hwmgr)</span></a>
<a name="2442"><span class="lineNum">    2442 </span>            : {</a>
<a name="2443"><span class="lineNum">    2443 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2444"><span class="lineNum">    2444 </span>            :                        (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2445"><span class="lineNum">    2445 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table;</a>
<a name="2446"><span class="lineNum">    2446 </span>            :         struct phm_ppt_v1_voltage_lookup_table *lookup_table;</a>
<a name="2447"><span class="lineNum">    2447 </span>            :         uint32_t i;</a>
<a name="2448"><span class="lineNum">    2448 </span>            :         uint32_t hw_revision, sub_vendor_id, sub_sys_id;</a>
<a name="2449"><span class="lineNum">    2449 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="2450"><span class="lineNum">    2450 </span>            : </a>
<a name="2451"><span class="lineNum">    2451 </span><span class="lineNoCov">          0 :         if (table_info != NULL) {</span></a>
<a name="2452"><span class="lineNum">    2452 </span><span class="lineNoCov">          0 :                 dep_mclk_table = table_info-&gt;vdd_dep_on_mclk;</span></a>
<a name="2453"><span class="lineNum">    2453 </span><span class="lineNoCov">          0 :                 lookup_table = table_info-&gt;vddc_lookup_table;</span></a>
<a name="2454"><span class="lineNum">    2454 </span>            :         } else</a>
<a name="2455"><span class="lineNum">    2455 </span>            :                 return 0;</a>
<a name="2456"><span class="lineNum">    2456 </span>            : </a>
<a name="2457"><span class="lineNum">    2457 </span><span class="lineNoCov">          0 :         hw_revision = adev-&gt;pdev-&gt;revision;</span></a>
<a name="2458"><span class="lineNum">    2458 </span><span class="lineNoCov">          0 :         sub_sys_id = adev-&gt;pdev-&gt;subsystem_device;</span></a>
<a name="2459"><span class="lineNum">    2459 </span><span class="lineNoCov">          0 :         sub_vendor_id = adev-&gt;pdev-&gt;subsystem_vendor;</span></a>
<a name="2460"><span class="lineNum">    2460 </span>            : </a>
<a name="2461"><span class="lineNum">    2461 </span><span class="lineNoCov">          0 :         if (adev-&gt;pdev-&gt;device == 0x67DF &amp;&amp; hw_revision == 0xC7 &amp;&amp;</span></a>
<a name="2462"><span class="lineNum">    2462 </span><span class="lineNoCov">          0 :             ((sub_sys_id == 0xb37 &amp;&amp; sub_vendor_id == 0x1002) ||</span></a>
<a name="2463"><span class="lineNum">    2463 </span><span class="lineNoCov">          0 :              (sub_sys_id == 0x4a8 &amp;&amp; sub_vendor_id == 0x1043) ||</span></a>
<a name="2464"><span class="lineNum">    2464 </span><span class="lineNoCov">          0 :              (sub_sys_id == 0x9480 &amp;&amp; sub_vendor_id == 0x1682))) {</span></a>
<a name="2465"><span class="lineNum">    2465 </span>            : </a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="2467"><span class="lineNum">    2467 </span>            :                                               CGS_IND_REG__SMC,</a>
<a name="2468"><span class="lineNum">    2468 </span>            :                                               PWR_CKS_CNTL,</a>
<a name="2469"><span class="lineNum">    2469 </span>            :                                               CKS_STRETCH_AMOUNT,</a>
<a name="2470"><span class="lineNum">    2470 </span>            :                                               0x3);</a>
<a name="2471"><span class="lineNum">    2471 </span>            : </a>
<a name="2472"><span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                 if (lookup_table-&gt;entries[dep_mclk_table-&gt;entries[dep_mclk_table-&gt;count-1].vddInd].us_vdd &gt;= 1000)</span></a>
<a name="2473"><span class="lineNum">    2473 </span>            :                         return 0;</a>
<a name="2474"><span class="lineNum">    2474 </span>            : </a>
<a name="2475"><span class="lineNum">    2475 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; lookup_table-&gt;count; i++) {</span></a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 :                         if (lookup_table-&gt;entries[i].us_vdd &lt; 0xff01 &amp;&amp; lookup_table-&gt;entries[i].us_vdd &gt;= 1000) {</span></a>
<a name="2477"><span class="lineNum">    2477 </span><span class="lineNoCov">          0 :                                 dep_mclk_table-&gt;entries[dep_mclk_table-&gt;count-1].vddInd = (uint8_t) i;</span></a>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                                 return 0;</span></a>
<a name="2479"><span class="lineNum">    2479 </span>            :                         }</a>
<a name="2480"><span class="lineNum">    2480 </span>            :                 }</a>
<a name="2481"><span class="lineNum">    2481 </span>            :         }</a>
<a name="2482"><span class="lineNum">    2482 </span>            :         return 0;</a>
<a name="2483"><span class="lineNum">    2483 </span>            : }</a>
<a name="2484"><span class="lineNum">    2484 </span>            : </a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 : static int smu7_thermal_parameter_init(struct pp_hwmgr *hwmgr)</span></a>
<a name="2486"><span class="lineNum">    2486 </span>            : {</a>
<a name="2487"><span class="lineNum">    2487 </span>            :         struct pp_atomctrl_gpio_pin_assignment gpio_pin_assignment;</a>
<a name="2488"><span class="lineNum">    2488 </span>            :         uint32_t temp_reg;</a>
<a name="2489"><span class="lineNum">    2489 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="2490"><span class="lineNum">    2490 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="2491"><span class="lineNum">    2491 </span>            : </a>
<a name="2492"><span class="lineNum">    2492 </span>            : </a>
<a name="2493"><span class="lineNum">    2493 </span><span class="lineNoCov">          0 :         if (atomctrl_get_pp_assign_pin(hwmgr, VDDC_PCC_GPIO_PINID, &amp;gpio_pin_assignment)) {</span></a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                 temp_reg = cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCNB_PWRMGT_CNTL);</span></a>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 :                 switch (gpio_pin_assignment.uc_gpio_pin_bit_shift) {</span></a>
<a name="2496"><span class="lineNum">    2496 </span>            :                 case 0:</a>
<a name="2497"><span class="lineNum">    2497 </span><span class="lineNoCov">          0 :                         temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x1);</span></a>
<a name="2498"><span class="lineNum">    2498 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2499"><span class="lineNum">    2499 </span>            :                 case 1:</a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineNoCov">          0 :                         temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x2);</span></a>
<a name="2501"><span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2502"><span class="lineNum">    2502 </span>            :                 case 2:</a>
<a name="2503"><span class="lineNum">    2503 </span><span class="lineNoCov">          0 :                         temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW, 0x1);</span></a>
<a name="2504"><span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2505"><span class="lineNum">    2505 </span>            :                 case 3:</a>
<a name="2506"><span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                         temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, FORCE_NB_PS1, 0x1);</span></a>
<a name="2507"><span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2508"><span class="lineNum">    2508 </span>            :                 case 4:</a>
<a name="2509"><span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                         temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, DPM_ENABLED, 0x1);</span></a>
<a name="2510"><span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2511"><span class="lineNum">    2511 </span>            :                 default:</a>
<a name="2512"><span class="lineNum">    2512 </span>            :                         break;</a>
<a name="2513"><span class="lineNum">    2513 </span>            :                 }</a>
<a name="2514"><span class="lineNum">    2514 </span><span class="lineNoCov">          0 :                 cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCNB_PWRMGT_CNTL, temp_reg);</span></a>
<a name="2515"><span class="lineNum">    2515 </span>            :         }</a>
<a name="2516"><span class="lineNum">    2516 </span>            : </a>
<a name="2517"><span class="lineNum">    2517 </span><span class="lineNoCov">          0 :         if (table_info == NULL)</span></a>
<a name="2518"><span class="lineNum">    2518 </span>            :                 return 0;</a>
<a name="2519"><span class="lineNum">    2519 </span>            : </a>
<a name="2520"><span class="lineNum">    2520 </span><span class="lineNoCov">          0 :         if (table_info-&gt;cac_dtp_table-&gt;usDefaultTargetOperatingTemp != 0 &amp;&amp;</span></a>
<a name="2521"><span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.ucFanControlMode) {</span></a>
<a name="2522"><span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usFanPWMMinLimit =</span></a>
<a name="2523"><span class="lineNum">    2523 </span><span class="lineNoCov">          0 :                         (uint16_t)hwmgr-&gt;thermal_controller.advanceFanControlParameters.ucMinimumPWMLimit;</span></a>
<a name="2524"><span class="lineNum">    2524 </span>            : </a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usFanPWMMaxLimit =</span></a>
<a name="2526"><span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                         (uint16_t)hwmgr-&gt;thermal_controller.advanceFanControlParameters.usDefaultMaxFanPWM;</span></a>
<a name="2527"><span class="lineNum">    2527 </span>            : </a>
<a name="2528"><span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usFanPWMStep = 1;</span></a>
<a name="2529"><span class="lineNum">    2529 </span>            : </a>
<a name="2530"><span class="lineNum">    2530 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usFanRPMMaxLimit = 100;</span></a>
<a name="2531"><span class="lineNum">    2531 </span>            : </a>
<a name="2532"><span class="lineNum">    2532 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usFanRPMMinLimit =</span></a>
<a name="2533"><span class="lineNum">    2533 </span>            :                         (uint16_t)hwmgr-&gt;thermal_controller.advanceFanControlParameters.ucMinimumPWMLimit;</a>
<a name="2534"><span class="lineNum">    2534 </span>            : </a>
<a name="2535"><span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usFanRPMStep = 1;</span></a>
<a name="2536"><span class="lineNum">    2536 </span>            : </a>
<a name="2537"><span class="lineNum">    2537 </span><span class="lineNoCov">          0 :                 table_info-&gt;cac_dtp_table-&gt;usDefaultTargetOperatingTemp = (table_info-&gt;cac_dtp_table-&gt;usDefaultTargetOperatingTemp &gt;= 50) ?</span></a>
<a name="2538"><span class="lineNum">    2538 </span>            :                                                                 (table_info-&gt;cac_dtp_table-&gt;usDefaultTargetOperatingTemp - 50) : 0;</a>
<a name="2539"><span class="lineNum">    2539 </span>            : </a>
<a name="2540"><span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                 table_info-&gt;cac_dtp_table-&gt;usOperatingTempMaxLimit = table_info-&gt;cac_dtp_table-&gt;usDefaultTargetOperatingTemp;</span></a>
<a name="2541"><span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 table_info-&gt;cac_dtp_table-&gt;usOperatingTempStep = 1;</span></a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                 table_info-&gt;cac_dtp_table-&gt;usOperatingTempHyst = 1;</span></a>
<a name="2543"><span class="lineNum">    2543 </span>            : </a>
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usMaxFanPWM =</span></a>
<a name="2545"><span class="lineNum">    2545 </span><span class="lineNoCov">          0 :                                hwmgr-&gt;thermal_controller.advanceFanControlParameters.usDefaultMaxFanPWM;</span></a>
<a name="2546"><span class="lineNum">    2546 </span>            : </a>
<a name="2547"><span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;thermal_controller.advanceFanControlParameters.usMaxFanRPM =</span></a>
<a name="2548"><span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                                hwmgr-&gt;thermal_controller.advanceFanControlParameters.usDefaultMaxFanRPM;</span></a>
<a name="2549"><span class="lineNum">    2549 </span>            : </a>
<a name="2550"><span class="lineNum">    2550 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;dyn_state.cac_dtp_table-&gt;usOperatingTempMinLimit =</span></a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                                table_info-&gt;cac_dtp_table-&gt;usOperatingTempMinLimit;</span></a>
<a name="2552"><span class="lineNum">    2552 </span>            : </a>
<a name="2553"><span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;dyn_state.cac_dtp_table-&gt;usOperatingTempMaxLimit =</span></a>
<a name="2554"><span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                                table_info-&gt;cac_dtp_table-&gt;usOperatingTempMaxLimit;</span></a>
<a name="2555"><span class="lineNum">    2555 </span>            : </a>
<a name="2556"><span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;dyn_state.cac_dtp_table-&gt;usDefaultTargetOperatingTemp =</span></a>
<a name="2557"><span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                                table_info-&gt;cac_dtp_table-&gt;usDefaultTargetOperatingTemp;</span></a>
<a name="2558"><span class="lineNum">    2558 </span>            : </a>
<a name="2559"><span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;dyn_state.cac_dtp_table-&gt;usOperatingTempStep =</span></a>
<a name="2560"><span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                                table_info-&gt;cac_dtp_table-&gt;usOperatingTempStep;</span></a>
<a name="2561"><span class="lineNum">    2561 </span>            : </a>
<a name="2562"><span class="lineNum">    2562 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;dyn_state.cac_dtp_table-&gt;usTargetOperatingTemp =</span></a>
<a name="2563"><span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                                table_info-&gt;cac_dtp_table-&gt;usTargetOperatingTemp;</span></a>
<a name="2564"><span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;feature_mask &amp; PP_OD_FUZZY_FAN_CONTROL_MASK)</span></a>
<a name="2565"><span class="lineNum">    2565 </span><span class="lineNoCov">          0 :                         phm_cap_set(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="2566"><span class="lineNum">    2566 </span>            :                                         PHM_PlatformCaps_ODFuzzyFanControlSupport);</a>
<a name="2567"><span class="lineNum">    2567 </span>            :         }</a>
<a name="2568"><span class="lineNum">    2568 </span>            : </a>
<a name="2569"><span class="lineNum">    2569 </span>            :         return 0;</a>
<a name="2570"><span class="lineNum">    2570 </span>            : }</a>
<a name="2571"><span class="lineNum">    2571 </span>            : </a>
<a name="2572"><span class="lineNum">    2572 </span>            : /**</a>
<a name="2573"><span class="lineNum">    2573 </span>            :  * smu7_patch_ppt_v0_with_vdd_leakage - Change virtual leakage voltage to actual value.</a>
<a name="2574"><span class="lineNum">    2574 </span>            :  *</a>
<a name="2575"><span class="lineNum">    2575 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="2576"><span class="lineNum">    2576 </span>            :  * @voltage: pointer to changing voltage</a>
<a name="2577"><span class="lineNum">    2577 </span>            :  * @leakage_table: pointer to leakage table</a>
<a name="2578"><span class="lineNum">    2578 </span>            :  */</a>
<a name="2579"><span class="lineNum">    2579 </span><span class="lineNoCov">          0 : static void smu7_patch_ppt_v0_with_vdd_leakage(struct pp_hwmgr *hwmgr,</span></a>
<a name="2580"><span class="lineNum">    2580 </span>            :                 uint32_t *voltage, struct smu7_leakage_voltage *leakage_table)</a>
<a name="2581"><span class="lineNum">    2581 </span>            : {</a>
<a name="2582"><span class="lineNum">    2582 </span>            :         uint32_t index;</a>
<a name="2583"><span class="lineNum">    2583 </span>            : </a>
<a name="2584"><span class="lineNum">    2584 </span>            :         /* search for leakage voltage ID 0xff01 ~ 0xff08 */</a>
<a name="2585"><span class="lineNum">    2585 </span><span class="lineNoCov">          0 :         for (index = 0; index &lt; leakage_table-&gt;count; index++) {</span></a>
<a name="2586"><span class="lineNum">    2586 </span>            :                 /* if this voltage matches a leakage voltage ID */</a>
<a name="2587"><span class="lineNum">    2587 </span>            :                 /* patch with actual leakage voltage */</a>
<a name="2588"><span class="lineNum">    2588 </span><span class="lineNoCov">          0 :                 if (leakage_table-&gt;leakage_id[index] == *voltage) {</span></a>
<a name="2589"><span class="lineNum">    2589 </span><span class="lineNoCov">          0 :                         *voltage = leakage_table-&gt;actual_voltage[index];</span></a>
<a name="2590"><span class="lineNum">    2590 </span>            :                         break;</a>
<a name="2591"><span class="lineNum">    2591 </span>            :                 }</a>
<a name="2592"><span class="lineNum">    2592 </span>            :         }</a>
<a name="2593"><span class="lineNum">    2593 </span>            : </a>
<a name="2594"><span class="lineNum">    2594 </span><span class="lineNoCov">          0 :         if (*voltage &gt; ATOM_VIRTUAL_VOLTAGE_ID0)</span></a>
<a name="2595"><span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                 pr_info(&quot;Voltage value looks like a Leakage ID but it's not patched\n&quot;);</span></a>
<a name="2596"><span class="lineNum">    2596 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2597"><span class="lineNum">    2597 </span>            : </a>
<a name="2598"><span class="lineNum">    2598 </span>            : </a>
<a name="2599"><span class="lineNum">    2599 </span>            : static int smu7_patch_vddc(struct pp_hwmgr *hwmgr,</a>
<a name="2600"><span class="lineNum">    2600 </span>            :                               struct phm_clock_voltage_dependency_table *tab)</a>
<a name="2601"><span class="lineNum">    2601 </span>            : {</a>
<a name="2602"><span class="lineNum">    2602 </span>            :         uint16_t i;</a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2604"><span class="lineNum">    2604 </span>            : </a>
<a name="2605"><span class="lineNum">    2605 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2606"><span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].v,</span></a>
<a name="2608"><span class="lineNum">    2608 </span>            :                                                 &amp;data-&gt;vddc_leakage);</a>
<a name="2609"><span class="lineNum">    2609 </span>            : </a>
<a name="2610"><span class="lineNum">    2610 </span>            :         return 0;</a>
<a name="2611"><span class="lineNum">    2611 </span>            : }</a>
<a name="2612"><span class="lineNum">    2612 </span>            : </a>
<a name="2613"><span class="lineNum">    2613 </span>            : static int smu7_patch_vddci(struct pp_hwmgr *hwmgr,</a>
<a name="2614"><span class="lineNum">    2614 </span>            :                                struct phm_clock_voltage_dependency_table *tab)</a>
<a name="2615"><span class="lineNum">    2615 </span>            : {</a>
<a name="2616"><span class="lineNum">    2616 </span>            :         uint16_t i;</a>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2618"><span class="lineNum">    2618 </span>            : </a>
<a name="2619"><span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2620"><span class="lineNum">    2620 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2621"><span class="lineNum">    2621 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].v,</span></a>
<a name="2622"><span class="lineNum">    2622 </span>            :                                                         &amp;data-&gt;vddci_leakage);</a>
<a name="2623"><span class="lineNum">    2623 </span>            : </a>
<a name="2624"><span class="lineNum">    2624 </span>            :         return 0;</a>
<a name="2625"><span class="lineNum">    2625 </span>            : }</a>
<a name="2626"><span class="lineNum">    2626 </span>            : </a>
<a name="2627"><span class="lineNum">    2627 </span>            : static int smu7_patch_vce_vddc(struct pp_hwmgr *hwmgr,</a>
<a name="2628"><span class="lineNum">    2628 </span>            :                                   struct phm_vce_clock_voltage_dependency_table *tab)</a>
<a name="2629"><span class="lineNum">    2629 </span>            : {</a>
<a name="2630"><span class="lineNum">    2630 </span>            :         uint16_t i;</a>
<a name="2631"><span class="lineNum">    2631 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2632"><span class="lineNum">    2632 </span>            : </a>
<a name="2633"><span class="lineNum">    2633 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2635"><span class="lineNum">    2635 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].v,</span></a>
<a name="2636"><span class="lineNum">    2636 </span>            :                                                         &amp;data-&gt;vddc_leakage);</a>
<a name="2637"><span class="lineNum">    2637 </span>            : </a>
<a name="2638"><span class="lineNum">    2638 </span>            :         return 0;</a>
<a name="2639"><span class="lineNum">    2639 </span>            : }</a>
<a name="2640"><span class="lineNum">    2640 </span>            : </a>
<a name="2641"><span class="lineNum">    2641 </span>            : </a>
<a name="2642"><span class="lineNum">    2642 </span>            : static int smu7_patch_uvd_vddc(struct pp_hwmgr *hwmgr,</a>
<a name="2643"><span class="lineNum">    2643 </span>            :                                   struct phm_uvd_clock_voltage_dependency_table *tab)</a>
<a name="2644"><span class="lineNum">    2644 </span>            : {</a>
<a name="2645"><span class="lineNum">    2645 </span>            :         uint16_t i;</a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2647"><span class="lineNum">    2647 </span>            : </a>
<a name="2648"><span class="lineNum">    2648 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2649"><span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2650"><span class="lineNum">    2650 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].v,</span></a>
<a name="2651"><span class="lineNum">    2651 </span>            :                                                         &amp;data-&gt;vddc_leakage);</a>
<a name="2652"><span class="lineNum">    2652 </span>            : </a>
<a name="2653"><span class="lineNum">    2653 </span>            :         return 0;</a>
<a name="2654"><span class="lineNum">    2654 </span>            : }</a>
<a name="2655"><span class="lineNum">    2655 </span>            : </a>
<a name="2656"><span class="lineNum">    2656 </span>            : static int smu7_patch_vddc_shed_limit(struct pp_hwmgr *hwmgr,</a>
<a name="2657"><span class="lineNum">    2657 </span>            :                                          struct phm_phase_shedding_limits_table *tab)</a>
<a name="2658"><span class="lineNum">    2658 </span>            : {</a>
<a name="2659"><span class="lineNum">    2659 </span>            :         uint16_t i;</a>
<a name="2660"><span class="lineNum">    2660 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2661"><span class="lineNum">    2661 </span>            : </a>
<a name="2662"><span class="lineNum">    2662 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2663"><span class="lineNum">    2663 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2664"><span class="lineNum">    2664 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].Voltage,</span></a>
<a name="2665"><span class="lineNum">    2665 </span>            :                                                         &amp;data-&gt;vddc_leakage);</a>
<a name="2666"><span class="lineNum">    2666 </span>            : </a>
<a name="2667"><span class="lineNum">    2667 </span>            :         return 0;</a>
<a name="2668"><span class="lineNum">    2668 </span>            : }</a>
<a name="2669"><span class="lineNum">    2669 </span>            : </a>
<a name="2670"><span class="lineNum">    2670 </span>            : static int smu7_patch_samu_vddc(struct pp_hwmgr *hwmgr,</a>
<a name="2671"><span class="lineNum">    2671 </span>            :                                    struct phm_samu_clock_voltage_dependency_table *tab)</a>
<a name="2672"><span class="lineNum">    2672 </span>            : {</a>
<a name="2673"><span class="lineNum">    2673 </span>            :         uint16_t i;</a>
<a name="2674"><span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2675"><span class="lineNum">    2675 </span>            : </a>
<a name="2676"><span class="lineNum">    2676 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2677"><span class="lineNum">    2677 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2678"><span class="lineNum">    2678 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].v,</span></a>
<a name="2679"><span class="lineNum">    2679 </span>            :                                                         &amp;data-&gt;vddc_leakage);</a>
<a name="2680"><span class="lineNum">    2680 </span>            : </a>
<a name="2681"><span class="lineNum">    2681 </span>            :         return 0;</a>
<a name="2682"><span class="lineNum">    2682 </span>            : }</a>
<a name="2683"><span class="lineNum">    2683 </span>            : </a>
<a name="2684"><span class="lineNum">    2684 </span>            : static int smu7_patch_acp_vddc(struct pp_hwmgr *hwmgr,</a>
<a name="2685"><span class="lineNum">    2685 </span>            :                                   struct phm_acp_clock_voltage_dependency_table *tab)</a>
<a name="2686"><span class="lineNum">    2686 </span>            : {</a>
<a name="2687"><span class="lineNum">    2687 </span>            :         uint16_t i;</a>
<a name="2688"><span class="lineNum">    2688 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2689"><span class="lineNum">    2689 </span>            : </a>
<a name="2690"><span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         if (tab)</span></a>
<a name="2691"><span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++)</span></a>
<a name="2692"><span class="lineNum">    2692 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;tab-&gt;entries[i].v,</span></a>
<a name="2693"><span class="lineNum">    2693 </span>            :                                         &amp;data-&gt;vddc_leakage);</a>
<a name="2694"><span class="lineNum">    2694 </span>            : </a>
<a name="2695"><span class="lineNum">    2695 </span>            :         return 0;</a>
<a name="2696"><span class="lineNum">    2696 </span>            : }</a>
<a name="2697"><span class="lineNum">    2697 </span>            : </a>
<a name="2698"><span class="lineNum">    2698 </span><span class="lineNoCov">          0 : static int smu7_patch_limits_vddc(struct pp_hwmgr *hwmgr,</span></a>
<a name="2699"><span class="lineNum">    2699 </span>            :                                   struct phm_clock_and_voltage_limits *tab)</a>
<a name="2700"><span class="lineNum">    2700 </span>            : {</a>
<a name="2701"><span class="lineNum">    2701 </span>            :         uint32_t vddc, vddci;</a>
<a name="2702"><span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2703"><span class="lineNum">    2703 </span>            : </a>
<a name="2704"><span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         if (tab) {</span></a>
<a name="2705"><span class="lineNum">    2705 </span><span class="lineNoCov">          0 :                 vddc = tab-&gt;vddc;</span></a>
<a name="2706"><span class="lineNum">    2706 </span><span class="lineNoCov">          0 :                 smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;vddc,</span></a>
<a name="2707"><span class="lineNum">    2707 </span>            :                                                    &amp;data-&gt;vddc_leakage);</a>
<a name="2708"><span class="lineNum">    2708 </span><span class="lineNoCov">          0 :                 tab-&gt;vddc = vddc;</span></a>
<a name="2709"><span class="lineNum">    2709 </span><span class="lineNoCov">          0 :                 vddci = tab-&gt;vddci;</span></a>
<a name="2710"><span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                 smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;vddci,</span></a>
<a name="2711"><span class="lineNum">    2711 </span>            :                                                    &amp;data-&gt;vddci_leakage);</a>
<a name="2712"><span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                 tab-&gt;vddci = vddci;</span></a>
<a name="2713"><span class="lineNum">    2713 </span>            :         }</a>
<a name="2714"><span class="lineNum">    2714 </span>            : </a>
<a name="2715"><span class="lineNum">    2715 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2716"><span class="lineNum">    2716 </span>            : }</a>
<a name="2717"><span class="lineNum">    2717 </span>            : </a>
<a name="2718"><span class="lineNum">    2718 </span><span class="lineNoCov">          0 : static int smu7_patch_cac_vddc(struct pp_hwmgr *hwmgr, struct phm_cac_leakage_table *tab)</span></a>
<a name="2719"><span class="lineNum">    2719 </span>            : {</a>
<a name="2720"><span class="lineNum">    2720 </span>            :         uint32_t i;</a>
<a name="2721"><span class="lineNum">    2721 </span>            :         uint32_t vddc;</a>
<a name="2722"><span class="lineNum">    2722 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2723"><span class="lineNum">    2723 </span>            : </a>
<a name="2724"><span class="lineNum">    2724 </span><span class="lineNoCov">          0 :         if (tab) {</span></a>
<a name="2725"><span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; tab-&gt;count; i++) {</span></a>
<a name="2726"><span class="lineNum">    2726 </span><span class="lineNoCov">          0 :                         vddc = (uint32_t)(tab-&gt;entries[i].Vddc);</span></a>
<a name="2727"><span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                         smu7_patch_ppt_v0_with_vdd_leakage(hwmgr, &amp;vddc, &amp;data-&gt;vddc_leakage);</span></a>
<a name="2728"><span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                         tab-&gt;entries[i].Vddc = (uint16_t)vddc;</span></a>
<a name="2729"><span class="lineNum">    2729 </span>            :                 }</a>
<a name="2730"><span class="lineNum">    2730 </span>            :         }</a>
<a name="2731"><span class="lineNum">    2731 </span>            : </a>
<a name="2732"><span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2733"><span class="lineNum">    2733 </span>            : }</a>
<a name="2734"><span class="lineNum">    2734 </span>            : </a>
<a name="2735"><span class="lineNum">    2735 </span><span class="lineNoCov">          0 : static int smu7_patch_dependency_tables_with_leakage(struct pp_hwmgr *hwmgr)</span></a>
<a name="2736"><span class="lineNum">    2736 </span>            : {</a>
<a name="2737"><span class="lineNum">    2737 </span>            :         int tmp;</a>
<a name="2738"><span class="lineNum">    2738 </span>            : </a>
<a name="2739"><span class="lineNum">    2739 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_vddc(hwmgr, hwmgr-&gt;dyn_state.vddc_dependency_on_sclk);</span></a>
<a name="2740"><span class="lineNum">    2740 </span>            :         if (tmp)</a>
<a name="2741"><span class="lineNum">    2741 </span>            :                 return -EINVAL;</a>
<a name="2742"><span class="lineNum">    2742 </span>            : </a>
<a name="2743"><span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_vddc(hwmgr, hwmgr-&gt;dyn_state.vddc_dependency_on_mclk);</span></a>
<a name="2744"><span class="lineNum">    2744 </span>            :         if (tmp)</a>
<a name="2745"><span class="lineNum">    2745 </span>            :                 return -EINVAL;</a>
<a name="2746"><span class="lineNum">    2746 </span>            : </a>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_vddc(hwmgr, hwmgr-&gt;dyn_state.vddc_dep_on_dal_pwrl);</span></a>
<a name="2748"><span class="lineNum">    2748 </span>            :         if (tmp)</a>
<a name="2749"><span class="lineNum">    2749 </span>            :                 return -EINVAL;</a>
<a name="2750"><span class="lineNum">    2750 </span>            : </a>
<a name="2751"><span class="lineNum">    2751 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_vddci(hwmgr, hwmgr-&gt;dyn_state.vddci_dependency_on_mclk);</span></a>
<a name="2752"><span class="lineNum">    2752 </span>            :         if (tmp)</a>
<a name="2753"><span class="lineNum">    2753 </span>            :                 return -EINVAL;</a>
<a name="2754"><span class="lineNum">    2754 </span>            : </a>
<a name="2755"><span class="lineNum">    2755 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_vce_vddc(hwmgr, hwmgr-&gt;dyn_state.vce_clock_voltage_dependency_table);</span></a>
<a name="2756"><span class="lineNum">    2756 </span>            :         if (tmp)</a>
<a name="2757"><span class="lineNum">    2757 </span>            :                 return -EINVAL;</a>
<a name="2758"><span class="lineNum">    2758 </span>            : </a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_uvd_vddc(hwmgr, hwmgr-&gt;dyn_state.uvd_clock_voltage_dependency_table);</span></a>
<a name="2760"><span class="lineNum">    2760 </span>            :         if (tmp)</a>
<a name="2761"><span class="lineNum">    2761 </span>            :                 return -EINVAL;</a>
<a name="2762"><span class="lineNum">    2762 </span>            : </a>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_samu_vddc(hwmgr, hwmgr-&gt;dyn_state.samu_clock_voltage_dependency_table);</span></a>
<a name="2764"><span class="lineNum">    2764 </span>            :         if (tmp)</a>
<a name="2765"><span class="lineNum">    2765 </span>            :                 return -EINVAL;</a>
<a name="2766"><span class="lineNum">    2766 </span>            : </a>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_acp_vddc(hwmgr, hwmgr-&gt;dyn_state.acp_clock_voltage_dependency_table);</span></a>
<a name="2768"><span class="lineNum">    2768 </span>            :         if (tmp)</a>
<a name="2769"><span class="lineNum">    2769 </span>            :                 return -EINVAL;</a>
<a name="2770"><span class="lineNum">    2770 </span>            : </a>
<a name="2771"><span class="lineNum">    2771 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_vddc_shed_limit(hwmgr, hwmgr-&gt;dyn_state.vddc_phase_shed_limits_table);</span></a>
<a name="2772"><span class="lineNum">    2772 </span>            :         if (tmp)</a>
<a name="2773"><span class="lineNum">    2773 </span>            :                 return -EINVAL;</a>
<a name="2774"><span class="lineNum">    2774 </span>            : </a>
<a name="2775"><span class="lineNum">    2775 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_limits_vddc(hwmgr, &amp;hwmgr-&gt;dyn_state.max_clock_voltage_on_ac);</span></a>
<a name="2776"><span class="lineNum">    2776 </span><span class="lineNoCov">          0 :         if (tmp)</span></a>
<a name="2777"><span class="lineNum">    2777 </span>            :                 return -EINVAL;</a>
<a name="2778"><span class="lineNum">    2778 </span>            : </a>
<a name="2779"><span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_limits_vddc(hwmgr, &amp;hwmgr-&gt;dyn_state.max_clock_voltage_on_dc);</span></a>
<a name="2780"><span class="lineNum">    2780 </span><span class="lineNoCov">          0 :         if (tmp)</span></a>
<a name="2781"><span class="lineNum">    2781 </span>            :                 return -EINVAL;</a>
<a name="2782"><span class="lineNum">    2782 </span>            : </a>
<a name="2783"><span class="lineNum">    2783 </span><span class="lineNoCov">          0 :         tmp = smu7_patch_cac_vddc(hwmgr, hwmgr-&gt;dyn_state.cac_leakage_table);</span></a>
<a name="2784"><span class="lineNum">    2784 </span><span class="lineNoCov">          0 :         if (tmp)</span></a>
<a name="2785"><span class="lineNum">    2785 </span>            :                 return -EINVAL;</a>
<a name="2786"><span class="lineNum">    2786 </span>            : </a>
<a name="2787"><span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2788"><span class="lineNum">    2788 </span>            : }</a>
<a name="2789"><span class="lineNum">    2789 </span>            : </a>
<a name="2790"><span class="lineNum">    2790 </span>            : </a>
<a name="2791"><span class="lineNum">    2791 </span><span class="lineNoCov">          0 : static int smu7_set_private_data_based_on_pptable_v0(struct pp_hwmgr *hwmgr)</span></a>
<a name="2792"><span class="lineNum">    2792 </span>            : {</a>
<a name="2793"><span class="lineNum">    2793 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2794"><span class="lineNum">    2794 </span>            : </a>
<a name="2795"><span class="lineNum">    2795 </span><span class="lineNoCov">          0 :         struct phm_clock_voltage_dependency_table *allowed_sclk_vddc_table = hwmgr-&gt;dyn_state.vddc_dependency_on_sclk;</span></a>
<a name="2796"><span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         struct phm_clock_voltage_dependency_table *allowed_mclk_vddc_table = hwmgr-&gt;dyn_state.vddc_dependency_on_mclk;</span></a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 :         struct phm_clock_voltage_dependency_table *allowed_mclk_vddci_table = hwmgr-&gt;dyn_state.vddci_dependency_on_mclk;</span></a>
<a name="2798"><span class="lineNum">    2798 </span>            : </a>
<a name="2799"><span class="lineNum">    2799 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_sclk_vddc_table != NULL,</span></a>
<a name="2800"><span class="lineNum">    2800 </span>            :                 &quot;VDDC dependency on SCLK table is missing. This table is mandatory&quot;,</a>
<a name="2801"><span class="lineNum">    2801 </span>            :                 return -EINVAL);</a>
<a name="2802"><span class="lineNum">    2802 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_sclk_vddc_table-&gt;count &gt;= 1,</span></a>
<a name="2803"><span class="lineNum">    2803 </span>            :                 &quot;VDDC dependency on SCLK table has to have is missing. This table is mandatory&quot;,</a>
<a name="2804"><span class="lineNum">    2804 </span>            :                 return -EINVAL);</a>
<a name="2805"><span class="lineNum">    2805 </span>            : </a>
<a name="2806"><span class="lineNum">    2806 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_mclk_vddc_table != NULL,</span></a>
<a name="2807"><span class="lineNum">    2807 </span>            :                 &quot;VDDC dependency on MCLK table is missing. This table is mandatory&quot;,</a>
<a name="2808"><span class="lineNum">    2808 </span>            :                 return -EINVAL);</a>
<a name="2809"><span class="lineNum">    2809 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(allowed_mclk_vddc_table-&gt;count &gt;= 1,</span></a>
<a name="2810"><span class="lineNum">    2810 </span>            :                 &quot;VDD dependency on MCLK table has to have is missing. This table is mandatory&quot;,</a>
<a name="2811"><span class="lineNum">    2811 </span>            :                 return -EINVAL);</a>
<a name="2812"><span class="lineNum">    2812 </span>            : </a>
<a name="2813"><span class="lineNum">    2813 </span><span class="lineNoCov">          0 :         data-&gt;min_vddc_in_pptable = (uint16_t)allowed_sclk_vddc_table-&gt;entries[0].v;</span></a>
<a name="2814"><span class="lineNum">    2814 </span><span class="lineNoCov">          0 :         data-&gt;max_vddc_in_pptable = (uint16_t)allowed_sclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].v;</span></a>
<a name="2815"><span class="lineNum">    2815 </span>            : </a>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.sclk =</span></a>
<a name="2817"><span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                 allowed_sclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].clk;</span></a>
<a name="2818"><span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.mclk =</span></a>
<a name="2819"><span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 allowed_mclk_vddc_table-&gt;entries[allowed_mclk_vddc_table-&gt;count - 1].clk;</span></a>
<a name="2820"><span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.vddc =</span></a>
<a name="2821"><span class="lineNum">    2821 </span><span class="lineNoCov">          0 :                 allowed_sclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].v;</span></a>
<a name="2822"><span class="lineNum">    2822 </span>            : </a>
<a name="2823"><span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         if (allowed_mclk_vddci_table != NULL &amp;&amp; allowed_mclk_vddci_table-&gt;count &gt;= 1) {</span></a>
<a name="2824"><span class="lineNum">    2824 </span><span class="lineNoCov">          0 :                 data-&gt;min_vddci_in_pptable = (uint16_t)allowed_mclk_vddci_table-&gt;entries[0].v;</span></a>
<a name="2825"><span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                 data-&gt;max_vddci_in_pptable = (uint16_t)allowed_mclk_vddci_table-&gt;entries[allowed_mclk_vddci_table-&gt;count - 1].v;</span></a>
<a name="2826"><span class="lineNum">    2826 </span>            :         }</a>
<a name="2827"><span class="lineNum">    2827 </span>            : </a>
<a name="2828"><span class="lineNum">    2828 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;dyn_state.vddci_dependency_on_mclk != NULL &amp;&amp; hwmgr-&gt;dyn_state.vddci_dependency_on_mclk-&gt;count &gt;= 1)</span></a>
<a name="2829"><span class="lineNum">    2829 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;dyn_state.max_clock_voltage_on_ac.vddci = hwmgr-&gt;dyn_state.vddci_dependency_on_mclk-&gt;entries[hwmgr-&gt;dyn_state.vddci_dependency_on_mclk-&gt;count - 1].v;</span></a>
<a name="2830"><span class="lineNum">    2830 </span>            : </a>
<a name="2831"><span class="lineNum">    2831 </span>            :         return 0;</a>
<a name="2832"><span class="lineNum">    2832 </span>            : }</a>
<a name="2833"><span class="lineNum">    2833 </span>            : </a>
<a name="2834"><span class="lineNum">    2834 </span><span class="lineNoCov">          0 : static int smu7_hwmgr_backend_fini(struct pp_hwmgr *hwmgr)</span></a>
<a name="2835"><span class="lineNum">    2835 </span>            : {</a>
<a name="2836"><span class="lineNum">    2836 </span><span class="lineNoCov">          0 :         kfree(hwmgr-&gt;dyn_state.vddc_dep_on_dal_pwrl);</span></a>
<a name="2837"><span class="lineNum">    2837 </span><span class="lineNoCov">          0 :         hwmgr-&gt;dyn_state.vddc_dep_on_dal_pwrl = NULL;</span></a>
<a name="2838"><span class="lineNum">    2838 </span><span class="lineNoCov">          0 :         kfree(hwmgr-&gt;backend);</span></a>
<a name="2839"><span class="lineNum">    2839 </span><span class="lineNoCov">          0 :         hwmgr-&gt;backend = NULL;</span></a>
<a name="2840"><span class="lineNum">    2840 </span>            : </a>
<a name="2841"><span class="lineNum">    2841 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2842"><span class="lineNum">    2842 </span>            : }</a>
<a name="2843"><span class="lineNum">    2843 </span>            : </a>
<a name="2844"><span class="lineNum">    2844 </span><span class="lineNoCov">          0 : static int smu7_get_elb_voltages(struct pp_hwmgr *hwmgr)</span></a>
<a name="2845"><span class="lineNum">    2845 </span>            : {</a>
<a name="2846"><span class="lineNum">    2846 </span>            :         uint16_t virtual_voltage_id, vddc, vddci, efuse_voltage_id;</a>
<a name="2847"><span class="lineNum">    2847 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2848"><span class="lineNum">    2848 </span>            :         int i;</a>
<a name="2849"><span class="lineNum">    2849 </span>            : </a>
<a name="2850"><span class="lineNum">    2850 </span><span class="lineNoCov">          0 :         if (atomctrl_get_leakage_id_from_efuse(hwmgr, &amp;efuse_voltage_id) == 0) {</span></a>
<a name="2851"><span class="lineNum">    2851 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; SMU7_MAX_LEAKAGE_COUNT; i++) {</span></a>
<a name="2852"><span class="lineNum">    2852 </span><span class="lineNoCov">          0 :                         virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;</span></a>
<a name="2853"><span class="lineNum">    2853 </span><span class="lineNoCov">          0 :                         if (atomctrl_get_leakage_vddc_base_on_leakage(hwmgr, &amp;vddc, &amp;vddci,</span></a>
<a name="2854"><span class="lineNum">    2854 </span>            :                                                                 virtual_voltage_id,</a>
<a name="2855"><span class="lineNum">    2855 </span>            :                                                                 efuse_voltage_id) == 0) {</a>
<a name="2856"><span class="lineNum">    2856 </span><span class="lineNoCov">          0 :                                 if (vddc != 0 &amp;&amp; vddc != virtual_voltage_id) {</span></a>
<a name="2857"><span class="lineNum">    2857 </span><span class="lineNoCov">          0 :                                         data-&gt;vddc_leakage.actual_voltage[data-&gt;vddc_leakage.count] = vddc;</span></a>
<a name="2858"><span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                                         data-&gt;vddc_leakage.leakage_id[data-&gt;vddc_leakage.count] = virtual_voltage_id;</span></a>
<a name="2859"><span class="lineNum">    2859 </span><span class="lineNoCov">          0 :                                         data-&gt;vddc_leakage.count++;</span></a>
<a name="2860"><span class="lineNum">    2860 </span>            :                                 }</a>
<a name="2861"><span class="lineNum">    2861 </span><span class="lineNoCov">          0 :                                 if (vddci != 0 &amp;&amp; vddci != virtual_voltage_id) {</span></a>
<a name="2862"><span class="lineNum">    2862 </span><span class="lineNoCov">          0 :                                         data-&gt;vddci_leakage.actual_voltage[data-&gt;vddci_leakage.count] = vddci;</span></a>
<a name="2863"><span class="lineNum">    2863 </span><span class="lineNoCov">          0 :                                         data-&gt;vddci_leakage.leakage_id[data-&gt;vddci_leakage.count] = virtual_voltage_id;</span></a>
<a name="2864"><span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                                         data-&gt;vddci_leakage.count++;</span></a>
<a name="2865"><span class="lineNum">    2865 </span>            :                                 }</a>
<a name="2866"><span class="lineNum">    2866 </span>            :                         }</a>
<a name="2867"><span class="lineNum">    2867 </span>            :                 }</a>
<a name="2868"><span class="lineNum">    2868 </span>            :         }</a>
<a name="2869"><span class="lineNum">    2869 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2870"><span class="lineNum">    2870 </span>            : }</a>
<a name="2871"><span class="lineNum">    2871 </span>            : </a>
<a name="2872"><span class="lineNum">    2872 </span>            : #define LEAKAGE_ID_MSB                  463</a>
<a name="2873"><span class="lineNum">    2873 </span>            : #define LEAKAGE_ID_LSB                  454</a>
<a name="2874"><span class="lineNum">    2874 </span>            : </a>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 : static int smu7_update_edc_leakage_table(struct pp_hwmgr *hwmgr)</span></a>
<a name="2876"><span class="lineNum">    2876 </span>            : {</a>
<a name="2877"><span class="lineNum">    2877 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2878"><span class="lineNum">    2878 </span>            :         uint32_t efuse;</a>
<a name="2879"><span class="lineNum">    2879 </span>            :         uint16_t offset;</a>
<a name="2880"><span class="lineNum">    2880 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="2881"><span class="lineNum">    2881 </span>            : </a>
<a name="2882"><span class="lineNum">    2882 </span><span class="lineNoCov">          0 :         if (data-&gt;disable_edc_leakage_controller)</span></a>
<a name="2883"><span class="lineNum">    2883 </span>            :                 return 0;</a>
<a name="2884"><span class="lineNum">    2884 </span>            : </a>
<a name="2885"><span class="lineNum">    2885 </span><span class="lineNoCov">          0 :         ret = atomctrl_get_edc_hilo_leakage_offset_table(hwmgr,</span></a>
<a name="2886"><span class="lineNum">    2886 </span>            :                                                          &amp;data-&gt;edc_hilo_leakage_offset_from_vbios);</a>
<a name="2887"><span class="lineNum">    2887 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="2888"><span class="lineNum">    2888 </span>            :                 return ret;</a>
<a name="2889"><span class="lineNum">    2889 </span>            : </a>
<a name="2890"><span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         if (data-&gt;edc_hilo_leakage_offset_from_vbios.usEdcDidtLoDpm7TableOffset &amp;&amp;</span></a>
<a name="2891"><span class="lineNum">    2891 </span><span class="lineNoCov">          0 :             data-&gt;edc_hilo_leakage_offset_from_vbios.usEdcDidtHiDpm7TableOffset) {</span></a>
<a name="2892"><span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                 atomctrl_read_efuse(hwmgr, LEAKAGE_ID_LSB, LEAKAGE_ID_MSB, &amp;efuse);</span></a>
<a name="2893"><span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                 if (efuse &lt; data-&gt;edc_hilo_leakage_offset_from_vbios.usHiLoLeakageThreshold)</span></a>
<a name="2894"><span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                         offset = data-&gt;edc_hilo_leakage_offset_from_vbios.usEdcDidtLoDpm7TableOffset;</span></a>
<a name="2895"><span class="lineNum">    2895 </span>            :                 else</a>
<a name="2896"><span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                         offset = data-&gt;edc_hilo_leakage_offset_from_vbios.usEdcDidtHiDpm7TableOffset;</span></a>
<a name="2897"><span class="lineNum">    2897 </span>            : </a>
<a name="2898"><span class="lineNum">    2898 </span><span class="lineNoCov">          0 :                 ret = atomctrl_get_edc_leakage_table(hwmgr,</span></a>
<a name="2899"><span class="lineNum">    2899 </span>            :                                                      &amp;data-&gt;edc_leakage_table,</a>
<a name="2900"><span class="lineNum">    2900 </span>            :                                                      offset);</a>
<a name="2901"><span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="2902"><span class="lineNum">    2902 </span>            :                         return ret;</a>
<a name="2903"><span class="lineNum">    2903 </span>            :         }</a>
<a name="2904"><span class="lineNum">    2904 </span>            : </a>
<a name="2905"><span class="lineNum">    2905 </span>            :         return ret;</a>
<a name="2906"><span class="lineNum">    2906 </span>            : }</a>
<a name="2907"><span class="lineNum">    2907 </span>            : </a>
<a name="2908"><span class="lineNum">    2908 </span><span class="lineNoCov">          0 : static int smu7_hwmgr_backend_init(struct pp_hwmgr *hwmgr)</span></a>
<a name="2909"><span class="lineNum">    2909 </span>            : {</a>
<a name="2910"><span class="lineNum">    2910 </span>            :         struct smu7_hwmgr *data;</a>
<a name="2911"><span class="lineNum">    2911 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="2912"><span class="lineNum">    2912 </span>            : </a>
<a name="2913"><span class="lineNum">    2913 </span><span class="lineNoCov">          0 :         data = kzalloc(sizeof(struct smu7_hwmgr), GFP_KERNEL);</span></a>
<a name="2914"><span class="lineNum">    2914 </span><span class="lineNoCov">          0 :         if (data == NULL)</span></a>
<a name="2915"><span class="lineNum">    2915 </span>            :                 return -ENOMEM;</a>
<a name="2916"><span class="lineNum">    2916 </span>            : </a>
<a name="2917"><span class="lineNum">    2917 </span><span class="lineNoCov">          0 :         hwmgr-&gt;backend = data;</span></a>
<a name="2918"><span class="lineNum">    2918 </span><span class="lineNoCov">          0 :         smu7_patch_voltage_workaround(hwmgr);</span></a>
<a name="2919"><span class="lineNum">    2919 </span><span class="lineNoCov">          0 :         smu7_init_dpm_defaults(hwmgr);</span></a>
<a name="2920"><span class="lineNum">    2920 </span>            : </a>
<a name="2921"><span class="lineNum">    2921 </span>            :         /* Get leakage voltage based on leakage ID. */</a>
<a name="2922"><span class="lineNum">    2922 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="2923"><span class="lineNum">    2923 </span>            :                         PHM_PlatformCaps_EVV)) {</a>
<a name="2924"><span class="lineNum">    2924 </span><span class="lineNoCov">          0 :                 result = smu7_get_evv_voltages(hwmgr);</span></a>
<a name="2925"><span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                 if (result) {</span></a>
<a name="2926"><span class="lineNum">    2926 </span><span class="lineNoCov">          0 :                         pr_info(&quot;Get EVV Voltage Failed.  Abort Driver loading!\n&quot;);</span></a>
<a name="2927"><span class="lineNum">    2927 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span></a>
<a name="2928"><span class="lineNum">    2928 </span>            :                 }</a>
<a name="2929"><span class="lineNum">    2929 </span>            :         } else {</a>
<a name="2930"><span class="lineNum">    2930 </span><span class="lineNoCov">          0 :                 smu7_get_elb_voltages(hwmgr);</span></a>
<a name="2931"><span class="lineNum">    2931 </span>            :         }</a>
<a name="2932"><span class="lineNum">    2932 </span>            : </a>
<a name="2933"><span class="lineNum">    2933 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V1) {</span></a>
<a name="2934"><span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                 smu7_complete_dependency_tables(hwmgr);</span></a>
<a name="2935"><span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                 smu7_set_private_data_based_on_pptable_v1(hwmgr);</span></a>
<a name="2936"><span class="lineNum">    2936 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0) {</span></a>
<a name="2937"><span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                 smu7_patch_dependency_tables_with_leakage(hwmgr);</span></a>
<a name="2938"><span class="lineNum">    2938 </span><span class="lineNoCov">          0 :                 smu7_set_private_data_based_on_pptable_v0(hwmgr);</span></a>
<a name="2939"><span class="lineNum">    2939 </span>            :         }</a>
<a name="2940"><span class="lineNum">    2940 </span>            : </a>
<a name="2941"><span class="lineNum">    2941 </span>            :         /* Initalize Dynamic State Adjustment Rule Settings */</a>
<a name="2942"><span class="lineNum">    2942 </span><span class="lineNoCov">          0 :         result = phm_initializa_dynamic_state_adjustment_rule_settings(hwmgr);</span></a>
<a name="2943"><span class="lineNum">    2943 </span>            : </a>
<a name="2944"><span class="lineNum">    2944 </span><span class="lineNoCov">          0 :         if (0 == result) {</span></a>
<a name="2945"><span class="lineNum">    2945 </span><span class="lineNoCov">          0 :                 struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="2946"><span class="lineNum">    2946 </span>            : </a>
<a name="2947"><span class="lineNum">    2947 </span><span class="lineNoCov">          0 :                 data-&gt;is_tlu_enabled = false;</span></a>
<a name="2948"><span class="lineNum">    2948 </span>            : </a>
<a name="2949"><span class="lineNum">    2949 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.hardwareActivityPerformanceLevels =</span></a>
<a name="2950"><span class="lineNum">    2950 </span>            :                                                         SMU7_MAX_HARDWARE_POWERLEVELS;</a>
<a name="2951"><span class="lineNum">    2951 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.hardwarePerformanceLevels = 2;</span></a>
<a name="2952"><span class="lineNum">    2952 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.minimumClocksReductionPercentage = 50;</span></a>
<a name="2953"><span class="lineNum">    2953 </span>            : </a>
<a name="2954"><span class="lineNum">    2954 </span><span class="lineNoCov">          0 :                 data-&gt;pcie_gen_cap = adev-&gt;pm.pcie_gen_mask;</span></a>
<a name="2955"><span class="lineNum">    2955 </span><span class="lineNoCov">          0 :                 if (data-&gt;pcie_gen_cap &amp; CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)</span></a>
<a name="2956"><span class="lineNum">    2956 </span><span class="lineNoCov">          0 :                         data-&gt;pcie_spc_cap = 20;</span></a>
<a name="2957"><span class="lineNum">    2957 </span>            :                 else</a>
<a name="2958"><span class="lineNum">    2958 </span><span class="lineNoCov">          0 :                         data-&gt;pcie_spc_cap = 16;</span></a>
<a name="2959"><span class="lineNum">    2959 </span><span class="lineNoCov">          0 :                 data-&gt;pcie_lane_cap = adev-&gt;pm.pcie_mlw_mask;</span></a>
<a name="2960"><span class="lineNum">    2960 </span>            : </a>
<a name="2961"><span class="lineNum">    2961 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.vbiosInterruptId = 0x20000400; /* IRQ_SOURCE1_SW_INT */</span></a>
<a name="2962"><span class="lineNum">    2962 </span>            : /* The true clock step depends on the frequency, typically 4.5 or 9 MHz. Here we use 5. */</a>
<a name="2963"><span class="lineNum">    2963 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.clockStep.engineClock = 500;</span></a>
<a name="2964"><span class="lineNum">    2964 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;platform_descriptor.clockStep.memoryClock = 500;</span></a>
<a name="2965"><span class="lineNum">    2965 </span><span class="lineNoCov">          0 :                 smu7_thermal_parameter_init(hwmgr);</span></a>
<a name="2966"><span class="lineNum">    2966 </span>            :         } else {</a>
<a name="2967"><span class="lineNum">    2967 </span>            :                 /* Ignore return value in here, we are cleaning up a mess. */</a>
<a name="2968"><span class="lineNum">    2968 </span>            :                 smu7_hwmgr_backend_fini(hwmgr);</a>
<a name="2969"><span class="lineNum">    2969 </span>            :         }</a>
<a name="2970"><span class="lineNum">    2970 </span>            : </a>
<a name="2971"><span class="lineNum">    2971 </span><span class="lineNoCov">          0 :         result = smu7_update_edc_leakage_table(hwmgr);</span></a>
<a name="2972"><span class="lineNum">    2972 </span><span class="lineNoCov">          0 :         if (result)</span></a>
<a name="2973"><span class="lineNum">    2973 </span>            :                 return result;</a>
<a name="2974"><span class="lineNum">    2974 </span>            : </a>
<a name="2975"><span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2976"><span class="lineNum">    2976 </span>            : }</a>
<a name="2977"><span class="lineNum">    2977 </span>            : </a>
<a name="2978"><span class="lineNum">    2978 </span><span class="lineNoCov">          0 : static int smu7_force_dpm_highest(struct pp_hwmgr *hwmgr)</span></a>
<a name="2979"><span class="lineNum">    2979 </span>            : {</a>
<a name="2980"><span class="lineNum">    2980 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="2981"><span class="lineNum">    2981 </span>            :         uint32_t level, tmp;</a>
<a name="2982"><span class="lineNum">    2982 </span>            : </a>
<a name="2983"><span class="lineNum">    2983 </span><span class="lineNoCov">          0 :         if (!data-&gt;pcie_dpm_key_disabled) {</span></a>
<a name="2984"><span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask) {</span></a>
<a name="2985"><span class="lineNum">    2985 </span>            :                         level = 0;</a>
<a name="2986"><span class="lineNum">    2986 </span>            :                         tmp = data-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask;</a>
<a name="2987"><span class="lineNum">    2987 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span></a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :                                 level++;</span></a>
<a name="2989"><span class="lineNum">    2989 </span>            : </a>
<a name="2990"><span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                         if (level)</span></a>
<a name="2991"><span class="lineNum">    2991 </span><span class="lineNoCov">          0 :                                 smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="2992"><span class="lineNum">    2992 </span>            :                                                 PPSMC_MSG_PCIeDPM_ForceLevel, level,</a>
<a name="2993"><span class="lineNum">    2993 </span>            :                                                 NULL);</a>
<a name="2994"><span class="lineNum">    2994 </span>            :                 }</a>
<a name="2995"><span class="lineNum">    2995 </span>            :         }</a>
<a name="2996"><span class="lineNum">    2996 </span>            : </a>
<a name="2997"><span class="lineNum">    2997 </span><span class="lineNoCov">          0 :         if (!data-&gt;sclk_dpm_key_disabled) {</span></a>
<a name="2998"><span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask) {</span></a>
<a name="2999"><span class="lineNum">    2999 </span>            :                         level = 0;</a>
<a name="3000"><span class="lineNum">    3000 </span>            :                         tmp = data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask;</a>
<a name="3001"><span class="lineNum">    3001 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span></a>
<a name="3002"><span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                                 level++;</span></a>
<a name="3003"><span class="lineNum">    3003 </span>            : </a>
<a name="3004"><span class="lineNum">    3004 </span><span class="lineNoCov">          0 :                         if (level)</span></a>
<a name="3005"><span class="lineNum">    3005 </span><span class="lineNoCov">          0 :                                 smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3006"><span class="lineNum">    3006 </span>            :                                                 PPSMC_MSG_SCLKDPM_SetEnabledMask,</a>
<a name="3007"><span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                                                 (1 &lt;&lt; level),</span></a>
<a name="3008"><span class="lineNum">    3008 </span>            :                                                 NULL);</a>
<a name="3009"><span class="lineNum">    3009 </span>            :                 }</a>
<a name="3010"><span class="lineNum">    3010 </span>            :         }</a>
<a name="3011"><span class="lineNum">    3011 </span>            : </a>
<a name="3012"><span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         if (!data-&gt;mclk_dpm_key_disabled) {</span></a>
<a name="3013"><span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask) {</span></a>
<a name="3014"><span class="lineNum">    3014 </span>            :                         level = 0;</a>
<a name="3015"><span class="lineNum">    3015 </span>            :                         tmp = data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask;</a>
<a name="3016"><span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span></a>
<a name="3017"><span class="lineNum">    3017 </span><span class="lineNoCov">          0 :                                 level++;</span></a>
<a name="3018"><span class="lineNum">    3018 </span>            : </a>
<a name="3019"><span class="lineNum">    3019 </span><span class="lineNoCov">          0 :                         if (level)</span></a>
<a name="3020"><span class="lineNum">    3020 </span><span class="lineNoCov">          0 :                                 smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3021"><span class="lineNum">    3021 </span>            :                                                 PPSMC_MSG_MCLKDPM_SetEnabledMask,</a>
<a name="3022"><span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                                                 (1 &lt;&lt; level),</span></a>
<a name="3023"><span class="lineNum">    3023 </span>            :                                                 NULL);</a>
<a name="3024"><span class="lineNum">    3024 </span>            :                 }</a>
<a name="3025"><span class="lineNum">    3025 </span>            :         }</a>
<a name="3026"><span class="lineNum">    3026 </span>            : </a>
<a name="3027"><span class="lineNum">    3027 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3028"><span class="lineNum">    3028 </span>            : }</a>
<a name="3029"><span class="lineNum">    3029 </span>            : </a>
<a name="3030"><span class="lineNum">    3030 </span><span class="lineNoCov">          0 : static int smu7_upload_dpm_level_enable_mask(struct pp_hwmgr *hwmgr)</span></a>
<a name="3031"><span class="lineNum">    3031 </span>            : {</a>
<a name="3032"><span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3033"><span class="lineNum">    3033 </span>            : </a>
<a name="3034"><span class="lineNum">    3034 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="3035"><span class="lineNum">    3035 </span><span class="lineNoCov">          0 :                 phm_apply_dal_min_voltage_request(hwmgr);</span></a>
<a name="3036"><span class="lineNum">    3036 </span>            : /* TO DO  for v0 iceland and Ci*/</a>
<a name="3037"><span class="lineNum">    3037 </span>            : </a>
<a name="3038"><span class="lineNum">    3038 </span><span class="lineNoCov">          0 :         if (!data-&gt;sclk_dpm_key_disabled) {</span></a>
<a name="3039"><span class="lineNum">    3039 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask)</span></a>
<a name="3040"><span class="lineNum">    3040 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3041"><span class="lineNum">    3041 </span>            :                                         PPSMC_MSG_SCLKDPM_SetEnabledMask,</a>
<a name="3042"><span class="lineNum">    3042 </span>            :                                         data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask,</a>
<a name="3043"><span class="lineNum">    3043 </span>            :                                         NULL);</a>
<a name="3044"><span class="lineNum">    3044 </span>            :         }</a>
<a name="3045"><span class="lineNum">    3045 </span>            : </a>
<a name="3046"><span class="lineNum">    3046 </span><span class="lineNoCov">          0 :         if (!data-&gt;mclk_dpm_key_disabled) {</span></a>
<a name="3047"><span class="lineNum">    3047 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask)</span></a>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3049"><span class="lineNum">    3049 </span>            :                                         PPSMC_MSG_MCLKDPM_SetEnabledMask,</a>
<a name="3050"><span class="lineNum">    3050 </span>            :                                         data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask,</a>
<a name="3051"><span class="lineNum">    3051 </span>            :                                         NULL);</a>
<a name="3052"><span class="lineNum">    3052 </span>            :         }</a>
<a name="3053"><span class="lineNum">    3053 </span>            : </a>
<a name="3054"><span class="lineNum">    3054 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3055"><span class="lineNum">    3055 </span>            : }</a>
<a name="3056"><span class="lineNum">    3056 </span>            : </a>
<a name="3057"><span class="lineNum">    3057 </span><span class="lineNoCov">          0 : static int smu7_unforce_dpm_levels(struct pp_hwmgr *hwmgr)</span></a>
<a name="3058"><span class="lineNum">    3058 </span>            : {</a>
<a name="3059"><span class="lineNum">    3059 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3060"><span class="lineNum">    3060 </span>            : </a>
<a name="3061"><span class="lineNum">    3061 </span><span class="lineNoCov">          0 :         if (!smum_is_dpm_running(hwmgr))</span></a>
<a name="3062"><span class="lineNum">    3062 </span>            :                 return -EINVAL;</a>
<a name="3063"><span class="lineNum">    3063 </span>            : </a>
<a name="3064"><span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         if (!data-&gt;pcie_dpm_key_disabled) {</span></a>
<a name="3065"><span class="lineNum">    3065 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr,</span></a>
<a name="3066"><span class="lineNum">    3066 </span>            :                                 PPSMC_MSG_PCIeDPM_UnForceLevel,</a>
<a name="3067"><span class="lineNum">    3067 </span>            :                                 NULL);</a>
<a name="3068"><span class="lineNum">    3068 </span>            :         }</a>
<a name="3069"><span class="lineNum">    3069 </span>            : </a>
<a name="3070"><span class="lineNum">    3070 </span><span class="lineNoCov">          0 :         return smu7_upload_dpm_level_enable_mask(hwmgr);</span></a>
<a name="3071"><span class="lineNum">    3071 </span>            : }</a>
<a name="3072"><span class="lineNum">    3072 </span>            : </a>
<a name="3073"><span class="lineNum">    3073 </span><span class="lineNoCov">          0 : static int smu7_force_dpm_lowest(struct pp_hwmgr *hwmgr)</span></a>
<a name="3074"><span class="lineNum">    3074 </span>            : {</a>
<a name="3075"><span class="lineNum">    3075 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data =</span></a>
<a name="3076"><span class="lineNum">    3076 </span>            :                         (struct smu7_hwmgr *)(hwmgr-&gt;backend);</a>
<a name="3077"><span class="lineNum">    3077 </span>            :         uint32_t level;</a>
<a name="3078"><span class="lineNum">    3078 </span>            : </a>
<a name="3079"><span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         if (!data-&gt;sclk_dpm_key_disabled)</span></a>
<a name="3080"><span class="lineNum">    3080 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask) {</span></a>
<a name="3081"><span class="lineNum">    3081 </span><span class="lineNoCov">          0 :                         level = phm_get_lowest_enabled_level(hwmgr,</span></a>
<a name="3082"><span class="lineNum">    3082 </span>            :                                                               data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask);</a>
<a name="3083"><span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3084"><span class="lineNum">    3084 </span>            :                                                             PPSMC_MSG_SCLKDPM_SetEnabledMask,</a>
<a name="3085"><span class="lineNum">    3085 </span><span class="lineNoCov">          0 :                                                             (1 &lt;&lt; level),</span></a>
<a name="3086"><span class="lineNum">    3086 </span>            :                                                             NULL);</a>
<a name="3087"><span class="lineNum">    3087 </span>            : </a>
<a name="3088"><span class="lineNum">    3088 </span>            :         }</a>
<a name="3089"><span class="lineNum">    3089 </span>            : </a>
<a name="3090"><span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         if (!data-&gt;mclk_dpm_key_disabled) {</span></a>
<a name="3091"><span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask) {</span></a>
<a name="3092"><span class="lineNum">    3092 </span><span class="lineNoCov">          0 :                         level = phm_get_lowest_enabled_level(hwmgr,</span></a>
<a name="3093"><span class="lineNum">    3093 </span>            :                                                               data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask);</a>
<a name="3094"><span class="lineNum">    3094 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3095"><span class="lineNum">    3095 </span>            :                                                             PPSMC_MSG_MCLKDPM_SetEnabledMask,</a>
<a name="3096"><span class="lineNum">    3096 </span><span class="lineNoCov">          0 :                                                             (1 &lt;&lt; level),</span></a>
<a name="3097"><span class="lineNum">    3097 </span>            :                                                             NULL);</a>
<a name="3098"><span class="lineNum">    3098 </span>            :                 }</a>
<a name="3099"><span class="lineNum">    3099 </span>            :         }</a>
<a name="3100"><span class="lineNum">    3100 </span>            : </a>
<a name="3101"><span class="lineNum">    3101 </span><span class="lineNoCov">          0 :         if (!data-&gt;pcie_dpm_key_disabled) {</span></a>
<a name="3102"><span class="lineNum">    3102 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask) {</span></a>
<a name="3103"><span class="lineNum">    3103 </span><span class="lineNoCov">          0 :                         level = phm_get_lowest_enabled_level(hwmgr,</span></a>
<a name="3104"><span class="lineNum">    3104 </span>            :                                                               data-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask);</a>
<a name="3105"><span class="lineNum">    3105 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="3106"><span class="lineNum">    3106 </span>            :                                                             PPSMC_MSG_PCIeDPM_ForceLevel,</a>
<a name="3107"><span class="lineNum">    3107 </span>            :                                                             (level),</a>
<a name="3108"><span class="lineNum">    3108 </span>            :                                                             NULL);</a>
<a name="3109"><span class="lineNum">    3109 </span>            :                 }</a>
<a name="3110"><span class="lineNum">    3110 </span>            :         }</a>
<a name="3111"><span class="lineNum">    3111 </span>            : </a>
<a name="3112"><span class="lineNum">    3112 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3113"><span class="lineNum">    3113 </span>            : }</a>
<a name="3114"><span class="lineNum">    3114 </span>            : </a>
<a name="3115"><span class="lineNum">    3115 </span><span class="lineNoCov">          0 : static int smu7_get_profiling_clk(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level,</span></a>
<a name="3116"><span class="lineNum">    3116 </span>            :                                 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *pcie_mask)</a>
<a name="3117"><span class="lineNum">    3117 </span>            : {</a>
<a name="3118"><span class="lineNum">    3118 </span>            :         uint32_t percentage;</a>
<a name="3119"><span class="lineNum">    3119 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3120"><span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         struct smu7_dpm_table *golden_dpm_table = &amp;data-&gt;golden_dpm_table;</span></a>
<a name="3121"><span class="lineNum">    3121 </span>            :         int32_t tmp_mclk;</a>
<a name="3122"><span class="lineNum">    3122 </span>            :         int32_t tmp_sclk;</a>
<a name="3123"><span class="lineNum">    3123 </span>            :         int32_t count;</a>
<a name="3124"><span class="lineNum">    3124 </span>            : </a>
<a name="3125"><span class="lineNum">    3125 </span><span class="lineNoCov">          0 :         if (golden_dpm_table-&gt;mclk_table.count &lt; 1)</span></a>
<a name="3126"><span class="lineNum">    3126 </span>            :                 return -EINVAL;</a>
<a name="3127"><span class="lineNum">    3127 </span>            : </a>
<a name="3128"><span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         percentage = 100 * golden_dpm_table-&gt;sclk_table.dpm_levels[golden_dpm_table-&gt;sclk_table.count - 1].value /</span></a>
<a name="3129"><span class="lineNum">    3129 </span><span class="lineNoCov">          0 :                         golden_dpm_table-&gt;mclk_table.dpm_levels[golden_dpm_table-&gt;mclk_table.count - 1].value;</span></a>
<a name="3130"><span class="lineNum">    3130 </span>            : </a>
<a name="3131"><span class="lineNum">    3131 </span><span class="lineNoCov">          0 :         if (golden_dpm_table-&gt;mclk_table.count == 1) {</span></a>
<a name="3132"><span class="lineNum">    3132 </span><span class="lineNoCov">          0 :                 percentage = 70;</span></a>
<a name="3133"><span class="lineNum">    3133 </span><span class="lineNoCov">          0 :                 tmp_mclk = golden_dpm_table-&gt;mclk_table.dpm_levels[golden_dpm_table-&gt;mclk_table.count - 1].value;</span></a>
<a name="3134"><span class="lineNum">    3134 </span><span class="lineNoCov">          0 :                 *mclk_mask = golden_dpm_table-&gt;mclk_table.count - 1;</span></a>
<a name="3135"><span class="lineNum">    3135 </span>            :         } else {</a>
<a name="3136"><span class="lineNum">    3136 </span><span class="lineNoCov">          0 :                 tmp_mclk = golden_dpm_table-&gt;mclk_table.dpm_levels[golden_dpm_table-&gt;mclk_table.count - 2].value;</span></a>
<a name="3137"><span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                 *mclk_mask = golden_dpm_table-&gt;mclk_table.count - 2;</span></a>
<a name="3138"><span class="lineNum">    3138 </span>            :         }</a>
<a name="3139"><span class="lineNum">    3139 </span>            : </a>
<a name="3140"><span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         tmp_sclk = tmp_mclk * percentage / 100;</span></a>
<a name="3141"><span class="lineNum">    3141 </span>            : </a>
<a name="3142"><span class="lineNum">    3142 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V0) {</span></a>
<a name="3143"><span class="lineNum">    3143 </span><span class="lineNoCov">          0 :                 for (count = hwmgr-&gt;dyn_state.vddc_dependency_on_sclk-&gt;count-1;</span></a>
<a name="3144"><span class="lineNum">    3144 </span><span class="lineNoCov">          0 :                         count &gt;= 0; count--) {</span></a>
<a name="3145"><span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                         if (tmp_sclk &gt;= hwmgr-&gt;dyn_state.vddc_dependency_on_sclk-&gt;entries[count].clk) {</span></a>
<a name="3146"><span class="lineNum">    3146 </span><span class="lineNoCov">          0 :                                 tmp_sclk = hwmgr-&gt;dyn_state.vddc_dependency_on_sclk-&gt;entries[count].clk;</span></a>
<a name="3147"><span class="lineNum">    3147 </span><span class="lineNoCov">          0 :                                 *sclk_mask = count;</span></a>
<a name="3148"><span class="lineNum">    3148 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="3149"><span class="lineNum">    3149 </span>            :                         }</a>
<a name="3150"><span class="lineNum">    3150 </span>            :                 }</a>
<a name="3151"><span class="lineNum">    3151 </span><span class="lineNoCov">          0 :                 if (count &lt; 0 || level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK) {</span></a>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineNoCov">          0 :                         *sclk_mask = 0;</span></a>
<a name="3153"><span class="lineNum">    3153 </span><span class="lineNoCov">          0 :                         tmp_sclk = hwmgr-&gt;dyn_state.vddc_dependency_on_sclk-&gt;entries[0].clk;</span></a>
<a name="3154"><span class="lineNum">    3154 </span>            :                 }</a>
<a name="3155"><span class="lineNum">    3155 </span>            : </a>
<a name="3156"><span class="lineNum">    3156 </span><span class="lineNoCov">          0 :                 if (level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK)</span></a>
<a name="3157"><span class="lineNum">    3157 </span><span class="lineNoCov">          0 :                         *sclk_mask = hwmgr-&gt;dyn_state.vddc_dependency_on_sclk-&gt;count-1;</span></a>
<a name="3158"><span class="lineNum">    3158 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;pp_table_version == PP_TABLE_V1) {</span></a>
<a name="3159"><span class="lineNum">    3159 </span><span class="lineNoCov">          0 :                 struct phm_ppt_v1_information *table_info =</span></a>
<a name="3160"><span class="lineNum">    3160 </span>            :                                 (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="3161"><span class="lineNum">    3161 </span>            : </a>
<a name="3162"><span class="lineNum">    3162 </span><span class="lineNoCov">          0 :                 for (count = table_info-&gt;vdd_dep_on_sclk-&gt;count-1; count &gt;= 0; count--) {</span></a>
<a name="3163"><span class="lineNum">    3163 </span><span class="lineNoCov">          0 :                         if (tmp_sclk &gt;= table_info-&gt;vdd_dep_on_sclk-&gt;entries[count].clk) {</span></a>
<a name="3164"><span class="lineNum">    3164 </span><span class="lineNoCov">          0 :                                 tmp_sclk = table_info-&gt;vdd_dep_on_sclk-&gt;entries[count].clk;</span></a>
<a name="3165"><span class="lineNum">    3165 </span><span class="lineNoCov">          0 :                                 *sclk_mask = count;</span></a>
<a name="3166"><span class="lineNum">    3166 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="3167"><span class="lineNum">    3167 </span>            :                         }</a>
<a name="3168"><span class="lineNum">    3168 </span>            :                 }</a>
<a name="3169"><span class="lineNum">    3169 </span><span class="lineNoCov">          0 :                 if (count &lt; 0 || level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK) {</span></a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineNoCov">          0 :                         *sclk_mask = 0;</span></a>
<a name="3171"><span class="lineNum">    3171 </span><span class="lineNoCov">          0 :                         tmp_sclk =  table_info-&gt;vdd_dep_on_sclk-&gt;entries[0].clk;</span></a>
<a name="3172"><span class="lineNum">    3172 </span>            :                 }</a>
<a name="3173"><span class="lineNum">    3173 </span>            : </a>
<a name="3174"><span class="lineNum">    3174 </span><span class="lineNoCov">          0 :                 if (level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK)</span></a>
<a name="3175"><span class="lineNum">    3175 </span><span class="lineNoCov">          0 :                         *sclk_mask = table_info-&gt;vdd_dep_on_sclk-&gt;count - 1;</span></a>
<a name="3176"><span class="lineNum">    3176 </span>            :         }</a>
<a name="3177"><span class="lineNum">    3177 </span>            : </a>
<a name="3178"><span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         if (level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK)</span></a>
<a name="3179"><span class="lineNum">    3179 </span><span class="lineNoCov">          0 :                 *mclk_mask = 0;</span></a>
<a name="3180"><span class="lineNum">    3180 </span><span class="lineNoCov">          0 :         else if (level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK)</span></a>
<a name="3181"><span class="lineNum">    3181 </span><span class="lineNoCov">          0 :                 *mclk_mask = golden_dpm_table-&gt;mclk_table.count - 1;</span></a>
<a name="3182"><span class="lineNum">    3182 </span>            : </a>
<a name="3183"><span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         *pcie_mask = data-&gt;dpm_table.pcie_speed_table.count - 1;</span></a>
<a name="3184"><span class="lineNum">    3184 </span><span class="lineNoCov">          0 :         hwmgr-&gt;pstate_sclk = tmp_sclk;</span></a>
<a name="3185"><span class="lineNum">    3185 </span><span class="lineNoCov">          0 :         hwmgr-&gt;pstate_mclk = tmp_mclk;</span></a>
<a name="3186"><span class="lineNum">    3186 </span>            : </a>
<a name="3187"><span class="lineNum">    3187 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3188"><span class="lineNum">    3188 </span>            : }</a>
<a name="3189"><span class="lineNum">    3189 </span>            : </a>
<a name="3190"><span class="lineNum">    3190 </span><span class="lineNoCov">          0 : static int smu7_force_dpm_level(struct pp_hwmgr *hwmgr,</span></a>
<a name="3191"><span class="lineNum">    3191 </span>            :                                 enum amd_dpm_forced_level level)</a>
<a name="3192"><span class="lineNum">    3192 </span>            : {</a>
<a name="3193"><span class="lineNum">    3193 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="3194"><span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         uint32_t sclk_mask = 0;</span></a>
<a name="3195"><span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         uint32_t mclk_mask = 0;</span></a>
<a name="3196"><span class="lineNum">    3196 </span><span class="lineNoCov">          0 :         uint32_t pcie_mask = 0;</span></a>
<a name="3197"><span class="lineNum">    3197 </span>            : </a>
<a name="3198"><span class="lineNum">    3198 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pstate_sclk == 0)</span></a>
<a name="3199"><span class="lineNum">    3199 </span><span class="lineNoCov">          0 :                 smu7_get_profiling_clk(hwmgr, level, &amp;sclk_mask, &amp;mclk_mask, &amp;pcie_mask);</span></a>
<a name="3200"><span class="lineNum">    3200 </span>            : </a>
<a name="3201"><span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         switch (level) {</span></a>
<a name="3202"><span class="lineNum">    3202 </span>            :         case AMD_DPM_FORCED_LEVEL_HIGH:</a>
<a name="3203"><span class="lineNum">    3203 </span><span class="lineNoCov">          0 :                 ret = smu7_force_dpm_highest(hwmgr);</span></a>
<a name="3204"><span class="lineNum">    3204 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3205"><span class="lineNum">    3205 </span>            :         case AMD_DPM_FORCED_LEVEL_LOW:</a>
<a name="3206"><span class="lineNum">    3206 </span><span class="lineNoCov">          0 :                 ret = smu7_force_dpm_lowest(hwmgr);</span></a>
<a name="3207"><span class="lineNum">    3207 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3208"><span class="lineNum">    3208 </span>            :         case AMD_DPM_FORCED_LEVEL_AUTO:</a>
<a name="3209"><span class="lineNum">    3209 </span><span class="lineNoCov">          0 :                 ret = smu7_unforce_dpm_levels(hwmgr);</span></a>
<a name="3210"><span class="lineNum">    3210 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3211"><span class="lineNum">    3211 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD:</a>
<a name="3212"><span class="lineNum">    3212 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK:</a>
<a name="3213"><span class="lineNum">    3213 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK:</a>
<a name="3214"><span class="lineNum">    3214 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_PEAK:</a>
<a name="3215"><span class="lineNum">    3215 </span><span class="lineNoCov">          0 :                 ret = smu7_get_profiling_clk(hwmgr, level, &amp;sclk_mask, &amp;mclk_mask, &amp;pcie_mask);</span></a>
<a name="3216"><span class="lineNum">    3216 </span><span class="lineNoCov">          0 :                 if (ret)</span></a>
<a name="3217"><span class="lineNum">    3217 </span>            :                         return ret;</a>
<a name="3218"><span class="lineNum">    3218 </span><span class="lineNoCov">          0 :                 smu7_force_clock_level(hwmgr, PP_SCLK, 1&lt;&lt;sclk_mask);</span></a>
<a name="3219"><span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                 smu7_force_clock_level(hwmgr, PP_MCLK, 1&lt;&lt;mclk_mask);</span></a>
<a name="3220"><span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                 smu7_force_clock_level(hwmgr, PP_PCIE, 1&lt;&lt;pcie_mask);</span></a>
<a name="3221"><span class="lineNum">    3221 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3222"><span class="lineNum">    3222 </span>            :         case AMD_DPM_FORCED_LEVEL_MANUAL:</a>
<a name="3223"><span class="lineNum">    3223 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_EXIT:</a>
<a name="3224"><span class="lineNum">    3224 </span>            :         default:</a>
<a name="3225"><span class="lineNum">    3225 </span>            :                 break;</a>
<a name="3226"><span class="lineNum">    3226 </span>            :         }</a>
<a name="3227"><span class="lineNum">    3227 </span>            : </a>
<a name="3228"><span class="lineNum">    3228 </span><span class="lineNoCov">          0 :         if (!ret) {</span></a>
<a name="3229"><span class="lineNum">    3229 </span><span class="lineNoCov">          0 :                 if (level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK &amp;&amp; hwmgr-&gt;dpm_level != AMD_DPM_FORCED_LEVEL_PROFILE_PEAK)</span></a>
<a name="3230"><span class="lineNum">    3230 </span><span class="lineNoCov">          0 :                         smu7_fan_ctrl_set_fan_speed_pwm(hwmgr, 255);</span></a>
<a name="3231"><span class="lineNum">    3231 </span><span class="lineNoCov">          0 :                 else if (level != AMD_DPM_FORCED_LEVEL_PROFILE_PEAK &amp;&amp; hwmgr-&gt;dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK)</span></a>
<a name="3232"><span class="lineNum">    3232 </span><span class="lineNoCov">          0 :                         smu7_fan_ctrl_reset_fan_speed_to_default(hwmgr);</span></a>
<a name="3233"><span class="lineNum">    3233 </span>            :         }</a>
<a name="3234"><span class="lineNum">    3234 </span>            :         return ret;</a>
<a name="3235"><span class="lineNum">    3235 </span>            : }</a>
<a name="3236"><span class="lineNum">    3236 </span>            : </a>
<a name="3237"><span class="lineNum">    3237 </span><span class="lineNoCov">          0 : static int smu7_get_power_state_size(struct pp_hwmgr *hwmgr)</span></a>
<a name="3238"><span class="lineNum">    3238 </span>            : {</a>
<a name="3239"><span class="lineNum">    3239 </span><span class="lineNoCov">          0 :         return sizeof(struct smu7_power_state);</span></a>
<a name="3240"><span class="lineNum">    3240 </span>            : }</a>
<a name="3241"><span class="lineNum">    3241 </span>            : </a>
<a name="3242"><span class="lineNum">    3242 </span><span class="lineNoCov">          0 : static int smu7_vblank_too_short(struct pp_hwmgr *hwmgr,</span></a>
<a name="3243"><span class="lineNum">    3243 </span>            :                                  uint32_t vblank_time_us)</a>
<a name="3244"><span class="lineNum">    3244 </span>            : {</a>
<a name="3245"><span class="lineNum">    3245 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3246"><span class="lineNum">    3246 </span>            :         uint32_t switch_limit_us;</a>
<a name="3247"><span class="lineNum">    3247 </span>            : </a>
<a name="3248"><span class="lineNum">    3248 </span><span class="lineNoCov">          0 :         switch (hwmgr-&gt;chip_id) {</span></a>
<a name="3249"><span class="lineNum">    3249 </span>            :         case CHIP_POLARIS10:</a>
<a name="3250"><span class="lineNum">    3250 </span>            :         case CHIP_POLARIS11:</a>
<a name="3251"><span class="lineNum">    3251 </span>            :         case CHIP_POLARIS12:</a>
<a name="3252"><span class="lineNum">    3252 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;is_kicker || (hwmgr-&gt;chip_id == CHIP_POLARIS12))</span></a>
<a name="3253"><span class="lineNum">    3253 </span><span class="lineNoCov">          0 :                         switch_limit_us = data-&gt;is_memory_gddr5 ? 450 : 150;</span></a>
<a name="3254"><span class="lineNum">    3254 </span>            :                 else</a>
<a name="3255"><span class="lineNum">    3255 </span><span class="lineNoCov">          0 :                         switch_limit_us = data-&gt;is_memory_gddr5 ? 200 : 150;</span></a>
<a name="3256"><span class="lineNum">    3256 </span>            :                 break;</a>
<a name="3257"><span class="lineNum">    3257 </span>            :         case CHIP_VEGAM:</a>
<a name="3258"><span class="lineNum">    3258 </span>            :                 switch_limit_us = 30;</a>
<a name="3259"><span class="lineNum">    3259 </span>            :                 break;</a>
<a name="3260"><span class="lineNum">    3260 </span>            :         default:</a>
<a name="3261"><span class="lineNum">    3261 </span><span class="lineNoCov">          0 :                 switch_limit_us = data-&gt;is_memory_gddr5 ? 450 : 150;</span></a>
<a name="3262"><span class="lineNum">    3262 </span>            :                 break;</a>
<a name="3263"><span class="lineNum">    3263 </span>            :         }</a>
<a name="3264"><span class="lineNum">    3264 </span>            : </a>
<a name="3265"><span class="lineNum">    3265 </span><span class="lineNoCov">          0 :         if (vblank_time_us &lt; switch_limit_us)</span></a>
<a name="3266"><span class="lineNum">    3266 </span>            :                 return true;</a>
<a name="3267"><span class="lineNum">    3267 </span>            :         else</a>
<a name="3268"><span class="lineNum">    3268 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="3269"><span class="lineNum">    3269 </span>            : }</a>
<a name="3270"><span class="lineNum">    3270 </span>            : </a>
<a name="3271"><span class="lineNum">    3271 </span><span class="lineNoCov">          0 : static int smu7_apply_state_adjust_rules(struct pp_hwmgr *hwmgr,</span></a>
<a name="3272"><span class="lineNum">    3272 </span>            :                                 struct pp_power_state *request_ps,</a>
<a name="3273"><span class="lineNum">    3273 </span>            :                         const struct pp_power_state *current_ps)</a>
<a name="3274"><span class="lineNum">    3274 </span>            : {</a>
<a name="3275"><span class="lineNum">    3275 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="3276"><span class="lineNum">    3276 </span><span class="lineNoCov">          0 :         struct smu7_power_state *smu7_ps =</span></a>
<a name="3277"><span class="lineNum">    3277 </span><span class="lineNoCov">          0 :                                 cast_phw_smu7_power_state(&amp;request_ps-&gt;hardware);</span></a>
<a name="3278"><span class="lineNum">    3278 </span>            :         uint32_t sclk;</a>
<a name="3279"><span class="lineNum">    3279 </span>            :         uint32_t mclk;</a>
<a name="3280"><span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         struct PP_Clocks minimum_clocks = {0};</span></a>
<a name="3281"><span class="lineNum">    3281 </span>            :         bool disable_mclk_switching;</a>
<a name="3282"><span class="lineNum">    3282 </span>            :         bool disable_mclk_switching_for_frame_lock;</a>
<a name="3283"><span class="lineNum">    3283 </span>            :         bool disable_mclk_switching_for_display;</a>
<a name="3284"><span class="lineNum">    3284 </span>            :         const struct phm_clock_and_voltage_limits *max_limits;</a>
<a name="3285"><span class="lineNum">    3285 </span>            :         uint32_t i;</a>
<a name="3286"><span class="lineNum">    3286 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3287"><span class="lineNum">    3287 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="3288"><span class="lineNum">    3288 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="3289"><span class="lineNum">    3289 </span>            :         int32_t count;</a>
<a name="3290"><span class="lineNum">    3290 </span><span class="lineNoCov">          0 :         int32_t stable_pstate_sclk = 0, stable_pstate_mclk = 0;</span></a>
<a name="3291"><span class="lineNum">    3291 </span>            :         uint32_t latency;</a>
<a name="3292"><span class="lineNum">    3292 </span><span class="lineNoCov">          0 :         bool latency_allowed = false;</span></a>
<a name="3293"><span class="lineNum">    3293 </span>            : </a>
<a name="3294"><span class="lineNum">    3294 </span><span class="lineNoCov">          0 :         data-&gt;battery_state = (PP_StateUILabel_Battery ==</span></a>
<a name="3295"><span class="lineNum">    3295 </span><span class="lineNoCov">          0 :                         request_ps-&gt;classification.ui_label);</span></a>
<a name="3296"><span class="lineNum">    3296 </span><span class="lineNoCov">          0 :         data-&gt;mclk_ignore_signal = false;</span></a>
<a name="3297"><span class="lineNum">    3297 </span>            : </a>
<a name="3298"><span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         max_limits = adev-&gt;pm.ac_power ?</span></a>
<a name="3299"><span class="lineNum">    3299 </span>            :                         &amp;(hwmgr-&gt;dyn_state.max_clock_voltage_on_ac) :</a>
<a name="3300"><span class="lineNum">    3300 </span>            :                         &amp;(hwmgr-&gt;dyn_state.max_clock_voltage_on_dc);</a>
<a name="3301"><span class="lineNum">    3301 </span>            : </a>
<a name="3302"><span class="lineNum">    3302 </span>            :         /* Cap clock DPM tables at DC MAX if it is in DC. */</a>
<a name="3303"><span class="lineNum">    3303 </span><span class="lineNoCov">          0 :         if (!adev-&gt;pm.ac_power) {</span></a>
<a name="3304"><span class="lineNum">    3304 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; smu7_ps-&gt;performance_level_count; i++) {</span></a>
<a name="3305"><span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                         if (smu7_ps-&gt;performance_levels[i].memory_clock &gt; max_limits-&gt;mclk)</span></a>
<a name="3306"><span class="lineNum">    3306 </span><span class="lineNoCov">          0 :                                 smu7_ps-&gt;performance_levels[i].memory_clock = max_limits-&gt;mclk;</span></a>
<a name="3307"><span class="lineNum">    3307 </span><span class="lineNoCov">          0 :                         if (smu7_ps-&gt;performance_levels[i].engine_clock &gt; max_limits-&gt;sclk)</span></a>
<a name="3308"><span class="lineNum">    3308 </span><span class="lineNoCov">          0 :                                 smu7_ps-&gt;performance_levels[i].engine_clock = max_limits-&gt;sclk;</span></a>
<a name="3309"><span class="lineNum">    3309 </span>            :                 }</a>
<a name="3310"><span class="lineNum">    3310 </span>            :         }</a>
<a name="3311"><span class="lineNum">    3311 </span>            : </a>
<a name="3312"><span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         minimum_clocks.engineClock = hwmgr-&gt;display_config-&gt;min_core_set_clock;</span></a>
<a name="3313"><span class="lineNum">    3313 </span><span class="lineNoCov">          0 :         minimum_clocks.memoryClock = hwmgr-&gt;display_config-&gt;min_mem_set_clock;</span></a>
<a name="3314"><span class="lineNum">    3314 </span>            : </a>
<a name="3315"><span class="lineNum">    3315 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="3316"><span class="lineNum">    3316 </span>            :                         PHM_PlatformCaps_StablePState)) {</a>
<a name="3317"><span class="lineNum">    3317 </span><span class="lineNoCov">          0 :                 max_limits = &amp;(hwmgr-&gt;dyn_state.max_clock_voltage_on_ac);</span></a>
<a name="3318"><span class="lineNum">    3318 </span><span class="lineNoCov">          0 :                 stable_pstate_sclk = (max_limits-&gt;sclk * 75) / 100;</span></a>
<a name="3319"><span class="lineNum">    3319 </span>            : </a>
<a name="3320"><span class="lineNum">    3320 </span><span class="lineNoCov">          0 :                 for (count = table_info-&gt;vdd_dep_on_sclk-&gt;count - 1;</span></a>
<a name="3321"><span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                                 count &gt;= 0; count--) {</span></a>
<a name="3322"><span class="lineNum">    3322 </span><span class="lineNoCov">          0 :                         if (stable_pstate_sclk &gt;=</span></a>
<a name="3323"><span class="lineNum">    3323 </span><span class="lineNoCov">          0 :                                         table_info-&gt;vdd_dep_on_sclk-&gt;entries[count].clk) {</span></a>
<a name="3324"><span class="lineNum">    3324 </span><span class="lineNoCov">          0 :                                 stable_pstate_sclk =</span></a>
<a name="3325"><span class="lineNum">    3325 </span>            :                                                 table_info-&gt;vdd_dep_on_sclk-&gt;entries[count].clk;</a>
<a name="3326"><span class="lineNum">    3326 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="3327"><span class="lineNum">    3327 </span>            :                         }</a>
<a name="3328"><span class="lineNum">    3328 </span>            :                 }</a>
<a name="3329"><span class="lineNum">    3329 </span>            : </a>
<a name="3330"><span class="lineNum">    3330 </span><span class="lineNoCov">          0 :                 if (count &lt; 0)</span></a>
<a name="3331"><span class="lineNum">    3331 </span><span class="lineNoCov">          0 :                         stable_pstate_sclk = table_info-&gt;vdd_dep_on_sclk-&gt;entries[0].clk;</span></a>
<a name="3332"><span class="lineNum">    3332 </span>            : </a>
<a name="3333"><span class="lineNum">    3333 </span><span class="lineNoCov">          0 :                 stable_pstate_mclk = max_limits-&gt;mclk;</span></a>
<a name="3334"><span class="lineNum">    3334 </span>            : </a>
<a name="3335"><span class="lineNum">    3335 </span><span class="lineNoCov">          0 :                 minimum_clocks.engineClock = stable_pstate_sclk;</span></a>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 minimum_clocks.memoryClock = stable_pstate_mclk;</span></a>
<a name="3337"><span class="lineNum">    3337 </span>            :         }</a>
<a name="3338"><span class="lineNum">    3338 </span>            : </a>
<a name="3339"><span class="lineNum">    3339 </span><span class="lineNoCov">          0 :         disable_mclk_switching_for_frame_lock = phm_cap_enabled(</span></a>
<a name="3340"><span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                                     hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="3341"><span class="lineNum">    3341 </span>            :                                     PHM_PlatformCaps_DisableMclkSwitchingForFrameLock);</a>
<a name="3342"><span class="lineNum">    3342 </span>            : </a>
<a name="3343"><span class="lineNum">    3343 </span><span class="lineNoCov">          0 :         disable_mclk_switching_for_display = ((1 &lt; hwmgr-&gt;display_config-&gt;num_display) &amp;&amp;</span></a>
<a name="3344"><span class="lineNum">    3344 </span><span class="lineNoCov">          0 :                                                 !hwmgr-&gt;display_config-&gt;multi_monitor_in_sync) ||</span></a>
<a name="3345"><span class="lineNum">    3345 </span><span class="lineNoCov">          0 :                                                 (hwmgr-&gt;display_config-&gt;num_display &amp;&amp;</span></a>
<a name="3346"><span class="lineNum">    3346 </span><span class="lineNoCov">          0 :                                                 smu7_vblank_too_short(hwmgr, hwmgr-&gt;display_config-&gt;min_vblank_time));</span></a>
<a name="3347"><span class="lineNum">    3347 </span>            : </a>
<a name="3348"><span class="lineNum">    3348 </span><span class="lineNoCov">          0 :         disable_mclk_switching = disable_mclk_switching_for_frame_lock ||</span></a>
<a name="3349"><span class="lineNum">    3349 </span>            :                                          disable_mclk_switching_for_display;</a>
<a name="3350"><span class="lineNum">    3350 </span>            : </a>
<a name="3351"><span class="lineNum">    3351 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;display_config-&gt;num_display == 0) {</span></a>
<a name="3352"><span class="lineNum">    3352 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp; hwmgr-&gt;chip_id &lt;= CHIP_VEGAM)</span></a>
<a name="3353"><span class="lineNum">    3353 </span><span class="lineNoCov">          0 :                         data-&gt;mclk_ignore_signal = true;</span></a>
<a name="3354"><span class="lineNum">    3354 </span>            :                 else</a>
<a name="3355"><span class="lineNum">    3355 </span>            :                         disable_mclk_switching = false;</a>
<a name="3356"><span class="lineNum">    3356 </span>            :         }</a>
<a name="3357"><span class="lineNum">    3357 </span>            : </a>
<a name="3358"><span class="lineNum">    3358 </span><span class="lineNoCov">          0 :         sclk = smu7_ps-&gt;performance_levels[0].engine_clock;</span></a>
<a name="3359"><span class="lineNum">    3359 </span><span class="lineNoCov">          0 :         mclk = smu7_ps-&gt;performance_levels[0].memory_clock;</span></a>
<a name="3360"><span class="lineNum">    3360 </span>            : </a>
<a name="3361"><span class="lineNum">    3361 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching &amp;&amp;</span></a>
<a name="3362"><span class="lineNum">    3362 </span><span class="lineNoCov">          0 :             (!(hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="3363"><span class="lineNum">    3363 </span>            :             hwmgr-&gt;chip_id &lt;= CHIP_VEGAM)))</a>
<a name="3364"><span class="lineNum">    3364 </span><span class="lineNoCov">          0 :                 mclk = smu7_ps-&gt;performance_levels</span></a>
<a name="3365"><span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                 [smu7_ps-&gt;performance_level_count - 1].memory_clock;</span></a>
<a name="3366"><span class="lineNum">    3366 </span>            : </a>
<a name="3367"><span class="lineNum">    3367 </span><span class="lineNoCov">          0 :         if (sclk &lt; minimum_clocks.engineClock)</span></a>
<a name="3368"><span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                 sclk = (minimum_clocks.engineClock &gt; max_limits-&gt;sclk) ?</span></a>
<a name="3369"><span class="lineNum">    3369 </span><span class="lineNoCov">          0 :                                 max_limits-&gt;sclk : minimum_clocks.engineClock;</span></a>
<a name="3370"><span class="lineNum">    3370 </span>            : </a>
<a name="3371"><span class="lineNum">    3371 </span><span class="lineNoCov">          0 :         if (mclk &lt; minimum_clocks.memoryClock)</span></a>
<a name="3372"><span class="lineNum">    3372 </span><span class="lineNoCov">          0 :                 mclk = (minimum_clocks.memoryClock &gt; max_limits-&gt;mclk) ?</span></a>
<a name="3373"><span class="lineNum">    3373 </span><span class="lineNoCov">          0 :                                 max_limits-&gt;mclk : minimum_clocks.memoryClock;</span></a>
<a name="3374"><span class="lineNum">    3374 </span>            : </a>
<a name="3375"><span class="lineNum">    3375 </span><span class="lineNoCov">          0 :         smu7_ps-&gt;performance_levels[0].engine_clock = sclk;</span></a>
<a name="3376"><span class="lineNum">    3376 </span><span class="lineNoCov">          0 :         smu7_ps-&gt;performance_levels[0].memory_clock = mclk;</span></a>
<a name="3377"><span class="lineNum">    3377 </span>            : </a>
<a name="3378"><span class="lineNum">    3378 </span><span class="lineNoCov">          0 :         smu7_ps-&gt;performance_levels[1].engine_clock =</span></a>
<a name="3379"><span class="lineNum">    3379 </span>            :                 (smu7_ps-&gt;performance_levels[1].engine_clock &gt;=</a>
<a name="3380"><span class="lineNum">    3380 </span>            :                                 smu7_ps-&gt;performance_levels[0].engine_clock) ?</a>
<a name="3381"><span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                                                 smu7_ps-&gt;performance_levels[1].engine_clock :</span></a>
<a name="3382"><span class="lineNum">    3382 </span>            :                                                 smu7_ps-&gt;performance_levels[0].engine_clock;</a>
<a name="3383"><span class="lineNum">    3383 </span>            : </a>
<a name="3384"><span class="lineNum">    3384 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span></a>
<a name="3385"><span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                 if (mclk &lt; smu7_ps-&gt;performance_levels[1].memory_clock)</span></a>
<a name="3386"><span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                         mclk = smu7_ps-&gt;performance_levels[1].memory_clock;</span></a>
<a name="3387"><span class="lineNum">    3387 </span>            : </a>
<a name="3388"><span class="lineNum">    3388 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp; hwmgr-&gt;chip_id &lt;= CHIP_VEGAM) {</span></a>
<a name="3389"><span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                         if (disable_mclk_switching_for_display) {</span></a>
<a name="3390"><span class="lineNum">    3390 </span>            :                                 /* Find the lowest MCLK frequency that is within</a>
<a name="3391"><span class="lineNum">    3391 </span>            :                                  * the tolerable latency defined in DAL</a>
<a name="3392"><span class="lineNum">    3392 </span>            :                                  */</a>
<a name="3393"><span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                                 latency = hwmgr-&gt;display_config-&gt;dce_tolerable_mclk_in_active_latency;</span></a>
<a name="3394"><span class="lineNum">    3394 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; data-&gt;mclk_latency_table.count; i++) {</span></a>
<a name="3395"><span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                                         if (data-&gt;mclk_latency_table.entries[i].latency &lt;= latency) {</span></a>
<a name="3396"><span class="lineNum">    3396 </span><span class="lineNoCov">          0 :                                                 latency_allowed = true;</span></a>
<a name="3397"><span class="lineNum">    3397 </span>            : </a>
<a name="3398"><span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                                                 if ((data-&gt;mclk_latency_table.entries[i].frequency &gt;=</span></a>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                                                                 smu7_ps-&gt;performance_levels[0].memory_clock) &amp;&amp;</span></a>
<a name="3400"><span class="lineNum">    3400 </span>            :                                                     (data-&gt;mclk_latency_table.entries[i].frequency &lt;=</a>
<a name="3401"><span class="lineNum">    3401 </span>            :                                                                 smu7_ps-&gt;performance_levels[1].memory_clock)) {</a>
<a name="3402"><span class="lineNum">    3402 </span>            :                                                         mclk = data-&gt;mclk_latency_table.entries[i].frequency;</a>
<a name="3403"><span class="lineNum">    3403 </span>            :                                                         break;</a>
<a name="3404"><span class="lineNum">    3404 </span>            :                                                 }</a>
<a name="3405"><span class="lineNum">    3405 </span>            :                                         }</a>
<a name="3406"><span class="lineNum">    3406 </span>            :                                 }</a>
<a name="3407"><span class="lineNum">    3407 </span><span class="lineNoCov">          0 :                                 if ((i &gt;= data-&gt;mclk_latency_table.count - 1) &amp;&amp; !latency_allowed) {</span></a>
<a name="3408"><span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                                         data-&gt;mclk_ignore_signal = true;</span></a>
<a name="3409"><span class="lineNum">    3409 </span>            :                                 } else {</a>
<a name="3410"><span class="lineNum">    3410 </span><span class="lineNoCov">          0 :                                         data-&gt;mclk_ignore_signal = false;</span></a>
<a name="3411"><span class="lineNum">    3411 </span>            :                                 }</a>
<a name="3412"><span class="lineNum">    3412 </span>            :                         }</a>
<a name="3413"><span class="lineNum">    3413 </span>            : </a>
<a name="3414"><span class="lineNum">    3414 </span><span class="lineNoCov">          0 :                         if (disable_mclk_switching_for_frame_lock)</span></a>
<a name="3415"><span class="lineNum">    3415 </span><span class="lineNoCov">          0 :                                 mclk = smu7_ps-&gt;performance_levels[1].memory_clock;</span></a>
<a name="3416"><span class="lineNum">    3416 </span>            :                 }</a>
<a name="3417"><span class="lineNum">    3417 </span>            : </a>
<a name="3418"><span class="lineNum">    3418 </span><span class="lineNoCov">          0 :                 smu7_ps-&gt;performance_levels[0].memory_clock = mclk;</span></a>
<a name="3419"><span class="lineNum">    3419 </span>            : </a>
<a name="3420"><span class="lineNum">    3420 </span><span class="lineNoCov">          0 :                 if (!(hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="3421"><span class="lineNum">    3421 </span>            :                       hwmgr-&gt;chip_id &lt;= CHIP_VEGAM))</a>
<a name="3422"><span class="lineNum">    3422 </span><span class="lineNoCov">          0 :                         smu7_ps-&gt;performance_levels[1].memory_clock = mclk;</span></a>
<a name="3423"><span class="lineNum">    3423 </span>            :         } else {</a>
<a name="3424"><span class="lineNum">    3424 </span><span class="lineNoCov">          0 :                 if (smu7_ps-&gt;performance_levels[1].memory_clock &lt;</span></a>
<a name="3425"><span class="lineNum">    3425 </span>            :                                 smu7_ps-&gt;performance_levels[0].memory_clock)</a>
<a name="3426"><span class="lineNum">    3426 </span><span class="lineNoCov">          0 :                         smu7_ps-&gt;performance_levels[1].memory_clock =</span></a>
<a name="3427"><span class="lineNum">    3427 </span>            :                                         smu7_ps-&gt;performance_levels[0].memory_clock;</a>
<a name="3428"><span class="lineNum">    3428 </span>            :         }</a>
<a name="3429"><span class="lineNum">    3429 </span>            : </a>
<a name="3430"><span class="lineNum">    3430 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="3431"><span class="lineNum">    3431 </span>            :                         PHM_PlatformCaps_StablePState)) {</a>
<a name="3432"><span class="lineNum">    3432 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; smu7_ps-&gt;performance_level_count; i++) {</span></a>
<a name="3433"><span class="lineNum">    3433 </span><span class="lineNoCov">          0 :                         smu7_ps-&gt;performance_levels[i].engine_clock = stable_pstate_sclk;</span></a>
<a name="3434"><span class="lineNum">    3434 </span><span class="lineNoCov">          0 :                         smu7_ps-&gt;performance_levels[i].memory_clock = stable_pstate_mclk;</span></a>
<a name="3435"><span class="lineNum">    3435 </span><span class="lineNoCov">          0 :                         smu7_ps-&gt;performance_levels[i].pcie_gen = data-&gt;pcie_gen_performance.max;</span></a>
<a name="3436"><span class="lineNum">    3436 </span><span class="lineNoCov">          0 :                         smu7_ps-&gt;performance_levels[i].pcie_lane = data-&gt;pcie_gen_performance.max;</span></a>
<a name="3437"><span class="lineNum">    3437 </span>            :                 }</a>
<a name="3438"><span class="lineNum">    3438 </span>            :         }</a>
<a name="3439"><span class="lineNum">    3439 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3440"><span class="lineNum">    3440 </span>            : }</a>
<a name="3441"><span class="lineNum">    3441 </span>            : </a>
<a name="3442"><span class="lineNum">    3442 </span>            : </a>
<a name="3443"><span class="lineNum">    3443 </span><span class="lineNoCov">          0 : static uint32_t smu7_dpm_get_mclk(struct pp_hwmgr *hwmgr, bool low)</span></a>
<a name="3444"><span class="lineNum">    3444 </span>            : {</a>
<a name="3445"><span class="lineNum">    3445 </span>            :         struct pp_power_state  *ps;</a>
<a name="3446"><span class="lineNum">    3446 </span>            :         struct smu7_power_state  *smu7_ps;</a>
<a name="3447"><span class="lineNum">    3447 </span>            : </a>
<a name="3448"><span class="lineNum">    3448 </span><span class="lineNoCov">          0 :         if (hwmgr == NULL)</span></a>
<a name="3449"><span class="lineNum">    3449 </span>            :                 return -EINVAL;</a>
<a name="3450"><span class="lineNum">    3450 </span>            : </a>
<a name="3451"><span class="lineNum">    3451 </span><span class="lineNoCov">          0 :         ps = hwmgr-&gt;request_ps;</span></a>
<a name="3452"><span class="lineNum">    3452 </span>            : </a>
<a name="3453"><span class="lineNum">    3453 </span><span class="lineNoCov">          0 :         if (ps == NULL)</span></a>
<a name="3454"><span class="lineNum">    3454 </span>            :                 return -EINVAL;</a>
<a name="3455"><span class="lineNum">    3455 </span>            : </a>
<a name="3456"><span class="lineNum">    3456 </span><span class="lineNoCov">          0 :         smu7_ps = cast_phw_smu7_power_state(&amp;ps-&gt;hardware);</span></a>
<a name="3457"><span class="lineNum">    3457 </span>            : </a>
<a name="3458"><span class="lineNum">    3458 </span><span class="lineNoCov">          0 :         if (low)</span></a>
<a name="3459"><span class="lineNum">    3459 </span><span class="lineNoCov">          0 :                 return smu7_ps-&gt;performance_levels[0].memory_clock;</span></a>
<a name="3460"><span class="lineNum">    3460 </span>            :         else</a>
<a name="3461"><span class="lineNum">    3461 </span>            :                 return smu7_ps-&gt;performance_levels</a>
<a name="3462"><span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                                 [smu7_ps-&gt;performance_level_count-1].memory_clock;</span></a>
<a name="3463"><span class="lineNum">    3463 </span>            : }</a>
<a name="3464"><span class="lineNum">    3464 </span>            : </a>
<a name="3465"><span class="lineNum">    3465 </span><span class="lineNoCov">          0 : static uint32_t smu7_dpm_get_sclk(struct pp_hwmgr *hwmgr, bool low)</span></a>
<a name="3466"><span class="lineNum">    3466 </span>            : {</a>
<a name="3467"><span class="lineNum">    3467 </span>            :         struct pp_power_state  *ps;</a>
<a name="3468"><span class="lineNum">    3468 </span>            :         struct smu7_power_state  *smu7_ps;</a>
<a name="3469"><span class="lineNum">    3469 </span>            : </a>
<a name="3470"><span class="lineNum">    3470 </span><span class="lineNoCov">          0 :         if (hwmgr == NULL)</span></a>
<a name="3471"><span class="lineNum">    3471 </span>            :                 return -EINVAL;</a>
<a name="3472"><span class="lineNum">    3472 </span>            : </a>
<a name="3473"><span class="lineNum">    3473 </span><span class="lineNoCov">          0 :         ps = hwmgr-&gt;request_ps;</span></a>
<a name="3474"><span class="lineNum">    3474 </span>            : </a>
<a name="3475"><span class="lineNum">    3475 </span><span class="lineNoCov">          0 :         if (ps == NULL)</span></a>
<a name="3476"><span class="lineNum">    3476 </span>            :                 return -EINVAL;</a>
<a name="3477"><span class="lineNum">    3477 </span>            : </a>
<a name="3478"><span class="lineNum">    3478 </span><span class="lineNoCov">          0 :         smu7_ps = cast_phw_smu7_power_state(&amp;ps-&gt;hardware);</span></a>
<a name="3479"><span class="lineNum">    3479 </span>            : </a>
<a name="3480"><span class="lineNum">    3480 </span><span class="lineNoCov">          0 :         if (low)</span></a>
<a name="3481"><span class="lineNum">    3481 </span><span class="lineNoCov">          0 :                 return smu7_ps-&gt;performance_levels[0].engine_clock;</span></a>
<a name="3482"><span class="lineNum">    3482 </span>            :         else</a>
<a name="3483"><span class="lineNum">    3483 </span>            :                 return smu7_ps-&gt;performance_levels</a>
<a name="3484"><span class="lineNum">    3484 </span><span class="lineNoCov">          0 :                                 [smu7_ps-&gt;performance_level_count-1].engine_clock;</span></a>
<a name="3485"><span class="lineNum">    3485 </span>            : }</a>
<a name="3486"><span class="lineNum">    3486 </span>            : </a>
<a name="3487"><span class="lineNum">    3487 </span><span class="lineNoCov">          0 : static int smu7_dpm_patch_boot_state(struct pp_hwmgr *hwmgr,</span></a>
<a name="3488"><span class="lineNum">    3488 </span>            :                                         struct pp_hw_power_state *hw_ps)</a>
<a name="3489"><span class="lineNum">    3489 </span>            : {</a>
<a name="3490"><span class="lineNum">    3490 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3491"><span class="lineNum">    3491 </span><span class="lineNoCov">          0 :         struct smu7_power_state *ps = (struct smu7_power_state *)hw_ps;</span></a>
<a name="3492"><span class="lineNum">    3492 </span>            :         ATOM_FIRMWARE_INFO_V2_2 *fw_info;</a>
<a name="3493"><span class="lineNum">    3493 </span>            :         uint16_t size;</a>
<a name="3494"><span class="lineNum">    3494 </span>            :         uint8_t frev, crev;</a>
<a name="3495"><span class="lineNum">    3495 </span><span class="lineNoCov">          0 :         int index = GetIndexIntoMasterTable(DATA, FirmwareInfo);</span></a>
<a name="3496"><span class="lineNum">    3496 </span>            : </a>
<a name="3497"><span class="lineNum">    3497 </span>            :         /* First retrieve the Boot clocks and VDDC from the firmware info table.</a>
<a name="3498"><span class="lineNum">    3498 </span>            :          * We assume here that fw_info is unchanged if this call fails.</a>
<a name="3499"><span class="lineNum">    3499 </span>            :          */</a>
<a name="3500"><span class="lineNum">    3500 </span><span class="lineNoCov">          0 :         fw_info = (ATOM_FIRMWARE_INFO_V2_2 *)smu_atom_get_data_table(hwmgr-&gt;adev, index,</span></a>
<a name="3501"><span class="lineNum">    3501 </span>            :                         &amp;size, &amp;frev, &amp;crev);</a>
<a name="3502"><span class="lineNum">    3502 </span><span class="lineNoCov">          0 :         if (!fw_info)</span></a>
<a name="3503"><span class="lineNum">    3503 </span>            :                 /* During a test, there is no firmware info table. */</a>
<a name="3504"><span class="lineNum">    3504 </span>            :                 return 0;</a>
<a name="3505"><span class="lineNum">    3505 </span>            : </a>
<a name="3506"><span class="lineNum">    3506 </span>            :         /* Patch the state. */</a>
<a name="3507"><span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.sclk_bootup_value =</span></a>
<a name="3508"><span class="lineNum">    3508 </span><span class="lineNoCov">          0 :                         le32_to_cpu(fw_info-&gt;ulDefaultEngineClock);</span></a>
<a name="3509"><span class="lineNum">    3509 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.mclk_bootup_value =</span></a>
<a name="3510"><span class="lineNum">    3510 </span><span class="lineNoCov">          0 :                         le32_to_cpu(fw_info-&gt;ulDefaultMemoryClock);</span></a>
<a name="3511"><span class="lineNum">    3511 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.mvdd_bootup_value =</span></a>
<a name="3512"><span class="lineNum">    3512 </span><span class="lineNoCov">          0 :                         le16_to_cpu(fw_info-&gt;usBootUpMVDDCVoltage);</span></a>
<a name="3513"><span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.vddc_bootup_value =</span></a>
<a name="3514"><span class="lineNum">    3514 </span><span class="lineNoCov">          0 :                         le16_to_cpu(fw_info-&gt;usBootUpVDDCVoltage);</span></a>
<a name="3515"><span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.vddci_bootup_value =</span></a>
<a name="3516"><span class="lineNum">    3516 </span><span class="lineNoCov">          0 :                         le16_to_cpu(fw_info-&gt;usBootUpVDDCIVoltage);</span></a>
<a name="3517"><span class="lineNum">    3517 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.pcie_gen_bootup_value =</span></a>
<a name="3518"><span class="lineNum">    3518 </span><span class="lineNoCov">          0 :                         smu7_get_current_pcie_speed(hwmgr);</span></a>
<a name="3519"><span class="lineNum">    3519 </span>            : </a>
<a name="3520"><span class="lineNum">    3520 </span><span class="lineNoCov">          0 :         data-&gt;vbios_boot_state.pcie_lane_bootup_value =</span></a>
<a name="3521"><span class="lineNum">    3521 </span><span class="lineNoCov">          0 :                         (uint16_t)smu7_get_current_pcie_lane_number(hwmgr);</span></a>
<a name="3522"><span class="lineNum">    3522 </span>            : </a>
<a name="3523"><span class="lineNum">    3523 </span>            :         /* set boot power state */</a>
<a name="3524"><span class="lineNum">    3524 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].memory_clock = data-&gt;vbios_boot_state.mclk_bootup_value;</span></a>
<a name="3525"><span class="lineNum">    3525 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].engine_clock = data-&gt;vbios_boot_state.sclk_bootup_value;</span></a>
<a name="3526"><span class="lineNum">    3526 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].pcie_gen = data-&gt;vbios_boot_state.pcie_gen_bootup_value;</span></a>
<a name="3527"><span class="lineNum">    3527 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].pcie_lane = data-&gt;vbios_boot_state.pcie_lane_bootup_value;</span></a>
<a name="3528"><span class="lineNum">    3528 </span>            : </a>
<a name="3529"><span class="lineNum">    3529 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3530"><span class="lineNum">    3530 </span>            : }</a>
<a name="3531"><span class="lineNum">    3531 </span>            : </a>
<a name="3532"><span class="lineNum">    3532 </span><span class="lineNoCov">          0 : static int smu7_get_number_of_powerplay_table_entries(struct pp_hwmgr *hwmgr)</span></a>
<a name="3533"><span class="lineNum">    3533 </span>            : {</a>
<a name="3534"><span class="lineNum">    3534 </span>            :         int result;</a>
<a name="3535"><span class="lineNum">    3535 </span><span class="lineNoCov">          0 :         unsigned long ret = 0;</span></a>
<a name="3536"><span class="lineNum">    3536 </span>            : </a>
<a name="3537"><span class="lineNum">    3537 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V0) {</span></a>
<a name="3538"><span class="lineNum">    3538 </span><span class="lineNoCov">          0 :                 result = pp_tables_get_num_of_entries(hwmgr, &amp;ret);</span></a>
<a name="3539"><span class="lineNum">    3539 </span><span class="lineNoCov">          0 :                 return result ? 0 : ret;</span></a>
<a name="3540"><span class="lineNum">    3540 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;pp_table_version == PP_TABLE_V1) {</span></a>
<a name="3541"><span class="lineNum">    3541 </span><span class="lineNoCov">          0 :                 result = get_number_of_powerplay_table_entries_v1_0(hwmgr);</span></a>
<a name="3542"><span class="lineNum">    3542 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="3543"><span class="lineNum">    3543 </span>            :         }</a>
<a name="3544"><span class="lineNum">    3544 </span>            :         return 0;</a>
<a name="3545"><span class="lineNum">    3545 </span>            : }</a>
<a name="3546"><span class="lineNum">    3546 </span>            : </a>
<a name="3547"><span class="lineNum">    3547 </span><span class="lineNoCov">          0 : static int smu7_get_pp_table_entry_callback_func_v1(struct pp_hwmgr *hwmgr,</span></a>
<a name="3548"><span class="lineNum">    3548 </span>            :                 void *state, struct pp_power_state *power_state,</a>
<a name="3549"><span class="lineNum">    3549 </span>            :                 void *pp_table, uint32_t classification_flag)</a>
<a name="3550"><span class="lineNum">    3550 </span>            : {</a>
<a name="3551"><span class="lineNum">    3551 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3552"><span class="lineNum">    3552 </span><span class="lineNoCov">          0 :         struct smu7_power_state  *smu7_power_state =</span></a>
<a name="3553"><span class="lineNum">    3553 </span>            :                         (struct smu7_power_state *)(&amp;(power_state-&gt;hardware));</a>
<a name="3554"><span class="lineNum">    3554 </span>            :         struct smu7_performance_level *performance_level;</a>
<a name="3555"><span class="lineNum">    3555 </span><span class="lineNoCov">          0 :         ATOM_Tonga_State *state_entry = (ATOM_Tonga_State *)state;</span></a>
<a name="3556"><span class="lineNum">    3556 </span><span class="lineNoCov">          0 :         ATOM_Tonga_POWERPLAYTABLE *powerplay_table =</span></a>
<a name="3557"><span class="lineNum">    3557 </span>            :                         (ATOM_Tonga_POWERPLAYTABLE *)pp_table;</a>
<a name="3558"><span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         PPTable_Generic_SubTable_Header *sclk_dep_table =</span></a>
<a name="3559"><span class="lineNum">    3559 </span>            :                         (PPTable_Generic_SubTable_Header *)</a>
<a name="3560"><span class="lineNum">    3560 </span><span class="lineNoCov">          0 :                         (((unsigned long)powerplay_table) +</span></a>
<a name="3561"><span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(powerplay_table-&gt;usSclkDependencyTableOffset));</span></a>
<a name="3562"><span class="lineNum">    3562 </span>            : </a>
<a name="3563"><span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         ATOM_Tonga_MCLK_Dependency_Table *mclk_dep_table =</span></a>
<a name="3564"><span class="lineNum">    3564 </span>            :                         (ATOM_Tonga_MCLK_Dependency_Table *)</a>
<a name="3565"><span class="lineNum">    3565 </span><span class="lineNoCov">          0 :                         (((unsigned long)powerplay_table) +</span></a>
<a name="3566"><span class="lineNum">    3566 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(powerplay_table-&gt;usMclkDependencyTableOffset));</span></a>
<a name="3567"><span class="lineNum">    3567 </span>            : </a>
<a name="3568"><span class="lineNum">    3568 </span>            :         /* The following fields are not initialized here: id orderedList allStatesList */</a>
<a name="3569"><span class="lineNum">    3569 </span><span class="lineNoCov">          0 :         power_state-&gt;classification.ui_label =</span></a>
<a name="3570"><span class="lineNum">    3570 </span><span class="lineNoCov">          0 :                         (le16_to_cpu(state_entry-&gt;usClassification) &amp;</span></a>
<a name="3571"><span class="lineNum">    3571 </span><span class="lineNoCov">          0 :                         ATOM_PPLIB_CLASSIFICATION_UI_MASK) &gt;&gt;</span></a>
<a name="3572"><span class="lineNum">    3572 </span>            :                         ATOM_PPLIB_CLASSIFICATION_UI_SHIFT;</a>
<a name="3573"><span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         power_state-&gt;classification.flags = classification_flag;</span></a>
<a name="3574"><span class="lineNum">    3574 </span>            :         /* NOTE: There is a classification2 flag in BIOS that is not being used right now */</a>
<a name="3575"><span class="lineNum">    3575 </span>            : </a>
<a name="3576"><span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         power_state-&gt;classification.temporary_state = false;</span></a>
<a name="3577"><span class="lineNum">    3577 </span><span class="lineNoCov">          0 :         power_state-&gt;classification.to_be_deleted = false;</span></a>
<a name="3578"><span class="lineNum">    3578 </span>            : </a>
<a name="3579"><span class="lineNum">    3579 </span><span class="lineNoCov">          0 :         power_state-&gt;validation.disallowOnDC =</span></a>
<a name="3580"><span class="lineNum">    3580 </span><span class="lineNoCov">          0 :                         (0 != (le32_to_cpu(state_entry-&gt;ulCapsAndSettings) &amp;</span></a>
<a name="3581"><span class="lineNum">    3581 </span>            :                                         ATOM_Tonga_DISALLOW_ON_DC));</a>
<a name="3582"><span class="lineNum">    3582 </span>            : </a>
<a name="3583"><span class="lineNum">    3583 </span><span class="lineNoCov">          0 :         power_state-&gt;pcie.lanes = 0;</span></a>
<a name="3584"><span class="lineNum">    3584 </span>            : </a>
<a name="3585"><span class="lineNum">    3585 </span><span class="lineNoCov">          0 :         power_state-&gt;display.disableFrameModulation = false;</span></a>
<a name="3586"><span class="lineNum">    3586 </span><span class="lineNoCov">          0 :         power_state-&gt;display.limitRefreshrate = false;</span></a>
<a name="3587"><span class="lineNum">    3587 </span><span class="lineNoCov">          0 :         power_state-&gt;display.enableVariBright =</span></a>
<a name="3588"><span class="lineNum">    3588 </span><span class="lineNoCov">          0 :                         (0 != (le32_to_cpu(state_entry-&gt;ulCapsAndSettings) &amp;</span></a>
<a name="3589"><span class="lineNum">    3589 </span>            :                                         ATOM_Tonga_ENABLE_VARIBRIGHT));</a>
<a name="3590"><span class="lineNum">    3590 </span>            : </a>
<a name="3591"><span class="lineNum">    3591 </span><span class="lineNoCov">          0 :         power_state-&gt;validation.supportedPowerLevels = 0;</span></a>
<a name="3592"><span class="lineNum">    3592 </span><span class="lineNoCov">          0 :         power_state-&gt;uvd_clocks.VCLK = 0;</span></a>
<a name="3593"><span class="lineNum">    3593 </span><span class="lineNoCov">          0 :         power_state-&gt;uvd_clocks.DCLK = 0;</span></a>
<a name="3594"><span class="lineNum">    3594 </span><span class="lineNoCov">          0 :         power_state-&gt;temperatures.min = 0;</span></a>
<a name="3595"><span class="lineNum">    3595 </span><span class="lineNoCov">          0 :         power_state-&gt;temperatures.max = 0;</span></a>
<a name="3596"><span class="lineNum">    3596 </span>            : </a>
<a name="3597"><span class="lineNum">    3597 </span><span class="lineNoCov">          0 :         performance_level = &amp;(smu7_power_state-&gt;performance_levels</span></a>
<a name="3598"><span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                         [smu7_power_state-&gt;performance_level_count++]);</span></a>
<a name="3599"><span class="lineNum">    3599 </span>            : </a>
<a name="3600"><span class="lineNum">    3600 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="3601"><span class="lineNum">    3601 </span>            :                         (smu7_power_state-&gt;performance_level_count &lt; smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_GRAPHICS)),</a>
<a name="3602"><span class="lineNum">    3602 </span>            :                         &quot;Performance levels exceeds SMC limit!&quot;,</a>
<a name="3603"><span class="lineNum">    3603 </span>            :                         return -EINVAL);</a>
<a name="3604"><span class="lineNum">    3604 </span>            : </a>
<a name="3605"><span class="lineNum">    3605 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="3606"><span class="lineNum">    3606 </span>            :                         (smu7_power_state-&gt;performance_level_count &lt;=</a>
<a name="3607"><span class="lineNum">    3607 </span>            :                                         hwmgr-&gt;platform_descriptor.hardwareActivityPerformanceLevels),</a>
<a name="3608"><span class="lineNum">    3608 </span>            :                         &quot;Performance levels exceeds Driver limit!&quot;,</a>
<a name="3609"><span class="lineNum">    3609 </span>            :                         return -EINVAL);</a>
<a name="3610"><span class="lineNum">    3610 </span>            : </a>
<a name="3611"><span class="lineNum">    3611 </span>            :         /* Performance levels are arranged from low to high. */</a>
<a name="3612"><span class="lineNum">    3612 </span><span class="lineNoCov">          0 :         performance_level-&gt;memory_clock = mclk_dep_table-&gt;entries</span></a>
<a name="3613"><span class="lineNum">    3613 </span><span class="lineNoCov">          0 :                         [state_entry-&gt;ucMemoryClockIndexLow].ulMclk;</span></a>
<a name="3614"><span class="lineNum">    3614 </span><span class="lineNoCov">          0 :         if (sclk_dep_table-&gt;ucRevId == 0)</span></a>
<a name="3615"><span class="lineNum">    3615 </span><span class="lineNoCov">          0 :                 performance_level-&gt;engine_clock = ((ATOM_Tonga_SCLK_Dependency_Table *)sclk_dep_table)-&gt;entries</span></a>
<a name="3616"><span class="lineNum">    3616 </span><span class="lineNoCov">          0 :                         [state_entry-&gt;ucEngineClockIndexLow].ulSclk;</span></a>
<a name="3617"><span class="lineNum">    3617 </span><span class="lineNoCov">          0 :         else if (sclk_dep_table-&gt;ucRevId == 1)</span></a>
<a name="3618"><span class="lineNum">    3618 </span><span class="lineNoCov">          0 :                 performance_level-&gt;engine_clock = ((ATOM_Polaris_SCLK_Dependency_Table *)sclk_dep_table)-&gt;entries</span></a>
<a name="3619"><span class="lineNum">    3619 </span><span class="lineNoCov">          0 :                         [state_entry-&gt;ucEngineClockIndexLow].ulSclk;</span></a>
<a name="3620"><span class="lineNum">    3620 </span><span class="lineNoCov">          0 :         performance_level-&gt;pcie_gen = get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="3621"><span class="lineNum">    3621 </span><span class="lineNoCov">          0 :                         state_entry-&gt;ucPCIEGenLow);</span></a>
<a name="3622"><span class="lineNum">    3622 </span><span class="lineNoCov">          0 :         performance_level-&gt;pcie_lane = get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="3623"><span class="lineNum">    3623 </span><span class="lineNoCov">          0 :                         state_entry-&gt;ucPCIELaneLow);</span></a>
<a name="3624"><span class="lineNum">    3624 </span>            : </a>
<a name="3625"><span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         performance_level = &amp;(smu7_power_state-&gt;performance_levels</span></a>
<a name="3626"><span class="lineNum">    3626 </span><span class="lineNoCov">          0 :                         [smu7_power_state-&gt;performance_level_count++]);</span></a>
<a name="3627"><span class="lineNum">    3627 </span><span class="lineNoCov">          0 :         performance_level-&gt;memory_clock = mclk_dep_table-&gt;entries</span></a>
<a name="3628"><span class="lineNum">    3628 </span><span class="lineNoCov">          0 :                         [state_entry-&gt;ucMemoryClockIndexHigh].ulMclk;</span></a>
<a name="3629"><span class="lineNum">    3629 </span>            : </a>
<a name="3630"><span class="lineNum">    3630 </span><span class="lineNoCov">          0 :         if (sclk_dep_table-&gt;ucRevId == 0)</span></a>
<a name="3631"><span class="lineNum">    3631 </span><span class="lineNoCov">          0 :                 performance_level-&gt;engine_clock = ((ATOM_Tonga_SCLK_Dependency_Table *)sclk_dep_table)-&gt;entries</span></a>
<a name="3632"><span class="lineNum">    3632 </span><span class="lineNoCov">          0 :                         [state_entry-&gt;ucEngineClockIndexHigh].ulSclk;</span></a>
<a name="3633"><span class="lineNum">    3633 </span><span class="lineNoCov">          0 :         else if (sclk_dep_table-&gt;ucRevId == 1)</span></a>
<a name="3634"><span class="lineNum">    3634 </span><span class="lineNoCov">          0 :                 performance_level-&gt;engine_clock = ((ATOM_Polaris_SCLK_Dependency_Table *)sclk_dep_table)-&gt;entries</span></a>
<a name="3635"><span class="lineNum">    3635 </span><span class="lineNoCov">          0 :                         [state_entry-&gt;ucEngineClockIndexHigh].ulSclk;</span></a>
<a name="3636"><span class="lineNum">    3636 </span>            : </a>
<a name="3637"><span class="lineNum">    3637 </span><span class="lineNoCov">          0 :         performance_level-&gt;pcie_gen = get_pcie_gen_support(data-&gt;pcie_gen_cap,</span></a>
<a name="3638"><span class="lineNum">    3638 </span><span class="lineNoCov">          0 :                         state_entry-&gt;ucPCIEGenHigh);</span></a>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineNoCov">          0 :         performance_level-&gt;pcie_lane = get_pcie_lane_support(data-&gt;pcie_lane_cap,</span></a>
<a name="3640"><span class="lineNum">    3640 </span><span class="lineNoCov">          0 :                         state_entry-&gt;ucPCIELaneHigh);</span></a>
<a name="3641"><span class="lineNum">    3641 </span>            : </a>
<a name="3642"><span class="lineNum">    3642 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3643"><span class="lineNum">    3643 </span>            : }</a>
<a name="3644"><span class="lineNum">    3644 </span>            : </a>
<a name="3645"><span class="lineNum">    3645 </span><span class="lineNoCov">          0 : static int smu7_get_pp_table_entry_v1(struct pp_hwmgr *hwmgr,</span></a>
<a name="3646"><span class="lineNum">    3646 </span>            :                 unsigned long entry_index, struct pp_power_state *state)</a>
<a name="3647"><span class="lineNum">    3647 </span>            : {</a>
<a name="3648"><span class="lineNum">    3648 </span>            :         int result;</a>
<a name="3649"><span class="lineNum">    3649 </span>            :         struct smu7_power_state *ps;</a>
<a name="3650"><span class="lineNum">    3650 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3651"><span class="lineNum">    3651 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="3652"><span class="lineNum">    3652 </span>            :                         (struct phm_ppt_v1_information *)(hwmgr-&gt;pptable);</a>
<a name="3653"><span class="lineNum">    3653 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table =</span></a>
<a name="3654"><span class="lineNum">    3654 </span>            :                         table_info-&gt;vdd_dep_on_mclk;</a>
<a name="3655"><span class="lineNum">    3655 </span>            : </a>
<a name="3656"><span class="lineNum">    3656 </span><span class="lineNoCov">          0 :         state-&gt;hardware.magic = PHM_VIslands_Magic;</span></a>
<a name="3657"><span class="lineNum">    3657 </span>            : </a>
<a name="3658"><span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         ps = (struct smu7_power_state *)(&amp;state-&gt;hardware);</span></a>
<a name="3659"><span class="lineNum">    3659 </span>            : </a>
<a name="3660"><span class="lineNum">    3660 </span><span class="lineNoCov">          0 :         result = get_powerplay_table_entry_v1_0(hwmgr, entry_index, state,</span></a>
<a name="3661"><span class="lineNum">    3661 </span>            :                         smu7_get_pp_table_entry_callback_func_v1);</a>
<a name="3662"><span class="lineNum">    3662 </span>            : </a>
<a name="3663"><span class="lineNum">    3663 </span>            :         /* This is the earliest time we have all the dependency table and the VBIOS boot state</a>
<a name="3664"><span class="lineNum">    3664 </span>            :          * as PP_Tables_GetPowerPlayTableEntry retrieves the VBIOS boot state</a>
<a name="3665"><span class="lineNum">    3665 </span>            :          * if there is only one VDDCI/MCLK level, check if it's the same as VBIOS boot state</a>
<a name="3666"><span class="lineNum">    3666 </span>            :          */</a>
<a name="3667"><span class="lineNum">    3667 </span>            :         if (dep_mclk_table != NULL &amp;&amp; dep_mclk_table-&gt;count == 1) {</a>
<a name="3668"><span class="lineNum">    3668 </span>            :                 if (dep_mclk_table-&gt;entries[0].clk !=</a>
<a name="3669"><span class="lineNum">    3669 </span>            :                                 data-&gt;vbios_boot_state.mclk_bootup_value)</a>
<a name="3670"><span class="lineNum">    3670 </span>            :                         pr_debug(&quot;Single MCLK entry VDDCI/MCLK dependency table &quot;</a>
<a name="3671"><span class="lineNum">    3671 </span>            :                                         &quot;does not match VBIOS boot MCLK level&quot;);</a>
<a name="3672"><span class="lineNum">    3672 </span>            :                 if (dep_mclk_table-&gt;entries[0].vddci !=</a>
<a name="3673"><span class="lineNum">    3673 </span>            :                                 data-&gt;vbios_boot_state.vddci_bootup_value)</a>
<a name="3674"><span class="lineNum">    3674 </span>            :                         pr_debug(&quot;Single VDDCI entry VDDCI/MCLK dependency table &quot;</a>
<a name="3675"><span class="lineNum">    3675 </span>            :                                         &quot;does not match VBIOS boot VDDCI level&quot;);</a>
<a name="3676"><span class="lineNum">    3676 </span>            :         }</a>
<a name="3677"><span class="lineNum">    3677 </span>            : </a>
<a name="3678"><span class="lineNum">    3678 </span>            :         /* set DC compatible flag if this state supports DC */</a>
<a name="3679"><span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         if (!state-&gt;validation.disallowOnDC)</span></a>
<a name="3680"><span class="lineNum">    3680 </span><span class="lineNoCov">          0 :                 ps-&gt;dc_compatible = true;</span></a>
<a name="3681"><span class="lineNum">    3681 </span>            : </a>
<a name="3682"><span class="lineNum">    3682 </span><span class="lineNoCov">          0 :         if (state-&gt;classification.flags &amp; PP_StateClassificationFlag_ACPI)</span></a>
<a name="3683"><span class="lineNum">    3683 </span><span class="lineNoCov">          0 :                 data-&gt;acpi_pcie_gen = ps-&gt;performance_levels[0].pcie_gen;</span></a>
<a name="3684"><span class="lineNum">    3684 </span>            : </a>
<a name="3685"><span class="lineNum">    3685 </span><span class="lineNoCov">          0 :         ps-&gt;uvd_clks.vclk = state-&gt;uvd_clocks.VCLK;</span></a>
<a name="3686"><span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         ps-&gt;uvd_clks.dclk = state-&gt;uvd_clocks.DCLK;</span></a>
<a name="3687"><span class="lineNum">    3687 </span>            : </a>
<a name="3688"><span class="lineNum">    3688 </span><span class="lineNoCov">          0 :         if (!result) {</span></a>
<a name="3689"><span class="lineNum">    3689 </span>            :                 uint32_t i;</a>
<a name="3690"><span class="lineNum">    3690 </span>            : </a>
<a name="3691"><span class="lineNum">    3691 </span><span class="lineNoCov">          0 :                 switch (state-&gt;classification.ui_label) {</span></a>
<a name="3692"><span class="lineNum">    3692 </span>            :                 case PP_StateUILabel_Performance:</a>
<a name="3693"><span class="lineNum">    3693 </span><span class="lineNoCov">          0 :                         data-&gt;use_pcie_performance_levels = true;</span></a>
<a name="3694"><span class="lineNum">    3694 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span></a>
<a name="3695"><span class="lineNum">    3695 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_performance.max &lt;</span></a>
<a name="3696"><span class="lineNum">    3696 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3697"><span class="lineNum">    3697 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_performance.max =</span></a>
<a name="3698"><span class="lineNum">    3698 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3699"><span class="lineNum">    3699 </span>            : </a>
<a name="3700"><span class="lineNum">    3700 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_performance.min &gt;</span></a>
<a name="3701"><span class="lineNum">    3701 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3702"><span class="lineNum">    3702 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_performance.min =</span></a>
<a name="3703"><span class="lineNum">    3703 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3704"><span class="lineNum">    3704 </span>            : </a>
<a name="3705"><span class="lineNum">    3705 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_performance.max &lt;</span></a>
<a name="3706"><span class="lineNum">    3706 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3707"><span class="lineNum">    3707 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_performance.max =</span></a>
<a name="3708"><span class="lineNum">    3708 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3709"><span class="lineNum">    3709 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_performance.min &gt;</span></a>
<a name="3710"><span class="lineNum">    3710 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3711"><span class="lineNum">    3711 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_performance.min =</span></a>
<a name="3712"><span class="lineNum">    3712 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3713"><span class="lineNum">    3713 </span>            :                         }</a>
<a name="3714"><span class="lineNum">    3714 </span>            :                         break;</a>
<a name="3715"><span class="lineNum">    3715 </span>            :                 case PP_StateUILabel_Battery:</a>
<a name="3716"><span class="lineNum">    3716 </span><span class="lineNoCov">          0 :                         data-&gt;use_pcie_power_saving_levels = true;</span></a>
<a name="3717"><span class="lineNum">    3717 </span>            : </a>
<a name="3718"><span class="lineNum">    3718 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span></a>
<a name="3719"><span class="lineNum">    3719 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_power_saving.max &lt;</span></a>
<a name="3720"><span class="lineNum">    3720 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3721"><span class="lineNum">    3721 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_power_saving.max =</span></a>
<a name="3722"><span class="lineNum">    3722 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3723"><span class="lineNum">    3723 </span>            : </a>
<a name="3724"><span class="lineNum">    3724 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_power_saving.min &gt;</span></a>
<a name="3725"><span class="lineNum">    3725 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3726"><span class="lineNum">    3726 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_power_saving.min =</span></a>
<a name="3727"><span class="lineNum">    3727 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3728"><span class="lineNum">    3728 </span>            : </a>
<a name="3729"><span class="lineNum">    3729 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_power_saving.max &lt;</span></a>
<a name="3730"><span class="lineNum">    3730 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3731"><span class="lineNum">    3731 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_power_saving.max =</span></a>
<a name="3732"><span class="lineNum">    3732 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3733"><span class="lineNum">    3733 </span>            : </a>
<a name="3734"><span class="lineNum">    3734 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_power_saving.min &gt;</span></a>
<a name="3735"><span class="lineNum">    3735 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3736"><span class="lineNum">    3736 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_power_saving.min =</span></a>
<a name="3737"><span class="lineNum">    3737 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3738"><span class="lineNum">    3738 </span>            :                         }</a>
<a name="3739"><span class="lineNum">    3739 </span>            :                         break;</a>
<a name="3740"><span class="lineNum">    3740 </span>            :                 default:</a>
<a name="3741"><span class="lineNum">    3741 </span>            :                         break;</a>
<a name="3742"><span class="lineNum">    3742 </span>            :                 }</a>
<a name="3743"><span class="lineNum">    3743 </span>            :         }</a>
<a name="3744"><span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3745"><span class="lineNum">    3745 </span>            : }</a>
<a name="3746"><span class="lineNum">    3746 </span>            : </a>
<a name="3747"><span class="lineNum">    3747 </span><span class="lineNoCov">          0 : static int smu7_get_pp_table_entry_callback_func_v0(struct pp_hwmgr *hwmgr,</span></a>
<a name="3748"><span class="lineNum">    3748 </span>            :                                         struct pp_hw_power_state *power_state,</a>
<a name="3749"><span class="lineNum">    3749 </span>            :                                         unsigned int index, const void *clock_info)</a>
<a name="3750"><span class="lineNum">    3750 </span>            : {</a>
<a name="3751"><span class="lineNum">    3751 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3752"><span class="lineNum">    3752 </span><span class="lineNoCov">          0 :         struct smu7_power_state  *ps = cast_phw_smu7_power_state(power_state);</span></a>
<a name="3753"><span class="lineNum">    3753 </span><span class="lineNoCov">          0 :         const ATOM_PPLIB_CI_CLOCK_INFO *visland_clk_info = clock_info;</span></a>
<a name="3754"><span class="lineNum">    3754 </span>            :         struct smu7_performance_level *performance_level;</a>
<a name="3755"><span class="lineNum">    3755 </span>            :         uint32_t engine_clock, memory_clock;</a>
<a name="3756"><span class="lineNum">    3756 </span>            :         uint16_t pcie_gen_from_bios;</a>
<a name="3757"><span class="lineNum">    3757 </span>            : </a>
<a name="3758"><span class="lineNum">    3758 </span><span class="lineNoCov">          0 :         engine_clock = visland_clk_info-&gt;ucEngineClockHigh &lt;&lt; 16 | visland_clk_info-&gt;usEngineClockLow;</span></a>
<a name="3759"><span class="lineNum">    3759 </span><span class="lineNoCov">          0 :         memory_clock = visland_clk_info-&gt;ucMemoryClockHigh &lt;&lt; 16 | visland_clk_info-&gt;usMemoryClockLow;</span></a>
<a name="3760"><span class="lineNum">    3760 </span>            : </a>
<a name="3761"><span class="lineNum">    3761 </span><span class="lineNoCov">          0 :         if (!(data-&gt;mc_micro_code_feature &amp; DISABLE_MC_LOADMICROCODE) &amp;&amp; memory_clock &gt; data-&gt;highest_mclk)</span></a>
<a name="3762"><span class="lineNum">    3762 </span><span class="lineNoCov">          0 :                 data-&gt;highest_mclk = memory_clock;</span></a>
<a name="3763"><span class="lineNum">    3763 </span>            : </a>
<a name="3764"><span class="lineNum">    3764 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="3765"><span class="lineNum">    3765 </span>            :                         (ps-&gt;performance_level_count &lt; smum_get_mac_definition(hwmgr, SMU_MAX_LEVELS_GRAPHICS)),</a>
<a name="3766"><span class="lineNum">    3766 </span>            :                         &quot;Performance levels exceeds SMC limit!&quot;,</a>
<a name="3767"><span class="lineNum">    3767 </span>            :                         return -EINVAL);</a>
<a name="3768"><span class="lineNum">    3768 </span>            : </a>
<a name="3769"><span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(</span></a>
<a name="3770"><span class="lineNum">    3770 </span>            :                         (ps-&gt;performance_level_count &lt;</a>
<a name="3771"><span class="lineNum">    3771 </span>            :                                         hwmgr-&gt;platform_descriptor.hardwareActivityPerformanceLevels),</a>
<a name="3772"><span class="lineNum">    3772 </span>            :                         &quot;Performance levels exceeds Driver limit, Skip!&quot;,</a>
<a name="3773"><span class="lineNum">    3773 </span>            :                         return 0);</a>
<a name="3774"><span class="lineNum">    3774 </span>            : </a>
<a name="3775"><span class="lineNum">    3775 </span><span class="lineNoCov">          0 :         performance_level = &amp;(ps-&gt;performance_levels</span></a>
<a name="3776"><span class="lineNum">    3776 </span><span class="lineNoCov">          0 :                         [ps-&gt;performance_level_count++]);</span></a>
<a name="3777"><span class="lineNum">    3777 </span>            : </a>
<a name="3778"><span class="lineNum">    3778 </span>            :         /* Performance levels are arranged from low to high. */</a>
<a name="3779"><span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         performance_level-&gt;memory_clock = memory_clock;</span></a>
<a name="3780"><span class="lineNum">    3780 </span><span class="lineNoCov">          0 :         performance_level-&gt;engine_clock = engine_clock;</span></a>
<a name="3781"><span class="lineNum">    3781 </span>            : </a>
<a name="3782"><span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         pcie_gen_from_bios = visland_clk_info-&gt;ucPCIEGen;</span></a>
<a name="3783"><span class="lineNum">    3783 </span>            : </a>
<a name="3784"><span class="lineNum">    3784 </span><span class="lineNoCov">          0 :         performance_level-&gt;pcie_gen = get_pcie_gen_support(data-&gt;pcie_gen_cap, pcie_gen_from_bios);</span></a>
<a name="3785"><span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         performance_level-&gt;pcie_lane = get_pcie_lane_support(data-&gt;pcie_lane_cap, visland_clk_info-&gt;usPCIELane);</span></a>
<a name="3786"><span class="lineNum">    3786 </span>            : </a>
<a name="3787"><span class="lineNum">    3787 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3788"><span class="lineNum">    3788 </span>            : }</a>
<a name="3789"><span class="lineNum">    3789 </span>            : </a>
<a name="3790"><span class="lineNum">    3790 </span><span class="lineNoCov">          0 : static int smu7_get_pp_table_entry_v0(struct pp_hwmgr *hwmgr,</span></a>
<a name="3791"><span class="lineNum">    3791 </span>            :                 unsigned long entry_index, struct pp_power_state *state)</a>
<a name="3792"><span class="lineNum">    3792 </span>            : {</a>
<a name="3793"><span class="lineNum">    3793 </span>            :         int result;</a>
<a name="3794"><span class="lineNum">    3794 </span>            :         struct smu7_power_state *ps;</a>
<a name="3795"><span class="lineNum">    3795 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3796"><span class="lineNum">    3796 </span><span class="lineNoCov">          0 :         struct phm_clock_voltage_dependency_table *dep_mclk_table =</span></a>
<a name="3797"><span class="lineNum">    3797 </span>            :                         hwmgr-&gt;dyn_state.vddci_dependency_on_mclk;</a>
<a name="3798"><span class="lineNum">    3798 </span>            : </a>
<a name="3799"><span class="lineNum">    3799 </span><span class="lineNoCov">          0 :         memset(&amp;state-&gt;hardware, 0x00, sizeof(struct pp_hw_power_state));</span></a>
<a name="3800"><span class="lineNum">    3800 </span>            : </a>
<a name="3801"><span class="lineNum">    3801 </span><span class="lineNoCov">          0 :         state-&gt;hardware.magic = PHM_VIslands_Magic;</span></a>
<a name="3802"><span class="lineNum">    3802 </span>            : </a>
<a name="3803"><span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         ps = (struct smu7_power_state *)(&amp;state-&gt;hardware);</span></a>
<a name="3804"><span class="lineNum">    3804 </span>            : </a>
<a name="3805"><span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         result = pp_tables_get_entry(hwmgr, entry_index, state,</span></a>
<a name="3806"><span class="lineNum">    3806 </span>            :                         smu7_get_pp_table_entry_callback_func_v0);</a>
<a name="3807"><span class="lineNum">    3807 </span>            : </a>
<a name="3808"><span class="lineNum">    3808 </span>            :         /*</a>
<a name="3809"><span class="lineNum">    3809 </span>            :          * This is the earliest time we have all the dependency table</a>
<a name="3810"><span class="lineNum">    3810 </span>            :          * and the VBIOS boot state as</a>
<a name="3811"><span class="lineNum">    3811 </span>            :          * PP_Tables_GetPowerPlayTableEntry retrieves the VBIOS boot</a>
<a name="3812"><span class="lineNum">    3812 </span>            :          * state if there is only one VDDCI/MCLK level, check if it's</a>
<a name="3813"><span class="lineNum">    3813 </span>            :          * the same as VBIOS boot state</a>
<a name="3814"><span class="lineNum">    3814 </span>            :          */</a>
<a name="3815"><span class="lineNum">    3815 </span>            :         if (dep_mclk_table != NULL &amp;&amp; dep_mclk_table-&gt;count == 1) {</a>
<a name="3816"><span class="lineNum">    3816 </span>            :                 if (dep_mclk_table-&gt;entries[0].clk !=</a>
<a name="3817"><span class="lineNum">    3817 </span>            :                                 data-&gt;vbios_boot_state.mclk_bootup_value)</a>
<a name="3818"><span class="lineNum">    3818 </span>            :                         pr_debug(&quot;Single MCLK entry VDDCI/MCLK dependency table &quot;</a>
<a name="3819"><span class="lineNum">    3819 </span>            :                                         &quot;does not match VBIOS boot MCLK level&quot;);</a>
<a name="3820"><span class="lineNum">    3820 </span>            :                 if (dep_mclk_table-&gt;entries[0].v !=</a>
<a name="3821"><span class="lineNum">    3821 </span>            :                                 data-&gt;vbios_boot_state.vddci_bootup_value)</a>
<a name="3822"><span class="lineNum">    3822 </span>            :                         pr_debug(&quot;Single VDDCI entry VDDCI/MCLK dependency table &quot;</a>
<a name="3823"><span class="lineNum">    3823 </span>            :                                         &quot;does not match VBIOS boot VDDCI level&quot;);</a>
<a name="3824"><span class="lineNum">    3824 </span>            :         }</a>
<a name="3825"><span class="lineNum">    3825 </span>            : </a>
<a name="3826"><span class="lineNum">    3826 </span>            :         /* set DC compatible flag if this state supports DC */</a>
<a name="3827"><span class="lineNum">    3827 </span><span class="lineNoCov">          0 :         if (!state-&gt;validation.disallowOnDC)</span></a>
<a name="3828"><span class="lineNum">    3828 </span><span class="lineNoCov">          0 :                 ps-&gt;dc_compatible = true;</span></a>
<a name="3829"><span class="lineNum">    3829 </span>            : </a>
<a name="3830"><span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         if (state-&gt;classification.flags &amp; PP_StateClassificationFlag_ACPI)</span></a>
<a name="3831"><span class="lineNum">    3831 </span><span class="lineNoCov">          0 :                 data-&gt;acpi_pcie_gen = ps-&gt;performance_levels[0].pcie_gen;</span></a>
<a name="3832"><span class="lineNum">    3832 </span>            : </a>
<a name="3833"><span class="lineNum">    3833 </span><span class="lineNoCov">          0 :         ps-&gt;uvd_clks.vclk = state-&gt;uvd_clocks.VCLK;</span></a>
<a name="3834"><span class="lineNum">    3834 </span><span class="lineNoCov">          0 :         ps-&gt;uvd_clks.dclk = state-&gt;uvd_clocks.DCLK;</span></a>
<a name="3835"><span class="lineNum">    3835 </span>            : </a>
<a name="3836"><span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         if (!result) {</span></a>
<a name="3837"><span class="lineNum">    3837 </span>            :                 uint32_t i;</a>
<a name="3838"><span class="lineNum">    3838 </span>            : </a>
<a name="3839"><span class="lineNum">    3839 </span><span class="lineNoCov">          0 :                 switch (state-&gt;classification.ui_label) {</span></a>
<a name="3840"><span class="lineNum">    3840 </span>            :                 case PP_StateUILabel_Performance:</a>
<a name="3841"><span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                         data-&gt;use_pcie_performance_levels = true;</span></a>
<a name="3842"><span class="lineNum">    3842 </span>            : </a>
<a name="3843"><span class="lineNum">    3843 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span></a>
<a name="3844"><span class="lineNum">    3844 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_performance.max &lt;</span></a>
<a name="3845"><span class="lineNum">    3845 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3846"><span class="lineNum">    3846 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_performance.max =</span></a>
<a name="3847"><span class="lineNum">    3847 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3848"><span class="lineNum">    3848 </span>            : </a>
<a name="3849"><span class="lineNum">    3849 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_performance.min &gt;</span></a>
<a name="3850"><span class="lineNum">    3850 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3851"><span class="lineNum">    3851 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_performance.min =</span></a>
<a name="3852"><span class="lineNum">    3852 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3853"><span class="lineNum">    3853 </span>            : </a>
<a name="3854"><span class="lineNum">    3854 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_performance.max &lt;</span></a>
<a name="3855"><span class="lineNum">    3855 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3856"><span class="lineNum">    3856 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_performance.max =</span></a>
<a name="3857"><span class="lineNum">    3857 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3858"><span class="lineNum">    3858 </span>            : </a>
<a name="3859"><span class="lineNum">    3859 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_performance.min &gt;</span></a>
<a name="3860"><span class="lineNum">    3860 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3861"><span class="lineNum">    3861 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_performance.min =</span></a>
<a name="3862"><span class="lineNum">    3862 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3863"><span class="lineNum">    3863 </span>            :                         }</a>
<a name="3864"><span class="lineNum">    3864 </span>            :                         break;</a>
<a name="3865"><span class="lineNum">    3865 </span>            :                 case PP_StateUILabel_Battery:</a>
<a name="3866"><span class="lineNum">    3866 </span><span class="lineNoCov">          0 :                         data-&gt;use_pcie_power_saving_levels = true;</span></a>
<a name="3867"><span class="lineNum">    3867 </span>            : </a>
<a name="3868"><span class="lineNum">    3868 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span></a>
<a name="3869"><span class="lineNum">    3869 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_power_saving.max &lt;</span></a>
<a name="3870"><span class="lineNum">    3870 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3871"><span class="lineNum">    3871 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_power_saving.max =</span></a>
<a name="3872"><span class="lineNum">    3872 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3873"><span class="lineNum">    3873 </span>            : </a>
<a name="3874"><span class="lineNum">    3874 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_gen_power_saving.min &gt;</span></a>
<a name="3875"><span class="lineNum">    3875 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_gen)</span></a>
<a name="3876"><span class="lineNum">    3876 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_gen_power_saving.min =</span></a>
<a name="3877"><span class="lineNum">    3877 </span>            :                                                         ps-&gt;performance_levels[i].pcie_gen;</a>
<a name="3878"><span class="lineNum">    3878 </span>            : </a>
<a name="3879"><span class="lineNum">    3879 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_power_saving.max &lt;</span></a>
<a name="3880"><span class="lineNum">    3880 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3881"><span class="lineNum">    3881 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_power_saving.max =</span></a>
<a name="3882"><span class="lineNum">    3882 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3883"><span class="lineNum">    3883 </span>            : </a>
<a name="3884"><span class="lineNum">    3884 </span><span class="lineNoCov">          0 :                                 if (data-&gt;pcie_lane_power_saving.min &gt;</span></a>
<a name="3885"><span class="lineNum">    3885 </span><span class="lineNoCov">          0 :                                                 ps-&gt;performance_levels[i].pcie_lane)</span></a>
<a name="3886"><span class="lineNum">    3886 </span><span class="lineNoCov">          0 :                                         data-&gt;pcie_lane_power_saving.min =</span></a>
<a name="3887"><span class="lineNum">    3887 </span>            :                                                         ps-&gt;performance_levels[i].pcie_lane;</a>
<a name="3888"><span class="lineNum">    3888 </span>            :                         }</a>
<a name="3889"><span class="lineNum">    3889 </span>            :                         break;</a>
<a name="3890"><span class="lineNum">    3890 </span>            :                 default:</a>
<a name="3891"><span class="lineNum">    3891 </span>            :                         break;</a>
<a name="3892"><span class="lineNum">    3892 </span>            :                 }</a>
<a name="3893"><span class="lineNum">    3893 </span>            :         }</a>
<a name="3894"><span class="lineNum">    3894 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3895"><span class="lineNum">    3895 </span>            : }</a>
<a name="3896"><span class="lineNum">    3896 </span>            : </a>
<a name="3897"><span class="lineNum">    3897 </span><span class="lineNoCov">          0 : static int smu7_get_pp_table_entry(struct pp_hwmgr *hwmgr,</span></a>
<a name="3898"><span class="lineNum">    3898 </span>            :                 unsigned long entry_index, struct pp_power_state *state)</a>
<a name="3899"><span class="lineNum">    3899 </span>            : {</a>
<a name="3900"><span class="lineNum">    3900 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="3901"><span class="lineNum">    3901 </span><span class="lineNoCov">          0 :                 return smu7_get_pp_table_entry_v0(hwmgr, entry_index, state);</span></a>
<a name="3902"><span class="lineNum">    3902 </span><span class="lineNoCov">          0 :         else if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="3903"><span class="lineNum">    3903 </span><span class="lineNoCov">          0 :                 return smu7_get_pp_table_entry_v1(hwmgr, entry_index, state);</span></a>
<a name="3904"><span class="lineNum">    3904 </span>            : </a>
<a name="3905"><span class="lineNum">    3905 </span>            :         return 0;</a>
<a name="3906"><span class="lineNum">    3906 </span>            : }</a>
<a name="3907"><span class="lineNum">    3907 </span>            : </a>
<a name="3908"><span class="lineNum">    3908 </span><span class="lineNoCov">          0 : static int smu7_get_gpu_power(struct pp_hwmgr *hwmgr, u32 *query)</span></a>
<a name="3909"><span class="lineNum">    3909 </span>            : {</a>
<a name="3910"><span class="lineNum">    3910 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="3911"><span class="lineNum">    3911 </span>            :         int i;</a>
<a name="3912"><span class="lineNum">    3912 </span><span class="lineNoCov">          0 :         u32 tmp = 0;</span></a>
<a name="3913"><span class="lineNum">    3913 </span>            : </a>
<a name="3914"><span class="lineNum">    3914 </span><span class="lineNoCov">          0 :         if (!query)</span></a>
<a name="3915"><span class="lineNum">    3915 </span>            :                 return -EINVAL;</a>
<a name="3916"><span class="lineNum">    3916 </span>            : </a>
<a name="3917"><span class="lineNum">    3917 </span>            :         /*</a>
<a name="3918"><span class="lineNum">    3918 </span>            :          * PPSMC_MSG_GetCurrPkgPwr is not supported on:</a>
<a name="3919"><span class="lineNum">    3919 </span>            :          *  - Hawaii</a>
<a name="3920"><span class="lineNum">    3920 </span>            :          *  - Bonaire</a>
<a name="3921"><span class="lineNum">    3921 </span>            :          *  - Fiji</a>
<a name="3922"><span class="lineNum">    3922 </span>            :          *  - Tonga</a>
<a name="3923"><span class="lineNum">    3923 </span>            :          */</a>
<a name="3924"><span class="lineNum">    3924 </span><span class="lineNoCov">          0 :         if ((adev-&gt;asic_type != CHIP_HAWAII) &amp;&amp;</span></a>
<a name="3925"><span class="lineNum">    3925 </span><span class="lineNoCov">          0 :             (adev-&gt;asic_type != CHIP_BONAIRE) &amp;&amp;</span></a>
<a name="3926"><span class="lineNum">    3926 </span><span class="lineNoCov">          0 :             (adev-&gt;asic_type != CHIP_FIJI) &amp;&amp;</span></a>
<a name="3927"><span class="lineNum">    3927 </span>            :             (adev-&gt;asic_type != CHIP_TONGA)) {</a>
<a name="3928"><span class="lineNum">    3928 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetCurrPkgPwr, 0, &amp;tmp);</span></a>
<a name="3929"><span class="lineNum">    3929 </span><span class="lineNoCov">          0 :                 *query = tmp;</span></a>
<a name="3930"><span class="lineNum">    3930 </span>            : </a>
<a name="3931"><span class="lineNum">    3931 </span><span class="lineNoCov">          0 :                 if (tmp != 0)</span></a>
<a name="3932"><span class="lineNum">    3932 </span>            :                         return 0;</a>
<a name="3933"><span class="lineNum">    3933 </span>            :         }</a>
<a name="3934"><span class="lineNum">    3934 </span>            : </a>
<a name="3935"><span class="lineNum">    3935 </span><span class="lineNoCov">          0 :         smum_send_msg_to_smc(hwmgr, PPSMC_MSG_PmStatusLogStart, NULL);</span></a>
<a name="3936"><span class="lineNum">    3936 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="3937"><span class="lineNum">    3937 </span>            :                                                         ixSMU_PM_STATUS_95, 0);</a>
<a name="3938"><span class="lineNum">    3938 </span>            : </a>
<a name="3939"><span class="lineNum">    3939 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 10; i++) {</span></a>
<a name="3940"><span class="lineNum">    3940 </span><span class="lineNoCov">          0 :                 msleep(500);</span></a>
<a name="3941"><span class="lineNum">    3941 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_PmStatusLogSample, NULL);</span></a>
<a name="3942"><span class="lineNum">    3942 </span><span class="lineNoCov">          0 :                 tmp = cgs_read_ind_register(hwmgr-&gt;device,</span></a>
<a name="3943"><span class="lineNum">    3943 </span>            :                                                 CGS_IND_REG__SMC,</a>
<a name="3944"><span class="lineNum">    3944 </span>            :                                                 ixSMU_PM_STATUS_95);</a>
<a name="3945"><span class="lineNum">    3945 </span><span class="lineNoCov">          0 :                 if (tmp != 0)</span></a>
<a name="3946"><span class="lineNum">    3946 </span>            :                         break;</a>
<a name="3947"><span class="lineNum">    3947 </span>            :         }</a>
<a name="3948"><span class="lineNum">    3948 </span><span class="lineNoCov">          0 :         *query = tmp;</span></a>
<a name="3949"><span class="lineNum">    3949 </span>            : </a>
<a name="3950"><span class="lineNum">    3950 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3951"><span class="lineNum">    3951 </span>            : }</a>
<a name="3952"><span class="lineNum">    3952 </span>            : </a>
<a name="3953"><span class="lineNum">    3953 </span><span class="lineNoCov">          0 : static int smu7_read_sensor(struct pp_hwmgr *hwmgr, int idx,</span></a>
<a name="3954"><span class="lineNum">    3954 </span>            :                             void *value, int *size)</a>
<a name="3955"><span class="lineNum">    3955 </span>            : {</a>
<a name="3956"><span class="lineNum">    3956 </span>            :         uint32_t sclk, mclk, activity_percent;</a>
<a name="3957"><span class="lineNum">    3957 </span>            :         uint32_t offset, val_vid;</a>
<a name="3958"><span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="3959"><span class="lineNum">    3959 </span>            : </a>
<a name="3960"><span class="lineNum">    3960 </span>            :         /* size must be at least 4 bytes for all sensors */</a>
<a name="3961"><span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         if (*size &lt; 4)</span></a>
<a name="3962"><span class="lineNum">    3962 </span>            :                 return -EINVAL;</a>
<a name="3963"><span class="lineNum">    3963 </span>            : </a>
<a name="3964"><span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         switch (idx) {</span></a>
<a name="3965"><span class="lineNum">    3965 </span>            :         case AMDGPU_PP_SENSOR_GFX_SCLK:</a>
<a name="3966"><span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_API_GetSclkFrequency, &amp;sclk);</span></a>
<a name="3967"><span class="lineNum">    3967 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = sclk;</span></a>
<a name="3968"><span class="lineNum">    3968 </span><span class="lineNoCov">          0 :                 *size = 4;</span></a>
<a name="3969"><span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3970"><span class="lineNum">    3970 </span>            :         case AMDGPU_PP_SENSOR_GFX_MCLK:</a>
<a name="3971"><span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_API_GetMclkFrequency, &amp;mclk);</span></a>
<a name="3972"><span class="lineNum">    3972 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = mclk;</span></a>
<a name="3973"><span class="lineNum">    3973 </span><span class="lineNoCov">          0 :                 *size = 4;</span></a>
<a name="3974"><span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3975"><span class="lineNum">    3975 </span>            :         case AMDGPU_PP_SENSOR_GPU_LOAD:</a>
<a name="3976"><span class="lineNum">    3976 </span>            :         case AMDGPU_PP_SENSOR_MEM_LOAD:</a>
<a name="3977"><span class="lineNum">    3977 </span><span class="lineNoCov">          0 :                 offset = data-&gt;soft_regs_start + smum_get_offsetof(hwmgr,</span></a>
<a name="3978"><span class="lineNum">    3978 </span>            :                                                                 SMU_SoftRegisters,</a>
<a name="3979"><span class="lineNum">    3979 </span>            :                                                                 (idx == AMDGPU_PP_SENSOR_GPU_LOAD) ?</a>
<a name="3980"><span class="lineNum">    3980 </span>            :                                                                 AverageGraphicsActivity:</a>
<a name="3981"><span class="lineNum">    3981 </span>            :                                                                 AverageMemoryActivity);</a>
<a name="3982"><span class="lineNum">    3982 </span>            : </a>
<a name="3983"><span class="lineNum">    3983 </span><span class="lineNoCov">          0 :                 activity_percent = cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, offset);</span></a>
<a name="3984"><span class="lineNum">    3984 </span><span class="lineNoCov">          0 :                 activity_percent += 0x80;</span></a>
<a name="3985"><span class="lineNum">    3985 </span><span class="lineNoCov">          0 :                 activity_percent &gt;&gt;= 8;</span></a>
<a name="3986"><span class="lineNum">    3986 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = activity_percent &gt; 100 ? 100 : activity_percent;</span></a>
<a name="3987"><span class="lineNum">    3987 </span><span class="lineNoCov">          0 :                 *size = 4;</span></a>
<a name="3988"><span class="lineNum">    3988 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3989"><span class="lineNum">    3989 </span>            :         case AMDGPU_PP_SENSOR_GPU_TEMP:</a>
<a name="3990"><span class="lineNum">    3990 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = smu7_thermal_get_temperature(hwmgr);</span></a>
<a name="3991"><span class="lineNum">    3991 </span><span class="lineNoCov">          0 :                 *size = 4;</span></a>
<a name="3992"><span class="lineNum">    3992 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3993"><span class="lineNum">    3993 </span>            :         case AMDGPU_PP_SENSOR_UVD_POWER:</a>
<a name="3994"><span class="lineNum">    3994 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = data-&gt;uvd_power_gated ? 0 : 1;</span></a>
<a name="3995"><span class="lineNum">    3995 </span><span class="lineNoCov">          0 :                 *size = 4;</span></a>
<a name="3996"><span class="lineNum">    3996 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3997"><span class="lineNum">    3997 </span>            :         case AMDGPU_PP_SENSOR_VCE_POWER:</a>
<a name="3998"><span class="lineNum">    3998 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = data-&gt;vce_power_gated ? 0 : 1;</span></a>
<a name="3999"><span class="lineNum">    3999 </span><span class="lineNoCov">          0 :                 *size = 4;</span></a>
<a name="4000"><span class="lineNum">    4000 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="4001"><span class="lineNum">    4001 </span>            :         case AMDGPU_PP_SENSOR_GPU_POWER:</a>
<a name="4002"><span class="lineNum">    4002 </span><span class="lineNoCov">          0 :                 return smu7_get_gpu_power(hwmgr, (uint32_t *)value);</span></a>
<a name="4003"><span class="lineNum">    4003 </span>            :         case AMDGPU_PP_SENSOR_VDDGFX:</a>
<a name="4004"><span class="lineNum">    4004 </span><span class="lineNoCov">          0 :                 if ((data-&gt;vr_config &amp; VRCONF_VDDGFX_MASK) ==</span></a>
<a name="4005"><span class="lineNum">    4005 </span>            :                     (VR_SVI2_PLANE_2 &lt;&lt; VRCONF_VDDGFX_SHIFT))</a>
<a name="4006"><span class="lineNum">    4006 </span><span class="lineNoCov">          0 :                         val_vid = PHM_READ_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="4007"><span class="lineNum">    4007 </span>            :                                         CGS_IND_REG__SMC, PWR_SVI2_STATUS, PLANE2_VID);</a>
<a name="4008"><span class="lineNum">    4008 </span>            :                 else</a>
<a name="4009"><span class="lineNum">    4009 </span><span class="lineNoCov">          0 :                         val_vid = PHM_READ_INDIRECT_FIELD(hwmgr-&gt;device,</span></a>
<a name="4010"><span class="lineNum">    4010 </span>            :                                         CGS_IND_REG__SMC, PWR_SVI2_STATUS, PLANE1_VID);</a>
<a name="4011"><span class="lineNum">    4011 </span>            : </a>
<a name="4012"><span class="lineNum">    4012 </span><span class="lineNoCov">          0 :                 *((uint32_t *)value) = (uint32_t)convert_to_vddc(val_vid);</span></a>
<a name="4013"><span class="lineNum">    4013 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="4014"><span class="lineNum">    4014 </span>            :         default:</a>
<a name="4015"><span class="lineNum">    4015 </span>            :                 return -EOPNOTSUPP;</a>
<a name="4016"><span class="lineNum">    4016 </span>            :         }</a>
<a name="4017"><span class="lineNum">    4017 </span>            : }</a>
<a name="4018"><span class="lineNum">    4018 </span>            : </a>
<a name="4019"><span class="lineNum">    4019 </span><span class="lineNoCov">          0 : static int smu7_find_dpm_states_clocks_in_dpm_table(struct pp_hwmgr *hwmgr, const void *input)</span></a>
<a name="4020"><span class="lineNum">    4020 </span>            : {</a>
<a name="4021"><span class="lineNum">    4021 </span><span class="lineNoCov">          0 :         const struct phm_set_power_state_input *states =</span></a>
<a name="4022"><span class="lineNum">    4022 </span>            :                         (const struct phm_set_power_state_input *)input;</a>
<a name="4023"><span class="lineNum">    4023 </span><span class="lineNoCov">          0 :         const struct smu7_power_state *smu7_ps =</span></a>
<a name="4024"><span class="lineNum">    4024 </span><span class="lineNoCov">          0 :                         cast_const_phw_smu7_power_state(states-&gt;pnew_state);</span></a>
<a name="4025"><span class="lineNum">    4025 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4026"><span class="lineNum">    4026 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *sclk_table = &amp;(data-&gt;dpm_table.sclk_table);</span></a>
<a name="4027"><span class="lineNum">    4027 </span><span class="lineNoCov">          0 :         uint32_t sclk = smu7_ps-&gt;performance_levels</span></a>
<a name="4028"><span class="lineNum">    4028 </span><span class="lineNoCov">          0 :                         [smu7_ps-&gt;performance_level_count - 1].engine_clock;</span></a>
<a name="4029"><span class="lineNum">    4029 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *mclk_table = &amp;(data-&gt;dpm_table.mclk_table);</span></a>
<a name="4030"><span class="lineNum">    4030 </span><span class="lineNoCov">          0 :         uint32_t mclk = smu7_ps-&gt;performance_levels</span></a>
<a name="4031"><span class="lineNum">    4031 </span>            :                         [smu7_ps-&gt;performance_level_count - 1].memory_clock;</a>
<a name="4032"><span class="lineNum">    4032 </span><span class="lineNoCov">          0 :         struct PP_Clocks min_clocks = {0};</span></a>
<a name="4033"><span class="lineNum">    4033 </span>            :         uint32_t i;</a>
<a name="4034"><span class="lineNum">    4034 </span>            : </a>
<a name="4035"><span class="lineNum">    4035 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sclk_table-&gt;count; i++) {</span></a>
<a name="4036"><span class="lineNum">    4036 </span><span class="lineNoCov">          0 :                 if (sclk == sclk_table-&gt;dpm_levels[i].value)</span></a>
<a name="4037"><span class="lineNum">    4037 </span>            :                         break;</a>
<a name="4038"><span class="lineNum">    4038 </span>            :         }</a>
<a name="4039"><span class="lineNum">    4039 </span>            : </a>
<a name="4040"><span class="lineNum">    4040 </span><span class="lineNoCov">          0 :         if (i &gt;= sclk_table-&gt;count) {</span></a>
<a name="4041"><span class="lineNum">    4041 </span><span class="lineNoCov">          0 :                 if (sclk &gt; sclk_table-&gt;dpm_levels[i-1].value) {</span></a>
<a name="4042"><span class="lineNum">    4042 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK;</span></a>
<a name="4043"><span class="lineNum">    4043 </span><span class="lineNoCov">          0 :                         sclk_table-&gt;dpm_levels[i-1].value = sclk;</span></a>
<a name="4044"><span class="lineNum">    4044 </span>            :                 }</a>
<a name="4045"><span class="lineNum">    4045 </span>            :         } else {</a>
<a name="4046"><span class="lineNum">    4046 </span>            :         /* TODO: Check SCLK in DAL's minimum clocks</a>
<a name="4047"><span class="lineNum">    4047 </span>            :          * in case DeepSleep divider update is required.</a>
<a name="4048"><span class="lineNum">    4048 </span>            :          */</a>
<a name="4049"><span class="lineNum">    4049 </span><span class="lineNoCov">          0 :                 if (data-&gt;display_timing.min_clock_in_sr != min_clocks.engineClockInSR &amp;&amp;</span></a>
<a name="4050"><span class="lineNum">    4050 </span><span class="lineNoCov">          0 :                         (min_clocks.engineClockInSR &gt;= SMU7_MINIMUM_ENGINE_CLOCK ||</span></a>
<a name="4051"><span class="lineNum">    4051 </span>            :                                 data-&gt;display_timing.min_clock_in_sr &gt;= SMU7_MINIMUM_ENGINE_CLOCK))</a>
<a name="4052"><span class="lineNum">    4052 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_UPDATE_SCLK;</span></a>
<a name="4053"><span class="lineNum">    4053 </span>            :         }</a>
<a name="4054"><span class="lineNum">    4054 </span>            : </a>
<a name="4055"><span class="lineNum">    4055 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mclk_table-&gt;count; i++) {</span></a>
<a name="4056"><span class="lineNum">    4056 </span><span class="lineNoCov">          0 :                 if (mclk == mclk_table-&gt;dpm_levels[i].value)</span></a>
<a name="4057"><span class="lineNum">    4057 </span>            :                         break;</a>
<a name="4058"><span class="lineNum">    4058 </span>            :         }</a>
<a name="4059"><span class="lineNum">    4059 </span>            : </a>
<a name="4060"><span class="lineNum">    4060 </span><span class="lineNoCov">          0 :         if (i &gt;= mclk_table-&gt;count) {</span></a>
<a name="4061"><span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                 if (mclk &gt; mclk_table-&gt;dpm_levels[i-1].value) {</span></a>
<a name="4062"><span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                         data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_MCLK;</span></a>
<a name="4063"><span class="lineNum">    4063 </span><span class="lineNoCov">          0 :                         mclk_table-&gt;dpm_levels[i-1].value = mclk;</span></a>
<a name="4064"><span class="lineNum">    4064 </span>            :                 }</a>
<a name="4065"><span class="lineNum">    4065 </span>            :         }</a>
<a name="4066"><span class="lineNum">    4066 </span>            : </a>
<a name="4067"><span class="lineNum">    4067 </span><span class="lineNoCov">          0 :         if (data-&gt;display_timing.num_existing_displays != hwmgr-&gt;display_config-&gt;num_display)</span></a>
<a name="4068"><span class="lineNum">    4068 </span><span class="lineNoCov">          0 :                 data-&gt;need_update_smu7_dpm_table |= DPMTABLE_UPDATE_MCLK;</span></a>
<a name="4069"><span class="lineNum">    4069 </span>            : </a>
<a name="4070"><span class="lineNum">    4070 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4071"><span class="lineNum">    4071 </span>            : }</a>
<a name="4072"><span class="lineNum">    4072 </span>            : </a>
<a name="4073"><span class="lineNum">    4073 </span>            : static uint16_t smu7_get_maximum_link_speed(struct pp_hwmgr *hwmgr,</a>
<a name="4074"><span class="lineNum">    4074 </span>            :                 const struct smu7_power_state *smu7_ps)</a>
<a name="4075"><span class="lineNum">    4075 </span>            : {</a>
<a name="4076"><span class="lineNum">    4076 </span>            :         uint32_t i;</a>
<a name="4077"><span class="lineNum">    4077 </span><span class="lineNoCov">          0 :         uint32_t sclk, max_sclk = 0;</span></a>
<a name="4078"><span class="lineNum">    4078 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4079"><span class="lineNum">    4079 </span><span class="lineNoCov">          0 :         struct smu7_dpm_table *dpm_table = &amp;data-&gt;dpm_table;</span></a>
<a name="4080"><span class="lineNum">    4080 </span>            : </a>
<a name="4081"><span class="lineNum">    4081 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; smu7_ps-&gt;performance_level_count; i++) {</span></a>
<a name="4082"><span class="lineNum">    4082 </span><span class="lineNoCov">          0 :                 sclk = smu7_ps-&gt;performance_levels[i].engine_clock;</span></a>
<a name="4083"><span class="lineNum">    4083 </span><span class="lineNoCov">          0 :                 if (max_sclk &lt; sclk)</span></a>
<a name="4084"><span class="lineNum">    4084 </span><span class="lineNoCov">          0 :                         max_sclk = sclk;</span></a>
<a name="4085"><span class="lineNum">    4085 </span>            :         }</a>
<a name="4086"><span class="lineNum">    4086 </span>            : </a>
<a name="4087"><span class="lineNum">    4087 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dpm_table-&gt;sclk_table.count; i++) {</span></a>
<a name="4088"><span class="lineNum">    4088 </span><span class="lineNoCov">          0 :                 if (dpm_table-&gt;sclk_table.dpm_levels[i].value == max_sclk)</span></a>
<a name="4089"><span class="lineNum">    4089 </span><span class="lineNoCov">          0 :                         return (uint16_t) ((i &gt;= dpm_table-&gt;pcie_speed_table.count) ?</span></a>
<a name="4090"><span class="lineNum">    4090 </span>            :                                         dpm_table-&gt;pcie_speed_table.dpm_levels</a>
<a name="4091"><span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                                         [dpm_table-&gt;pcie_speed_table.count - 1].value :</span></a>
<a name="4092"><span class="lineNum">    4092 </span><span class="lineNoCov">          0 :                                         dpm_table-&gt;pcie_speed_table.dpm_levels[i].value);</span></a>
<a name="4093"><span class="lineNum">    4093 </span>            :         }</a>
<a name="4094"><span class="lineNum">    4094 </span>            : </a>
<a name="4095"><span class="lineNum">    4095 </span>            :         return 0;</a>
<a name="4096"><span class="lineNum">    4096 </span>            : }</a>
<a name="4097"><span class="lineNum">    4097 </span>            : </a>
<a name="4098"><span class="lineNum">    4098 </span><span class="lineNoCov">          0 : static int smu7_request_link_speed_change_before_state_change(</span></a>
<a name="4099"><span class="lineNum">    4099 </span>            :                 struct pp_hwmgr *hwmgr, const void *input)</a>
<a name="4100"><span class="lineNum">    4100 </span>            : {</a>
<a name="4101"><span class="lineNum">    4101 </span><span class="lineNoCov">          0 :         const struct phm_set_power_state_input *states =</span></a>
<a name="4102"><span class="lineNum">    4102 </span>            :                         (const struct phm_set_power_state_input *)input;</a>
<a name="4103"><span class="lineNum">    4103 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4104"><span class="lineNum">    4104 </span><span class="lineNoCov">          0 :         const struct smu7_power_state *smu7_nps =</span></a>
<a name="4105"><span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                         cast_const_phw_smu7_power_state(states-&gt;pnew_state);</span></a>
<a name="4106"><span class="lineNum">    4106 </span><span class="lineNoCov">          0 :         const struct smu7_power_state *polaris10_cps =</span></a>
<a name="4107"><span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                         cast_const_phw_smu7_power_state(states-&gt;pcurrent_state);</span></a>
<a name="4108"><span class="lineNum">    4108 </span>            : </a>
<a name="4109"><span class="lineNum">    4109 </span><span class="lineNoCov">          0 :         uint16_t target_link_speed = smu7_get_maximum_link_speed(hwmgr, smu7_nps);</span></a>
<a name="4110"><span class="lineNum">    4110 </span>            :         uint16_t current_link_speed;</a>
<a name="4111"><span class="lineNum">    4111 </span>            : </a>
<a name="4112"><span class="lineNum">    4112 </span><span class="lineNoCov">          0 :         if (data-&gt;force_pcie_gen == PP_PCIEGenInvalid)</span></a>
<a name="4113"><span class="lineNum">    4113 </span>            :                 current_link_speed = smu7_get_maximum_link_speed(hwmgr, polaris10_cps);</a>
<a name="4114"><span class="lineNum">    4114 </span>            :         else</a>
<a name="4115"><span class="lineNum">    4115 </span>            :                 current_link_speed = data-&gt;force_pcie_gen;</a>
<a name="4116"><span class="lineNum">    4116 </span>            : </a>
<a name="4117"><span class="lineNum">    4117 </span><span class="lineNoCov">          0 :         data-&gt;force_pcie_gen = PP_PCIEGenInvalid;</span></a>
<a name="4118"><span class="lineNum">    4118 </span><span class="lineNoCov">          0 :         data-&gt;pspp_notify_required = false;</span></a>
<a name="4119"><span class="lineNum">    4119 </span>            : </a>
<a name="4120"><span class="lineNum">    4120 </span><span class="lineNoCov">          0 :         if (target_link_speed &gt; current_link_speed) {</span></a>
<a name="4121"><span class="lineNum">    4121 </span>            :                 switch (target_link_speed) {</a>
<a name="4122"><span class="lineNum">    4122 </span>            : #ifdef CONFIG_ACPI</a>
<a name="4123"><span class="lineNum">    4123 </span>            :                 case PP_PCIEGen3:</a>
<a name="4124"><span class="lineNum">    4124 </span>            :                         if (0 == amdgpu_acpi_pcie_performance_request(hwmgr-&gt;adev, PCIE_PERF_REQ_GEN3, false))</a>
<a name="4125"><span class="lineNum">    4125 </span>            :                                 break;</a>
<a name="4126"><span class="lineNum">    4126 </span>            :                         data-&gt;force_pcie_gen = PP_PCIEGen2;</a>
<a name="4127"><span class="lineNum">    4127 </span>            :                         if (current_link_speed == PP_PCIEGen2)</a>
<a name="4128"><span class="lineNum">    4128 </span>            :                                 break;</a>
<a name="4129"><span class="lineNum">    4129 </span>            :                         fallthrough;</a>
<a name="4130"><span class="lineNum">    4130 </span>            :                 case PP_PCIEGen2:</a>
<a name="4131"><span class="lineNum">    4131 </span>            :                         if (0 == amdgpu_acpi_pcie_performance_request(hwmgr-&gt;adev, PCIE_PERF_REQ_GEN2, false))</a>
<a name="4132"><span class="lineNum">    4132 </span>            :                                 break;</a>
<a name="4133"><span class="lineNum">    4133 </span>            :                         fallthrough;</a>
<a name="4134"><span class="lineNum">    4134 </span>            : #endif</a>
<a name="4135"><span class="lineNum">    4135 </span>            :                 default:</a>
<a name="4136"><span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                         data-&gt;force_pcie_gen = smu7_get_current_pcie_speed(hwmgr);</span></a>
<a name="4137"><span class="lineNum">    4137 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="4138"><span class="lineNum">    4138 </span>            :                 }</a>
<a name="4139"><span class="lineNum">    4139 </span>            :         } else {</a>
<a name="4140"><span class="lineNum">    4140 </span><span class="lineNoCov">          0 :                 if (target_link_speed &lt; current_link_speed)</span></a>
<a name="4141"><span class="lineNum">    4141 </span><span class="lineNoCov">          0 :                         data-&gt;pspp_notify_required = true;</span></a>
<a name="4142"><span class="lineNum">    4142 </span>            :         }</a>
<a name="4143"><span class="lineNum">    4143 </span>            : </a>
<a name="4144"><span class="lineNum">    4144 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4145"><span class="lineNum">    4145 </span>            : }</a>
<a name="4146"><span class="lineNum">    4146 </span>            : </a>
<a name="4147"><span class="lineNum">    4147 </span><span class="lineNoCov">          0 : static int smu7_freeze_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)</span></a>
<a name="4148"><span class="lineNum">    4148 </span>            : {</a>
<a name="4149"><span class="lineNum">    4149 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4150"><span class="lineNum">    4150 </span>            : </a>
<a name="4151"><span class="lineNum">    4151 </span><span class="lineNoCov">          0 :         if (0 == data-&gt;need_update_smu7_dpm_table)</span></a>
<a name="4152"><span class="lineNum">    4152 </span>            :                 return 0;</a>
<a name="4153"><span class="lineNum">    4153 </span>            : </a>
<a name="4154"><span class="lineNum">    4154 </span><span class="lineNoCov">          0 :         if ((0 == data-&gt;sclk_dpm_key_disabled) &amp;&amp;</span></a>
<a name="4155"><span class="lineNum">    4155 </span><span class="lineNoCov">          0 :                 (data-&gt;need_update_smu7_dpm_table &amp;</span></a>
<a name="4156"><span class="lineNum">    4156 </span>            :                         (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_UPDATE_SCLK))) {</a>
<a name="4157"><span class="lineNum">    4157 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="4158"><span class="lineNum">    4158 </span>            :                                 &quot;Trying to freeze SCLK DPM when DPM is disabled&quot;,</a>
<a name="4159"><span class="lineNum">    4159 </span>            :                                 );</a>
<a name="4160"><span class="lineNum">    4160 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr,</span></a>
<a name="4161"><span class="lineNum">    4161 </span>            :                                 PPSMC_MSG_SCLKDPM_FreezeLevel,</a>
<a name="4162"><span class="lineNum">    4162 </span>            :                                 NULL),</a>
<a name="4163"><span class="lineNum">    4163 </span>            :                                 &quot;Failed to freeze SCLK DPM during FreezeSclkMclkDPM Function!&quot;,</a>
<a name="4164"><span class="lineNum">    4164 </span>            :                                 return -EINVAL);</a>
<a name="4165"><span class="lineNum">    4165 </span>            :         }</a>
<a name="4166"><span class="lineNum">    4166 </span>            : </a>
<a name="4167"><span class="lineNum">    4167 </span><span class="lineNoCov">          0 :         if ((0 == data-&gt;mclk_dpm_key_disabled) &amp;&amp;</span></a>
<a name="4168"><span class="lineNum">    4168 </span><span class="lineNoCov">          0 :                 !data-&gt;mclk_ignore_signal &amp;&amp;</span></a>
<a name="4169"><span class="lineNum">    4169 </span><span class="lineNoCov">          0 :                 (data-&gt;need_update_smu7_dpm_table &amp;</span></a>
<a name="4170"><span class="lineNum">    4170 </span>            :                  DPMTABLE_OD_UPDATE_MCLK)) {</a>
<a name="4171"><span class="lineNum">    4171 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="4172"><span class="lineNum">    4172 </span>            :                                 &quot;Trying to freeze MCLK DPM when DPM is disabled&quot;,</a>
<a name="4173"><span class="lineNum">    4173 </span>            :                                 );</a>
<a name="4174"><span class="lineNum">    4174 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr,</span></a>
<a name="4175"><span class="lineNum">    4175 </span>            :                                 PPSMC_MSG_MCLKDPM_FreezeLevel,</a>
<a name="4176"><span class="lineNum">    4176 </span>            :                                 NULL),</a>
<a name="4177"><span class="lineNum">    4177 </span>            :                                 &quot;Failed to freeze MCLK DPM during FreezeSclkMclkDPM Function!&quot;,</a>
<a name="4178"><span class="lineNum">    4178 </span>            :                                 return -EINVAL);</a>
<a name="4179"><span class="lineNum">    4179 </span>            :         }</a>
<a name="4180"><span class="lineNum">    4180 </span>            : </a>
<a name="4181"><span class="lineNum">    4181 </span>            :         return 0;</a>
<a name="4182"><span class="lineNum">    4182 </span>            : }</a>
<a name="4183"><span class="lineNum">    4183 </span>            : </a>
<a name="4184"><span class="lineNum">    4184 </span><span class="lineNoCov">          0 : static int smu7_populate_and_upload_sclk_mclk_dpm_levels(</span></a>
<a name="4185"><span class="lineNum">    4185 </span>            :                 struct pp_hwmgr *hwmgr, const void *input)</a>
<a name="4186"><span class="lineNum">    4186 </span>            : {</a>
<a name="4187"><span class="lineNum">    4187 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="4188"><span class="lineNum">    4188 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4189"><span class="lineNum">    4189 </span><span class="lineNoCov">          0 :         struct smu7_dpm_table *dpm_table = &amp;data-&gt;dpm_table;</span></a>
<a name="4190"><span class="lineNum">    4190 </span>            :         uint32_t count;</a>
<a name="4191"><span class="lineNum">    4191 </span><span class="lineNoCov">          0 :         struct smu7_odn_dpm_table *odn_table = &amp;(data-&gt;odn_dpm_table);</span></a>
<a name="4192"><span class="lineNum">    4192 </span><span class="lineNoCov">          0 :         struct phm_odn_clock_levels *odn_sclk_table = &amp;(odn_table-&gt;odn_core_clock_dpm_levels);</span></a>
<a name="4193"><span class="lineNum">    4193 </span><span class="lineNoCov">          0 :         struct phm_odn_clock_levels *odn_mclk_table = &amp;(odn_table-&gt;odn_memory_clock_dpm_levels);</span></a>
<a name="4194"><span class="lineNum">    4194 </span>            : </a>
<a name="4195"><span class="lineNum">    4195 </span><span class="lineNoCov">          0 :         if (0 == data-&gt;need_update_smu7_dpm_table)</span></a>
<a name="4196"><span class="lineNum">    4196 </span>            :                 return 0;</a>
<a name="4197"><span class="lineNum">    4197 </span>            : </a>
<a name="4198"><span class="lineNum">    4198 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;od_enabled &amp;&amp; data-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_SCLK) {</span></a>
<a name="4199"><span class="lineNum">    4199 </span><span class="lineNoCov">          0 :                 for (count = 0; count &lt; dpm_table-&gt;sclk_table.count; count++) {</span></a>
<a name="4200"><span class="lineNum">    4200 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;sclk_table.dpm_levels[count].enabled = odn_sclk_table-&gt;entries[count].enabled;</span></a>
<a name="4201"><span class="lineNum">    4201 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;sclk_table.dpm_levels[count].value = odn_sclk_table-&gt;entries[count].clock;</span></a>
<a name="4202"><span class="lineNum">    4202 </span>            :                 }</a>
<a name="4203"><span class="lineNum">    4203 </span>            :         }</a>
<a name="4204"><span class="lineNum">    4204 </span>            : </a>
<a name="4205"><span class="lineNum">    4205 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;od_enabled &amp;&amp; data-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_MCLK) {</span></a>
<a name="4206"><span class="lineNum">    4206 </span><span class="lineNoCov">          0 :                 for (count = 0; count &lt; dpm_table-&gt;mclk_table.count; count++) {</span></a>
<a name="4207"><span class="lineNum">    4207 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;mclk_table.dpm_levels[count].enabled = odn_mclk_table-&gt;entries[count].enabled;</span></a>
<a name="4208"><span class="lineNum">    4208 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;mclk_table.dpm_levels[count].value = odn_mclk_table-&gt;entries[count].clock;</span></a>
<a name="4209"><span class="lineNum">    4209 </span>            :                 }</a>
<a name="4210"><span class="lineNum">    4210 </span>            :         }</a>
<a name="4211"><span class="lineNum">    4211 </span>            : </a>
<a name="4212"><span class="lineNum">    4212 </span><span class="lineNoCov">          0 :         if (data-&gt;need_update_smu7_dpm_table &amp;</span></a>
<a name="4213"><span class="lineNum">    4213 </span>            :                         (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_UPDATE_SCLK)) {</a>
<a name="4214"><span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                 result = smum_populate_all_graphic_levels(hwmgr);</span></a>
<a name="4215"><span class="lineNum">    4215 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="4216"><span class="lineNum">    4216 </span>            :                                 &quot;Failed to populate SCLK during PopulateNewDPMClocksStates Function!&quot;,</a>
<a name="4217"><span class="lineNum">    4217 </span>            :                                 return result);</a>
<a name="4218"><span class="lineNum">    4218 </span>            :         }</a>
<a name="4219"><span class="lineNum">    4219 </span>            : </a>
<a name="4220"><span class="lineNum">    4220 </span><span class="lineNoCov">          0 :         if (data-&gt;need_update_smu7_dpm_table &amp;</span></a>
<a name="4221"><span class="lineNum">    4221 </span>            :                         (DPMTABLE_OD_UPDATE_MCLK + DPMTABLE_UPDATE_MCLK)) {</a>
<a name="4222"><span class="lineNum">    4222 </span>            :                 /*populate MCLK dpm table to SMU7 */</a>
<a name="4223"><span class="lineNum">    4223 </span><span class="lineNoCov">          0 :                 result = smum_populate_all_memory_levels(hwmgr);</span></a>
<a name="4224"><span class="lineNum">    4224 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="4225"><span class="lineNum">    4225 </span>            :                                 &quot;Failed to populate MCLK during PopulateNewDPMClocksStates Function!&quot;,</a>
<a name="4226"><span class="lineNum">    4226 </span>            :                                 return result);</a>
<a name="4227"><span class="lineNum">    4227 </span>            :         }</a>
<a name="4228"><span class="lineNum">    4228 </span>            : </a>
<a name="4229"><span class="lineNum">    4229 </span>            :         return result;</a>
<a name="4230"><span class="lineNum">    4230 </span>            : }</a>
<a name="4231"><span class="lineNum">    4231 </span>            : </a>
<a name="4232"><span class="lineNum">    4232 </span>            : static int smu7_trim_single_dpm_states(struct pp_hwmgr *hwmgr,</a>
<a name="4233"><span class="lineNum">    4233 </span>            :                           struct smu7_single_dpm_table *dpm_table,</a>
<a name="4234"><span class="lineNum">    4234 </span>            :                         uint32_t low_limit, uint32_t high_limit)</a>
<a name="4235"><span class="lineNum">    4235 </span>            : {</a>
<a name="4236"><span class="lineNum">    4236 </span>            :         uint32_t i;</a>
<a name="4237"><span class="lineNum">    4237 </span>            : </a>
<a name="4238"><span class="lineNum">    4238 </span>            :         /* force the trim if mclk_switching is disabled to prevent flicker */</a>
<a name="4239"><span class="lineNum">    4239 </span>            :         bool force_trim = (low_limit == high_limit);</a>
<a name="4240"><span class="lineNum">    4240 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dpm_table-&gt;count; i++) {</span></a>
<a name="4241"><span class="lineNum">    4241 </span>            :         /*skip the trim if od is enabled*/</a>
<a name="4242"><span class="lineNum">    4242 </span><span class="lineNoCov">          0 :                 if ((!hwmgr-&gt;od_enabled || force_trim)</span></a>
<a name="4243"><span class="lineNum">    4243 </span><span class="lineNoCov">          0 :                         &amp;&amp; (dpm_table-&gt;dpm_levels[i].value &lt; low_limit</span></a>
<a name="4244"><span class="lineNum">    4244 </span><span class="lineNoCov">          0 :                         || dpm_table-&gt;dpm_levels[i].value &gt; high_limit))</span></a>
<a name="4245"><span class="lineNum">    4245 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;dpm_levels[i].enabled = false;</span></a>
<a name="4246"><span class="lineNum">    4246 </span>            :                 else</a>
<a name="4247"><span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;dpm_levels[i].enabled = true;</span></a>
<a name="4248"><span class="lineNum">    4248 </span>            :         }</a>
<a name="4249"><span class="lineNum">    4249 </span>            : </a>
<a name="4250"><span class="lineNum">    4250 </span>            :         return 0;</a>
<a name="4251"><span class="lineNum">    4251 </span>            : }</a>
<a name="4252"><span class="lineNum">    4252 </span>            : </a>
<a name="4253"><span class="lineNum">    4253 </span><span class="lineNoCov">          0 : static int smu7_trim_dpm_states(struct pp_hwmgr *hwmgr,</span></a>
<a name="4254"><span class="lineNum">    4254 </span>            :                 const struct smu7_power_state *smu7_ps)</a>
<a name="4255"><span class="lineNum">    4255 </span>            : {</a>
<a name="4256"><span class="lineNum">    4256 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4257"><span class="lineNum">    4257 </span>            :         uint32_t high_limit_count;</a>
<a name="4258"><span class="lineNum">    4258 </span>            : </a>
<a name="4259"><span class="lineNum">    4259 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((smu7_ps-&gt;performance_level_count &gt;= 1),</span></a>
<a name="4260"><span class="lineNum">    4260 </span>            :                         &quot;power state did not have any performance level&quot;,</a>
<a name="4261"><span class="lineNum">    4261 </span>            :                         return -EINVAL);</a>
<a name="4262"><span class="lineNum">    4262 </span>            : </a>
<a name="4263"><span class="lineNum">    4263 </span><span class="lineNoCov">          0 :         high_limit_count = (1 == smu7_ps-&gt;performance_level_count) ? 0 : 1;</span></a>
<a name="4264"><span class="lineNum">    4264 </span>            : </a>
<a name="4265"><span class="lineNum">    4265 </span><span class="lineNoCov">          0 :         smu7_trim_single_dpm_states(hwmgr,</span></a>
<a name="4266"><span class="lineNum">    4266 </span>            :                         &amp;(data-&gt;dpm_table.sclk_table),</a>
<a name="4267"><span class="lineNum">    4267 </span>            :                         smu7_ps-&gt;performance_levels[0].engine_clock,</a>
<a name="4268"><span class="lineNum">    4268 </span>            :                         smu7_ps-&gt;performance_levels[high_limit_count].engine_clock);</a>
<a name="4269"><span class="lineNum">    4269 </span>            : </a>
<a name="4270"><span class="lineNum">    4270 </span><span class="lineNoCov">          0 :         smu7_trim_single_dpm_states(hwmgr,</span></a>
<a name="4271"><span class="lineNum">    4271 </span>            :                         &amp;(data-&gt;dpm_table.mclk_table),</a>
<a name="4272"><span class="lineNum">    4272 </span>            :                         smu7_ps-&gt;performance_levels[0].memory_clock,</a>
<a name="4273"><span class="lineNum">    4273 </span>            :                         smu7_ps-&gt;performance_levels[high_limit_count].memory_clock);</a>
<a name="4274"><span class="lineNum">    4274 </span>            : </a>
<a name="4275"><span class="lineNum">    4275 </span>            :         return 0;</a>
<a name="4276"><span class="lineNum">    4276 </span>            : }</a>
<a name="4277"><span class="lineNum">    4277 </span>            : </a>
<a name="4278"><span class="lineNum">    4278 </span><span class="lineNoCov">          0 : static int smu7_generate_dpm_level_enable_mask(</span></a>
<a name="4279"><span class="lineNum">    4279 </span>            :                 struct pp_hwmgr *hwmgr, const void *input)</a>
<a name="4280"><span class="lineNum">    4280 </span>            : {</a>
<a name="4281"><span class="lineNum">    4281 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="4282"><span class="lineNum">    4282 </span><span class="lineNoCov">          0 :         const struct phm_set_power_state_input *states =</span></a>
<a name="4283"><span class="lineNum">    4283 </span>            :                         (const struct phm_set_power_state_input *)input;</a>
<a name="4284"><span class="lineNum">    4284 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4285"><span class="lineNum">    4285 </span><span class="lineNoCov">          0 :         const struct smu7_power_state *smu7_ps =</span></a>
<a name="4286"><span class="lineNum">    4286 </span><span class="lineNoCov">          0 :                         cast_const_phw_smu7_power_state(states-&gt;pnew_state);</span></a>
<a name="4287"><span class="lineNum">    4287 </span>            : </a>
<a name="4288"><span class="lineNum">    4288 </span>            : </a>
<a name="4289"><span class="lineNum">    4289 </span><span class="lineNoCov">          0 :         result = smu7_trim_dpm_states(hwmgr, smu7_ps);</span></a>
<a name="4290"><span class="lineNum">    4290 </span><span class="lineNoCov">          0 :         if (result)</span></a>
<a name="4291"><span class="lineNum">    4291 </span>            :                 return result;</a>
<a name="4292"><span class="lineNum">    4292 </span>            : </a>
<a name="4293"><span class="lineNum">    4293 </span><span class="lineNoCov">          0 :         data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask =</span></a>
<a name="4294"><span class="lineNum">    4294 </span><span class="lineNoCov">          0 :                         phm_get_dpm_level_enable_mask_value(&amp;data-&gt;dpm_table.sclk_table);</span></a>
<a name="4295"><span class="lineNum">    4295 </span><span class="lineNoCov">          0 :         data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask =</span></a>
<a name="4296"><span class="lineNum">    4296 </span><span class="lineNoCov">          0 :                         phm_get_dpm_level_enable_mask_value(&amp;data-&gt;dpm_table.mclk_table);</span></a>
<a name="4297"><span class="lineNum">    4297 </span><span class="lineNoCov">          0 :         data-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask =</span></a>
<a name="4298"><span class="lineNum">    4298 </span><span class="lineNoCov">          0 :                         phm_get_dpm_level_enable_mask_value(&amp;data-&gt;dpm_table.pcie_speed_table);</span></a>
<a name="4299"><span class="lineNum">    4299 </span>            : </a>
<a name="4300"><span class="lineNum">    4300 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4301"><span class="lineNum">    4301 </span>            : }</a>
<a name="4302"><span class="lineNum">    4302 </span>            : </a>
<a name="4303"><span class="lineNum">    4303 </span><span class="lineNoCov">          0 : static int smu7_unfreeze_sclk_mclk_dpm(struct pp_hwmgr *hwmgr)</span></a>
<a name="4304"><span class="lineNum">    4304 </span>            : {</a>
<a name="4305"><span class="lineNum">    4305 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4306"><span class="lineNum">    4306 </span>            : </a>
<a name="4307"><span class="lineNum">    4307 </span><span class="lineNoCov">          0 :         if (0 == data-&gt;need_update_smu7_dpm_table)</span></a>
<a name="4308"><span class="lineNum">    4308 </span>            :                 return 0;</a>
<a name="4309"><span class="lineNum">    4309 </span>            : </a>
<a name="4310"><span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         if ((0 == data-&gt;sclk_dpm_key_disabled) &amp;&amp;</span></a>
<a name="4311"><span class="lineNum">    4311 </span><span class="lineNoCov">          0 :                 (data-&gt;need_update_smu7_dpm_table &amp;</span></a>
<a name="4312"><span class="lineNum">    4312 </span>            :                 (DPMTABLE_OD_UPDATE_SCLK + DPMTABLE_UPDATE_SCLK))) {</a>
<a name="4313"><span class="lineNum">    4313 </span>            : </a>
<a name="4314"><span class="lineNum">    4314 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="4315"><span class="lineNum">    4315 </span>            :                                 &quot;Trying to Unfreeze SCLK DPM when DPM is disabled&quot;,</a>
<a name="4316"><span class="lineNum">    4316 </span>            :                                 );</a>
<a name="4317"><span class="lineNum">    4317 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr,</span></a>
<a name="4318"><span class="lineNum">    4318 </span>            :                                 PPSMC_MSG_SCLKDPM_UnfreezeLevel,</a>
<a name="4319"><span class="lineNum">    4319 </span>            :                                 NULL),</a>
<a name="4320"><span class="lineNum">    4320 </span>            :                         &quot;Failed to unfreeze SCLK DPM during UnFreezeSclkMclkDPM Function!&quot;,</a>
<a name="4321"><span class="lineNum">    4321 </span>            :                         return -EINVAL);</a>
<a name="4322"><span class="lineNum">    4322 </span>            :         }</a>
<a name="4323"><span class="lineNum">    4323 </span>            : </a>
<a name="4324"><span class="lineNum">    4324 </span><span class="lineNoCov">          0 :         if ((0 == data-&gt;mclk_dpm_key_disabled) &amp;&amp;</span></a>
<a name="4325"><span class="lineNum">    4325 </span><span class="lineNoCov">          0 :                 !data-&gt;mclk_ignore_signal &amp;&amp;</span></a>
<a name="4326"><span class="lineNum">    4326 </span><span class="lineNoCov">          0 :                 (data-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_MCLK)) {</span></a>
<a name="4327"><span class="lineNum">    4327 </span>            : </a>
<a name="4328"><span class="lineNum">    4328 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(true == smum_is_dpm_running(hwmgr),</span></a>
<a name="4329"><span class="lineNum">    4329 </span>            :                                 &quot;Trying to Unfreeze MCLK DPM when DPM is disabled&quot;,</a>
<a name="4330"><span class="lineNum">    4330 </span>            :                                 );</a>
<a name="4331"><span class="lineNum">    4331 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE(0 == smum_send_msg_to_smc(hwmgr,</span></a>
<a name="4332"><span class="lineNum">    4332 </span>            :                                 PPSMC_MSG_MCLKDPM_UnfreezeLevel,</a>
<a name="4333"><span class="lineNum">    4333 </span>            :                                 NULL),</a>
<a name="4334"><span class="lineNum">    4334 </span>            :                     &quot;Failed to unfreeze MCLK DPM during UnFreezeSclkMclkDPM Function!&quot;,</a>
<a name="4335"><span class="lineNum">    4335 </span>            :                     return -EINVAL);</a>
<a name="4336"><span class="lineNum">    4336 </span>            :         }</a>
<a name="4337"><span class="lineNum">    4337 </span>            : </a>
<a name="4338"><span class="lineNum">    4338 </span><span class="lineNoCov">          0 :         data-&gt;need_update_smu7_dpm_table &amp;= DPMTABLE_OD_UPDATE_VDDC;</span></a>
<a name="4339"><span class="lineNum">    4339 </span>            : </a>
<a name="4340"><span class="lineNum">    4340 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4341"><span class="lineNum">    4341 </span>            : }</a>
<a name="4342"><span class="lineNum">    4342 </span>            : </a>
<a name="4343"><span class="lineNum">    4343 </span><span class="lineNoCov">          0 : static int smu7_notify_link_speed_change_after_state_change(</span></a>
<a name="4344"><span class="lineNum">    4344 </span>            :                 struct pp_hwmgr *hwmgr, const void *input)</a>
<a name="4345"><span class="lineNum">    4345 </span>            : {</a>
<a name="4346"><span class="lineNum">    4346 </span><span class="lineNoCov">          0 :         const struct phm_set_power_state_input *states =</span></a>
<a name="4347"><span class="lineNum">    4347 </span>            :                         (const struct phm_set_power_state_input *)input;</a>
<a name="4348"><span class="lineNum">    4348 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4349"><span class="lineNum">    4349 </span><span class="lineNoCov">          0 :         const struct smu7_power_state *smu7_ps =</span></a>
<a name="4350"><span class="lineNum">    4350 </span><span class="lineNoCov">          0 :                         cast_const_phw_smu7_power_state(states-&gt;pnew_state);</span></a>
<a name="4351"><span class="lineNum">    4351 </span><span class="lineNoCov">          0 :         uint16_t target_link_speed = smu7_get_maximum_link_speed(hwmgr, smu7_ps);</span></a>
<a name="4352"><span class="lineNum">    4352 </span>            :         uint8_t  request;</a>
<a name="4353"><span class="lineNum">    4353 </span>            : </a>
<a name="4354"><span class="lineNum">    4354 </span><span class="lineNoCov">          0 :         if (data-&gt;pspp_notify_required) {</span></a>
<a name="4355"><span class="lineNum">    4355 </span><span class="lineNoCov">          0 :                 if (target_link_speed == PP_PCIEGen3)</span></a>
<a name="4356"><span class="lineNum">    4356 </span>            :                         request = PCIE_PERF_REQ_GEN3;</a>
<a name="4357"><span class="lineNum">    4357 </span><span class="lineNoCov">          0 :                 else if (target_link_speed == PP_PCIEGen2)</span></a>
<a name="4358"><span class="lineNum">    4358 </span>            :                         request = PCIE_PERF_REQ_GEN2;</a>
<a name="4359"><span class="lineNum">    4359 </span>            :                 else</a>
<a name="4360"><span class="lineNum">    4360 </span><span class="lineNoCov">          0 :                         request = PCIE_PERF_REQ_GEN1;</span></a>
<a name="4361"><span class="lineNum">    4361 </span>            : </a>
<a name="4362"><span class="lineNum">    4362 </span><span class="lineNoCov">          0 :                 if (request == PCIE_PERF_REQ_GEN1 &amp;&amp;</span></a>
<a name="4363"><span class="lineNum">    4363 </span><span class="lineNoCov">          0 :                                 smu7_get_current_pcie_speed(hwmgr) &gt; 0)</span></a>
<a name="4364"><span class="lineNum">    4364 </span>            :                         return 0;</a>
<a name="4365"><span class="lineNum">    4365 </span>            : </a>
<a name="4366"><span class="lineNum">    4366 </span>            : #ifdef CONFIG_ACPI</a>
<a name="4367"><span class="lineNum">    4367 </span>            :                 if (amdgpu_acpi_pcie_performance_request(hwmgr-&gt;adev, request, false)) {</a>
<a name="4368"><span class="lineNum">    4368 </span>            :                         if (PP_PCIEGen2 == target_link_speed)</a>
<a name="4369"><span class="lineNum">    4369 </span>            :                                 pr_info(&quot;PSPP request to switch to Gen2 from Gen3 Failed!&quot;);</a>
<a name="4370"><span class="lineNum">    4370 </span>            :                         else</a>
<a name="4371"><span class="lineNum">    4371 </span>            :                                 pr_info(&quot;PSPP request to switch to Gen1 from Gen2 Failed!&quot;);</a>
<a name="4372"><span class="lineNum">    4372 </span>            :                 }</a>
<a name="4373"><span class="lineNum">    4373 </span>            : #endif</a>
<a name="4374"><span class="lineNum">    4374 </span>            :         }</a>
<a name="4375"><span class="lineNum">    4375 </span>            : </a>
<a name="4376"><span class="lineNum">    4376 </span>            :         return 0;</a>
<a name="4377"><span class="lineNum">    4377 </span>            : }</a>
<a name="4378"><span class="lineNum">    4378 </span>            : </a>
<a name="4379"><span class="lineNum">    4379 </span>            : static int smu7_notify_no_display(struct pp_hwmgr *hwmgr)</a>
<a name="4380"><span class="lineNum">    4380 </span>            : {</a>
<a name="4381"><span class="lineNum">    4381 </span><span class="lineNoCov">          0 :         return (smum_send_msg_to_smc(hwmgr, (PPSMC_Msg)PPSMC_NoDisplay, NULL) == 0) ?  0 : -EINVAL;</span></a>
<a name="4382"><span class="lineNum">    4382 </span>            : }</a>
<a name="4383"><span class="lineNum">    4383 </span>            : </a>
<a name="4384"><span class="lineNum">    4384 </span><span class="lineNoCov">          0 : static int smu7_notify_has_display(struct pp_hwmgr *hwmgr)</span></a>
<a name="4385"><span class="lineNum">    4385 </span>            : {</a>
<a name="4386"><span class="lineNum">    4386 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4387"><span class="lineNum">    4387 </span>            : </a>
<a name="4388"><span class="lineNum">    4388 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;feature_mask &amp; PP_VBI_TIME_SUPPORT_MASK) {</span></a>
<a name="4389"><span class="lineNum">    4389 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;chip_id == CHIP_VEGAM)</span></a>
<a name="4390"><span class="lineNum">    4390 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4391"><span class="lineNum">    4391 </span>            :                                         (PPSMC_Msg)PPSMC_MSG_SetVBITimeout_VEGAM, data-&gt;frame_time_x2,</a>
<a name="4392"><span class="lineNum">    4392 </span>            :                                         NULL);</a>
<a name="4393"><span class="lineNum">    4393 </span>            :                 else</a>
<a name="4394"><span class="lineNum">    4394 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4395"><span class="lineNum">    4395 </span>            :                                         (PPSMC_Msg)PPSMC_MSG_SetVBITimeout, data-&gt;frame_time_x2,</a>
<a name="4396"><span class="lineNum">    4396 </span>            :                                         NULL);</a>
<a name="4397"><span class="lineNum">    4397 </span><span class="lineNoCov">          0 :                 data-&gt;last_sent_vbi_timeout = data-&gt;frame_time_x2;</span></a>
<a name="4398"><span class="lineNum">    4398 </span>            :         }</a>
<a name="4399"><span class="lineNum">    4399 </span>            : </a>
<a name="4400"><span class="lineNum">    4400 </span><span class="lineNoCov">          0 :         return (smum_send_msg_to_smc(hwmgr, (PPSMC_Msg)PPSMC_HasDisplay, NULL) == 0) ?  0 : -EINVAL;</span></a>
<a name="4401"><span class="lineNum">    4401 </span>            : }</a>
<a name="4402"><span class="lineNum">    4402 </span>            : </a>
<a name="4403"><span class="lineNum">    4403 </span><span class="lineNoCov">          0 : static int smu7_notify_smc_display(struct pp_hwmgr *hwmgr)</span></a>
<a name="4404"><span class="lineNum">    4404 </span>            : {</a>
<a name="4405"><span class="lineNum">    4405 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4406"><span class="lineNum">    4406 </span><span class="lineNoCov">          0 :         int result = 0;</span></a>
<a name="4407"><span class="lineNum">    4407 </span>            : </a>
<a name="4408"><span class="lineNum">    4408 </span><span class="lineNoCov">          0 :         if (data-&gt;mclk_ignore_signal)</span></a>
<a name="4409"><span class="lineNum">    4409 </span>            :                 result = smu7_notify_no_display(hwmgr);</a>
<a name="4410"><span class="lineNum">    4410 </span>            :         else</a>
<a name="4411"><span class="lineNum">    4411 </span><span class="lineNoCov">          0 :                 result = smu7_notify_has_display(hwmgr);</span></a>
<a name="4412"><span class="lineNum">    4412 </span>            : </a>
<a name="4413"><span class="lineNum">    4413 </span><span class="lineNoCov">          0 :         return result;</span></a>
<a name="4414"><span class="lineNum">    4414 </span>            : }</a>
<a name="4415"><span class="lineNum">    4415 </span>            : </a>
<a name="4416"><span class="lineNum">    4416 </span><span class="lineNoCov">          0 : static int smu7_set_power_state_tasks(struct pp_hwmgr *hwmgr, const void *input)</span></a>
<a name="4417"><span class="lineNum">    4417 </span>            : {</a>
<a name="4418"><span class="lineNum">    4418 </span><span class="lineNoCov">          0 :         int tmp_result, result = 0;</span></a>
<a name="4419"><span class="lineNum">    4419 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4420"><span class="lineNum">    4420 </span>            : </a>
<a name="4421"><span class="lineNum">    4421 </span><span class="lineNoCov">          0 :         tmp_result = smu7_find_dpm_states_clocks_in_dpm_table(hwmgr, input);</span></a>
<a name="4422"><span class="lineNum">    4422 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4423"><span class="lineNum">    4423 </span>            :                         &quot;Failed to find DPM states clocks in DPM table!&quot;,</a>
<a name="4424"><span class="lineNum">    4424 </span>            :                         result = tmp_result);</a>
<a name="4425"><span class="lineNum">    4425 </span>            : </a>
<a name="4426"><span class="lineNum">    4426 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="4427"><span class="lineNum">    4427 </span>            :                         PHM_PlatformCaps_PCIEPerformanceRequest)) {</a>
<a name="4428"><span class="lineNum">    4428 </span><span class="lineNoCov">          0 :                 tmp_result =</span></a>
<a name="4429"><span class="lineNum">    4429 </span>            :                         smu7_request_link_speed_change_before_state_change(hwmgr, input);</a>
<a name="4430"><span class="lineNum">    4430 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4431"><span class="lineNum">    4431 </span>            :                                 &quot;Failed to request link speed change before state change!&quot;,</a>
<a name="4432"><span class="lineNum">    4432 </span>            :                                 result = tmp_result);</a>
<a name="4433"><span class="lineNum">    4433 </span>            :         }</a>
<a name="4434"><span class="lineNum">    4434 </span>            : </a>
<a name="4435"><span class="lineNum">    4435 </span><span class="lineNoCov">          0 :         tmp_result = smu7_freeze_sclk_mclk_dpm(hwmgr);</span></a>
<a name="4436"><span class="lineNum">    4436 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4437"><span class="lineNum">    4437 </span>            :                         &quot;Failed to freeze SCLK MCLK DPM!&quot;, result = tmp_result);</a>
<a name="4438"><span class="lineNum">    4438 </span>            : </a>
<a name="4439"><span class="lineNum">    4439 </span><span class="lineNoCov">          0 :         tmp_result = smu7_populate_and_upload_sclk_mclk_dpm_levels(hwmgr, input);</span></a>
<a name="4440"><span class="lineNum">    4440 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4441"><span class="lineNum">    4441 </span>            :                         &quot;Failed to populate and upload SCLK MCLK DPM levels!&quot;,</a>
<a name="4442"><span class="lineNum">    4442 </span>            :                         result = tmp_result);</a>
<a name="4443"><span class="lineNum">    4443 </span>            : </a>
<a name="4444"><span class="lineNum">    4444 </span>            :         /*</a>
<a name="4445"><span class="lineNum">    4445 </span>            :          * If a custom pp table is loaded, set DPMTABLE_OD_UPDATE_VDDC flag.</a>
<a name="4446"><span class="lineNum">    4446 </span>            :          * That effectively disables AVFS feature.</a>
<a name="4447"><span class="lineNum">    4447 </span>            :          */</a>
<a name="4448"><span class="lineNum">    4448 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;hardcode_pp_table != NULL)</span></a>
<a name="4449"><span class="lineNum">    4449 </span><span class="lineNoCov">          0 :                 data-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_VDDC;</span></a>
<a name="4450"><span class="lineNum">    4450 </span>            : </a>
<a name="4451"><span class="lineNum">    4451 </span><span class="lineNoCov">          0 :         tmp_result = smu7_update_avfs(hwmgr);</span></a>
<a name="4452"><span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4453"><span class="lineNum">    4453 </span>            :                         &quot;Failed to update avfs voltages!&quot;,</a>
<a name="4454"><span class="lineNum">    4454 </span>            :                         result = tmp_result);</a>
<a name="4455"><span class="lineNum">    4455 </span>            : </a>
<a name="4456"><span class="lineNum">    4456 </span><span class="lineNoCov">          0 :         tmp_result = smu7_generate_dpm_level_enable_mask(hwmgr, input);</span></a>
<a name="4457"><span class="lineNum">    4457 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4458"><span class="lineNum">    4458 </span>            :                         &quot;Failed to generate DPM level enabled mask!&quot;,</a>
<a name="4459"><span class="lineNum">    4459 </span>            :                         result = tmp_result);</a>
<a name="4460"><span class="lineNum">    4460 </span>            : </a>
<a name="4461"><span class="lineNum">    4461 </span><span class="lineNoCov">          0 :         tmp_result = smum_update_sclk_threshold(hwmgr);</span></a>
<a name="4462"><span class="lineNum">    4462 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4463"><span class="lineNum">    4463 </span>            :                         &quot;Failed to update SCLK threshold!&quot;,</a>
<a name="4464"><span class="lineNum">    4464 </span>            :                         result = tmp_result);</a>
<a name="4465"><span class="lineNum">    4465 </span>            : </a>
<a name="4466"><span class="lineNum">    4466 </span><span class="lineNoCov">          0 :         tmp_result = smu7_unfreeze_sclk_mclk_dpm(hwmgr);</span></a>
<a name="4467"><span class="lineNum">    4467 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4468"><span class="lineNum">    4468 </span>            :                         &quot;Failed to unfreeze SCLK MCLK DPM!&quot;,</a>
<a name="4469"><span class="lineNum">    4469 </span>            :                         result = tmp_result);</a>
<a name="4470"><span class="lineNum">    4470 </span>            : </a>
<a name="4471"><span class="lineNum">    4471 </span><span class="lineNoCov">          0 :         tmp_result = smu7_upload_dpm_level_enable_mask(hwmgr);</span></a>
<a name="4472"><span class="lineNum">    4472 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4473"><span class="lineNum">    4473 </span>            :                         &quot;Failed to upload DPM level enabled mask!&quot;,</a>
<a name="4474"><span class="lineNum">    4474 </span>            :                         result = tmp_result);</a>
<a name="4475"><span class="lineNum">    4475 </span>            : </a>
<a name="4476"><span class="lineNum">    4476 </span><span class="lineNoCov">          0 :         tmp_result = smu7_notify_smc_display(hwmgr);</span></a>
<a name="4477"><span class="lineNum">    4477 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4478"><span class="lineNum">    4478 </span>            :                         &quot;Failed to notify smc display settings!&quot;,</a>
<a name="4479"><span class="lineNum">    4479 </span>            :                         result = tmp_result);</a>
<a name="4480"><span class="lineNum">    4480 </span>            : </a>
<a name="4481"><span class="lineNum">    4481 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="4482"><span class="lineNum">    4482 </span>            :                         PHM_PlatformCaps_PCIEPerformanceRequest)) {</a>
<a name="4483"><span class="lineNum">    4483 </span><span class="lineNoCov">          0 :                 tmp_result =</span></a>
<a name="4484"><span class="lineNum">    4484 </span>            :                         smu7_notify_link_speed_change_after_state_change(hwmgr, input);</a>
<a name="4485"><span class="lineNum">    4485 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4486"><span class="lineNum">    4486 </span>            :                                 &quot;Failed to notify link speed change after state change!&quot;,</a>
<a name="4487"><span class="lineNum">    4487 </span>            :                                 result = tmp_result);</a>
<a name="4488"><span class="lineNum">    4488 </span>            :         }</a>
<a name="4489"><span class="lineNum">    4489 </span><span class="lineNoCov">          0 :         data-&gt;apply_optimized_settings = false;</span></a>
<a name="4490"><span class="lineNum">    4490 </span><span class="lineNoCov">          0 :         return result;</span></a>
<a name="4491"><span class="lineNum">    4491 </span>            : }</a>
<a name="4492"><span class="lineNum">    4492 </span>            : </a>
<a name="4493"><span class="lineNum">    4493 </span><span class="lineNoCov">          0 : static int smu7_set_max_fan_pwm_output(struct pp_hwmgr *hwmgr, uint16_t us_max_fan_pwm)</span></a>
<a name="4494"><span class="lineNum">    4494 </span>            : {</a>
<a name="4495"><span class="lineNum">    4495 </span>            :         hwmgr-&gt;thermal_controller.</a>
<a name="4496"><span class="lineNum">    4496 </span><span class="lineNoCov">          0 :         advanceFanControlParameters.usMaxFanPWM = us_max_fan_pwm;</span></a>
<a name="4497"><span class="lineNum">    4497 </span>            : </a>
<a name="4498"><span class="lineNum">    4498 </span><span class="lineNoCov">          0 :         return smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4499"><span class="lineNum">    4499 </span>            :                         PPSMC_MSG_SetFanPwmMax, us_max_fan_pwm,</a>
<a name="4500"><span class="lineNum">    4500 </span>            :                         NULL);</a>
<a name="4501"><span class="lineNum">    4501 </span>            : }</a>
<a name="4502"><span class="lineNum">    4502 </span>            : </a>
<a name="4503"><span class="lineNum">    4503 </span>            : static int</a>
<a name="4504"><span class="lineNum">    4504 </span><span class="lineNoCov">          0 : smu7_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr *hwmgr)</span></a>
<a name="4505"><span class="lineNum">    4505 </span>            : {</a>
<a name="4506"><span class="lineNum">    4506 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4507"><span class="lineNum">    4507 </span>            : }</a>
<a name="4508"><span class="lineNum">    4508 </span>            : </a>
<a name="4509"><span class="lineNum">    4509 </span>            : /**</a>
<a name="4510"><span class="lineNum">    4510 </span>            :  * smu7_program_display_gap - Programs the display gap</a>
<a name="4511"><span class="lineNum">    4511 </span>            :  *</a>
<a name="4512"><span class="lineNum">    4512 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="4513"><span class="lineNum">    4513 </span>            :  * Return:   always OK</a>
<a name="4514"><span class="lineNum">    4514 </span>            :  */</a>
<a name="4515"><span class="lineNum">    4515 </span><span class="lineNoCov">          0 : static int smu7_program_display_gap(struct pp_hwmgr *hwmgr)</span></a>
<a name="4516"><span class="lineNum">    4516 </span>            : {</a>
<a name="4517"><span class="lineNum">    4517 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4518"><span class="lineNum">    4518 </span><span class="lineNoCov">          0 :         uint32_t display_gap = cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_DISPLAY_GAP_CNTL);</span></a>
<a name="4519"><span class="lineNum">    4519 </span>            :         uint32_t display_gap2;</a>
<a name="4520"><span class="lineNum">    4520 </span>            :         uint32_t pre_vbi_time_in_us;</a>
<a name="4521"><span class="lineNum">    4521 </span>            :         uint32_t frame_time_in_us;</a>
<a name="4522"><span class="lineNum">    4522 </span>            :         uint32_t ref_clock, refresh_rate;</a>
<a name="4523"><span class="lineNum">    4523 </span>            : </a>
<a name="4524"><span class="lineNum">    4524 </span><span class="lineNoCov">          0 :         display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, DISP_GAP, (hwmgr-&gt;display_config-&gt;num_display &gt; 0) ? DISPLAY_GAP_VBLANK_OR_WM : DISPLAY_GAP_IGNORE);</span></a>
<a name="4525"><span class="lineNum">    4525 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_DISPLAY_GAP_CNTL, display_gap);</span></a>
<a name="4526"><span class="lineNum">    4526 </span>            : </a>
<a name="4527"><span class="lineNum">    4527 </span><span class="lineNoCov">          0 :         ref_clock =  amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr-&gt;adev);</span></a>
<a name="4528"><span class="lineNum">    4528 </span><span class="lineNoCov">          0 :         refresh_rate = hwmgr-&gt;display_config-&gt;vrefresh;</span></a>
<a name="4529"><span class="lineNum">    4529 </span>            : </a>
<a name="4530"><span class="lineNum">    4530 </span><span class="lineNoCov">          0 :         if (0 == refresh_rate)</span></a>
<a name="4531"><span class="lineNum">    4531 </span><span class="lineNoCov">          0 :                 refresh_rate = 60;</span></a>
<a name="4532"><span class="lineNum">    4532 </span>            : </a>
<a name="4533"><span class="lineNum">    4533 </span><span class="lineNoCov">          0 :         frame_time_in_us = 1000000 / refresh_rate;</span></a>
<a name="4534"><span class="lineNum">    4534 </span>            : </a>
<a name="4535"><span class="lineNum">    4535 </span><span class="lineNoCov">          0 :         pre_vbi_time_in_us = frame_time_in_us - 200 - hwmgr-&gt;display_config-&gt;min_vblank_time;</span></a>
<a name="4536"><span class="lineNum">    4536 </span>            : </a>
<a name="4537"><span class="lineNum">    4537 </span><span class="lineNoCov">          0 :         data-&gt;frame_time_x2 = frame_time_in_us * 2 / 100;</span></a>
<a name="4538"><span class="lineNum">    4538 </span>            : </a>
<a name="4539"><span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         if (data-&gt;frame_time_x2 &lt; 280) {</span></a>
<a name="4540"><span class="lineNum">    4540 </span>            :                 pr_debug(&quot;%s: enforce minimal VBITimeout: %d -&gt; 280\n&quot;, __func__, data-&gt;frame_time_x2);</a>
<a name="4541"><span class="lineNum">    4541 </span><span class="lineNoCov">          0 :                 data-&gt;frame_time_x2 = 280;</span></a>
<a name="4542"><span class="lineNum">    4542 </span>            :         }</a>
<a name="4543"><span class="lineNum">    4543 </span>            : </a>
<a name="4544"><span class="lineNum">    4544 </span><span class="lineNoCov">          0 :         display_gap2 = pre_vbi_time_in_us * (ref_clock / 100);</span></a>
<a name="4545"><span class="lineNum">    4545 </span>            : </a>
<a name="4546"><span class="lineNum">    4546 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_DISPLAY_GAP_CNTL2, display_gap2);</span></a>
<a name="4547"><span class="lineNum">    4547 </span>            : </a>
<a name="4548"><span class="lineNum">    4548 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="4549"><span class="lineNum">    4549 </span>            :                         data-&gt;soft_regs_start + smum_get_offsetof(hwmgr,</a>
<a name="4550"><span class="lineNum">    4550 </span>            :                                                         SMU_SoftRegisters,</a>
<a name="4551"><span class="lineNum">    4551 </span>            :                                                         PreVBlankGap), 0x64);</a>
<a name="4552"><span class="lineNum">    4552 </span>            : </a>
<a name="4553"><span class="lineNum">    4553 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="4554"><span class="lineNum">    4554 </span>            :                         data-&gt;soft_regs_start + smum_get_offsetof(hwmgr,</a>
<a name="4555"><span class="lineNum">    4555 </span>            :                                                         SMU_SoftRegisters,</a>
<a name="4556"><span class="lineNum">    4556 </span>            :                                                         VBlankTimeout),</a>
<a name="4557"><span class="lineNum">    4557 </span>            :                                         (frame_time_in_us - pre_vbi_time_in_us));</a>
<a name="4558"><span class="lineNum">    4558 </span>            : </a>
<a name="4559"><span class="lineNum">    4559 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4560"><span class="lineNum">    4560 </span>            : }</a>
<a name="4561"><span class="lineNum">    4561 </span>            : </a>
<a name="4562"><span class="lineNum">    4562 </span><span class="lineNoCov">          0 : static int smu7_display_configuration_changed_task(struct pp_hwmgr *hwmgr)</span></a>
<a name="4563"><span class="lineNum">    4563 </span>            : {</a>
<a name="4564"><span class="lineNum">    4564 </span><span class="lineNoCov">          0 :         return smu7_program_display_gap(hwmgr);</span></a>
<a name="4565"><span class="lineNum">    4565 </span>            : }</a>
<a name="4566"><span class="lineNum">    4566 </span>            : </a>
<a name="4567"><span class="lineNum">    4567 </span>            : /**</a>
<a name="4568"><span class="lineNum">    4568 </span>            :  * smu7_set_max_fan_rpm_output - Set maximum target operating fan output RPM</a>
<a name="4569"><span class="lineNum">    4569 </span>            :  *</a>
<a name="4570"><span class="lineNum">    4570 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="4571"><span class="lineNum">    4571 </span>            :  * @us_max_fan_rpm:  max operating fan RPM value.</a>
<a name="4572"><span class="lineNum">    4572 </span>            :  * Return:   The response that came from the SMC.</a>
<a name="4573"><span class="lineNum">    4573 </span>            :  */</a>
<a name="4574"><span class="lineNum">    4574 </span><span class="lineNoCov">          0 : static int smu7_set_max_fan_rpm_output(struct pp_hwmgr *hwmgr, uint16_t us_max_fan_rpm)</span></a>
<a name="4575"><span class="lineNum">    4575 </span>            : {</a>
<a name="4576"><span class="lineNum">    4576 </span>            :         hwmgr-&gt;thermal_controller.</a>
<a name="4577"><span class="lineNum">    4577 </span><span class="lineNoCov">          0 :         advanceFanControlParameters.usMaxFanRPM = us_max_fan_rpm;</span></a>
<a name="4578"><span class="lineNum">    4578 </span>            : </a>
<a name="4579"><span class="lineNum">    4579 </span><span class="lineNoCov">          0 :         return smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4580"><span class="lineNum">    4580 </span>            :                         PPSMC_MSG_SetFanRpmMax, us_max_fan_rpm,</a>
<a name="4581"><span class="lineNum">    4581 </span>            :                         NULL);</a>
<a name="4582"><span class="lineNum">    4582 </span>            : }</a>
<a name="4583"><span class="lineNum">    4583 </span>            : </a>
<a name="4584"><span class="lineNum">    4584 </span>            : static const struct amdgpu_irq_src_funcs smu7_irq_funcs = {</a>
<a name="4585"><span class="lineNum">    4585 </span>            :         .process = phm_irq_process,</a>
<a name="4586"><span class="lineNum">    4586 </span>            : };</a>
<a name="4587"><span class="lineNum">    4587 </span>            : </a>
<a name="4588"><span class="lineNum">    4588 </span><span class="lineNoCov">          0 : static int smu7_register_irq_handlers(struct pp_hwmgr *hwmgr)</span></a>
<a name="4589"><span class="lineNum">    4589 </span>            : {</a>
<a name="4590"><span class="lineNum">    4590 </span><span class="lineNoCov">          0 :         struct amdgpu_irq_src *source =</span></a>
<a name="4591"><span class="lineNum">    4591 </span>            :                 kzalloc(sizeof(struct amdgpu_irq_src), GFP_KERNEL);</a>
<a name="4592"><span class="lineNum">    4592 </span>            : </a>
<a name="4593"><span class="lineNum">    4593 </span><span class="lineNoCov">          0 :         if (!source)</span></a>
<a name="4594"><span class="lineNum">    4594 </span>            :                 return -ENOMEM;</a>
<a name="4595"><span class="lineNum">    4595 </span>            : </a>
<a name="4596"><span class="lineNum">    4596 </span><span class="lineNoCov">          0 :         source-&gt;funcs = &amp;smu7_irq_funcs;</span></a>
<a name="4597"><span class="lineNum">    4597 </span>            : </a>
<a name="4598"><span class="lineNum">    4598 </span><span class="lineNoCov">          0 :         amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr-&gt;adev),</span></a>
<a name="4599"><span class="lineNum">    4599 </span>            :                         AMDGPU_IRQ_CLIENTID_LEGACY,</a>
<a name="4600"><span class="lineNum">    4600 </span>            :                         VISLANDS30_IV_SRCID_CG_TSS_THERMAL_LOW_TO_HIGH,</a>
<a name="4601"><span class="lineNum">    4601 </span>            :                         source);</a>
<a name="4602"><span class="lineNum">    4602 </span><span class="lineNoCov">          0 :         amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr-&gt;adev),</span></a>
<a name="4603"><span class="lineNum">    4603 </span>            :                         AMDGPU_IRQ_CLIENTID_LEGACY,</a>
<a name="4604"><span class="lineNum">    4604 </span>            :                         VISLANDS30_IV_SRCID_CG_TSS_THERMAL_HIGH_TO_LOW,</a>
<a name="4605"><span class="lineNum">    4605 </span>            :                         source);</a>
<a name="4606"><span class="lineNum">    4606 </span>            : </a>
<a name="4607"><span class="lineNum">    4607 </span>            :         /* Register CTF(GPIO_19) interrupt */</a>
<a name="4608"><span class="lineNum">    4608 </span><span class="lineNoCov">          0 :         amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr-&gt;adev),</span></a>
<a name="4609"><span class="lineNum">    4609 </span>            :                         AMDGPU_IRQ_CLIENTID_LEGACY,</a>
<a name="4610"><span class="lineNum">    4610 </span>            :                         VISLANDS30_IV_SRCID_GPIO_19,</a>
<a name="4611"><span class="lineNum">    4611 </span>            :                         source);</a>
<a name="4612"><span class="lineNum">    4612 </span>            : </a>
<a name="4613"><span class="lineNum">    4613 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4614"><span class="lineNum">    4614 </span>            : }</a>
<a name="4615"><span class="lineNum">    4615 </span>            : </a>
<a name="4616"><span class="lineNum">    4616 </span>            : static bool</a>
<a name="4617"><span class="lineNum">    4617 </span><span class="lineNoCov">          0 : smu7_check_smc_update_required_for_display_configuration(struct pp_hwmgr *hwmgr)</span></a>
<a name="4618"><span class="lineNum">    4618 </span>            : {</a>
<a name="4619"><span class="lineNum">    4619 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4620"><span class="lineNum">    4620 </span><span class="lineNoCov">          0 :         bool is_update_required = false;</span></a>
<a name="4621"><span class="lineNum">    4621 </span>            : </a>
<a name="4622"><span class="lineNum">    4622 </span><span class="lineNoCov">          0 :         if (data-&gt;display_timing.num_existing_displays != hwmgr-&gt;display_config-&gt;num_display)</span></a>
<a name="4623"><span class="lineNum">    4623 </span><span class="lineNoCov">          0 :                 is_update_required = true;</span></a>
<a name="4624"><span class="lineNum">    4624 </span>            : </a>
<a name="4625"><span class="lineNum">    4625 </span><span class="lineNoCov">          0 :         if (data-&gt;display_timing.vrefresh != hwmgr-&gt;display_config-&gt;vrefresh)</span></a>
<a name="4626"><span class="lineNum">    4626 </span><span class="lineNoCov">          0 :                 is_update_required = true;</span></a>
<a name="4627"><span class="lineNum">    4627 </span>            : </a>
<a name="4628"><span class="lineNum">    4628 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="4629"><span class="lineNum">    4629 </span><span class="lineNoCov">          0 :             hwmgr-&gt;chip_id &lt;= CHIP_VEGAM &amp;&amp;</span></a>
<a name="4630"><span class="lineNum">    4630 </span><span class="lineNoCov">          0 :             data-&gt;last_sent_vbi_timeout != data-&gt;frame_time_x2)</span></a>
<a name="4631"><span class="lineNum">    4631 </span><span class="lineNoCov">          0 :                 is_update_required = true;</span></a>
<a name="4632"><span class="lineNum">    4632 </span>            : </a>
<a name="4633"><span class="lineNum">    4633 </span><span class="lineNoCov">          0 :         if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps, PHM_PlatformCaps_SclkDeepSleep)) {</span></a>
<a name="4634"><span class="lineNum">    4634 </span><span class="lineNoCov">          0 :                 if (data-&gt;display_timing.min_clock_in_sr != hwmgr-&gt;display_config-&gt;min_core_set_clock_in_sr &amp;&amp;</span></a>
<a name="4635"><span class="lineNum">    4635 </span><span class="lineNoCov">          0 :                         (data-&gt;display_timing.min_clock_in_sr &gt;= SMU7_MINIMUM_ENGINE_CLOCK ||</span></a>
<a name="4636"><span class="lineNum">    4636 </span>            :                         hwmgr-&gt;display_config-&gt;min_core_set_clock_in_sr &gt;= SMU7_MINIMUM_ENGINE_CLOCK))</a>
<a name="4637"><span class="lineNum">    4637 </span><span class="lineNoCov">          0 :                         is_update_required = true;</span></a>
<a name="4638"><span class="lineNum">    4638 </span>            :         }</a>
<a name="4639"><span class="lineNum">    4639 </span><span class="lineNoCov">          0 :         return is_update_required;</span></a>
<a name="4640"><span class="lineNum">    4640 </span>            : }</a>
<a name="4641"><span class="lineNum">    4641 </span>            : </a>
<a name="4642"><span class="lineNum">    4642 </span>            : static inline bool smu7_are_power_levels_equal(const struct smu7_performance_level *pl1,</a>
<a name="4643"><span class="lineNum">    4643 </span>            :                                                            const struct smu7_performance_level *pl2)</a>
<a name="4644"><span class="lineNum">    4644 </span>            : {</a>
<a name="4645"><span class="lineNum">    4645 </span><span class="lineNoCov">          0 :         return ((pl1-&gt;memory_clock == pl2-&gt;memory_clock) &amp;&amp;</span></a>
<a name="4646"><span class="lineNum">    4646 </span><span class="lineNoCov">          0 :                   (pl1-&gt;engine_clock == pl2-&gt;engine_clock) &amp;&amp;</span></a>
<a name="4647"><span class="lineNum">    4647 </span><span class="lineNoCov">          0 :                   (pl1-&gt;pcie_gen == pl2-&gt;pcie_gen) &amp;&amp;</span></a>
<a name="4648"><span class="lineNum">    4648 </span>            :                   (pl1-&gt;pcie_lane == pl2-&gt;pcie_lane));</a>
<a name="4649"><span class="lineNum">    4649 </span>            : }</a>
<a name="4650"><span class="lineNum">    4650 </span>            : </a>
<a name="4651"><span class="lineNum">    4651 </span><span class="lineNoCov">          0 : static int smu7_check_states_equal(struct pp_hwmgr *hwmgr,</span></a>
<a name="4652"><span class="lineNum">    4652 </span>            :                 const struct pp_hw_power_state *pstate1,</a>
<a name="4653"><span class="lineNum">    4653 </span>            :                 const struct pp_hw_power_state *pstate2, bool *equal)</a>
<a name="4654"><span class="lineNum">    4654 </span>            : {</a>
<a name="4655"><span class="lineNum">    4655 </span>            :         const struct smu7_power_state *psa;</a>
<a name="4656"><span class="lineNum">    4656 </span>            :         const struct smu7_power_state *psb;</a>
<a name="4657"><span class="lineNum">    4657 </span>            :         int i;</a>
<a name="4658"><span class="lineNum">    4658 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4659"><span class="lineNum">    4659 </span>            : </a>
<a name="4660"><span class="lineNum">    4660 </span><span class="lineNoCov">          0 :         if (pstate1 == NULL || pstate2 == NULL || equal == NULL)</span></a>
<a name="4661"><span class="lineNum">    4661 </span>            :                 return -EINVAL;</a>
<a name="4662"><span class="lineNum">    4662 </span>            : </a>
<a name="4663"><span class="lineNum">    4663 </span><span class="lineNoCov">          0 :         psa = cast_const_phw_smu7_power_state(pstate1);</span></a>
<a name="4664"><span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         psb = cast_const_phw_smu7_power_state(pstate2);</span></a>
<a name="4665"><span class="lineNum">    4665 </span>            :         /* If the two states don't even have the same number of performance levels they cannot be the same state. */</a>
<a name="4666"><span class="lineNum">    4666 </span><span class="lineNoCov">          0 :         if (psa-&gt;performance_level_count != psb-&gt;performance_level_count) {</span></a>
<a name="4667"><span class="lineNum">    4667 </span><span class="lineNoCov">          0 :                 *equal = false;</span></a>
<a name="4668"><span class="lineNum">    4668 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="4669"><span class="lineNum">    4669 </span>            :         }</a>
<a name="4670"><span class="lineNum">    4670 </span>            : </a>
<a name="4671"><span class="lineNum">    4671 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; psa-&gt;performance_level_count; i++) {</span></a>
<a name="4672"><span class="lineNum">    4672 </span><span class="lineNoCov">          0 :                 if (!smu7_are_power_levels_equal(&amp;(psa-&gt;performance_levels[i]), &amp;(psb-&gt;performance_levels[i]))) {</span></a>
<a name="4673"><span class="lineNum">    4673 </span>            :                         /* If we have found even one performance level pair that is different the states are different. */</a>
<a name="4674"><span class="lineNum">    4674 </span><span class="lineNoCov">          0 :                         *equal = false;</span></a>
<a name="4675"><span class="lineNum">    4675 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="4676"><span class="lineNum">    4676 </span>            :                 }</a>
<a name="4677"><span class="lineNum">    4677 </span>            :         }</a>
<a name="4678"><span class="lineNum">    4678 </span>            : </a>
<a name="4679"><span class="lineNum">    4679 </span>            :         /* If all performance levels are the same try to use the UVD clocks to break the tie.*/</a>
<a name="4680"><span class="lineNum">    4680 </span><span class="lineNoCov">          0 :         *equal = ((psa-&gt;uvd_clks.vclk == psb-&gt;uvd_clks.vclk) &amp;&amp; (psa-&gt;uvd_clks.dclk == psb-&gt;uvd_clks.dclk));</span></a>
<a name="4681"><span class="lineNum">    4681 </span><span class="lineNoCov">          0 :         *equal &amp;= ((psa-&gt;vce_clks.evclk == psb-&gt;vce_clks.evclk) &amp;&amp; (psa-&gt;vce_clks.ecclk == psb-&gt;vce_clks.ecclk));</span></a>
<a name="4682"><span class="lineNum">    4682 </span><span class="lineNoCov">          0 :         *equal &amp;= (psa-&gt;sclk_threshold == psb-&gt;sclk_threshold);</span></a>
<a name="4683"><span class="lineNum">    4683 </span>            :         /* For OD call, set value based on flag */</a>
<a name="4684"><span class="lineNum">    4684 </span><span class="lineNoCov">          0 :         *equal &amp;= !(data-&gt;need_update_smu7_dpm_table &amp; (DPMTABLE_OD_UPDATE_SCLK |</span></a>
<a name="4685"><span class="lineNum">    4685 </span>            :                                                         DPMTABLE_OD_UPDATE_MCLK |</a>
<a name="4686"><span class="lineNum">    4686 </span>            :                                                         DPMTABLE_OD_UPDATE_VDDC));</a>
<a name="4687"><span class="lineNum">    4687 </span>            : </a>
<a name="4688"><span class="lineNum">    4688 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4689"><span class="lineNum">    4689 </span>            : }</a>
<a name="4690"><span class="lineNum">    4690 </span>            : </a>
<a name="4691"><span class="lineNum">    4691 </span><span class="lineNoCov">          0 : static int smu7_check_mc_firmware(struct pp_hwmgr *hwmgr)</span></a>
<a name="4692"><span class="lineNum">    4692 </span>            : {</a>
<a name="4693"><span class="lineNum">    4693 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4694"><span class="lineNum">    4694 </span>            : </a>
<a name="4695"><span class="lineNum">    4695 </span>            :         uint32_t tmp;</a>
<a name="4696"><span class="lineNum">    4696 </span>            : </a>
<a name="4697"><span class="lineNum">    4697 </span>            :         /* Read MC indirect register offset 0x9F bits [3:0] to see</a>
<a name="4698"><span class="lineNum">    4698 </span>            :          * if VBIOS has already loaded a full version of MC ucode</a>
<a name="4699"><span class="lineNum">    4699 </span>            :          * or not.</a>
<a name="4700"><span class="lineNum">    4700 </span>            :          */</a>
<a name="4701"><span class="lineNum">    4701 </span>            : </a>
<a name="4702"><span class="lineNum">    4702 </span><span class="lineNoCov">          0 :         smu7_get_mc_microcode_version(hwmgr);</span></a>
<a name="4703"><span class="lineNum">    4703 </span>            : </a>
<a name="4704"><span class="lineNum">    4704 </span><span class="lineNoCov">          0 :         data-&gt;need_long_memory_training = false;</span></a>
<a name="4705"><span class="lineNum">    4705 </span>            : </a>
<a name="4706"><span class="lineNum">    4706 </span><span class="lineNoCov">          0 :         cgs_write_register(hwmgr-&gt;device, mmMC_SEQ_IO_DEBUG_INDEX,</span></a>
<a name="4707"><span class="lineNum">    4707 </span>            :                                                         ixMC_IO_DEBUG_UP_13);</a>
<a name="4708"><span class="lineNum">    4708 </span><span class="lineNoCov">          0 :         tmp = cgs_read_register(hwmgr-&gt;device, mmMC_SEQ_IO_DEBUG_DATA);</span></a>
<a name="4709"><span class="lineNum">    4709 </span>            : </a>
<a name="4710"><span class="lineNum">    4710 </span><span class="lineNoCov">          0 :         if (tmp &amp; (1 &lt;&lt; 23)) {</span></a>
<a name="4711"><span class="lineNum">    4711 </span><span class="lineNoCov">          0 :                 data-&gt;mem_latency_high = MEM_LATENCY_HIGH;</span></a>
<a name="4712"><span class="lineNum">    4712 </span><span class="lineNoCov">          0 :                 data-&gt;mem_latency_low = MEM_LATENCY_LOW;</span></a>
<a name="4713"><span class="lineNum">    4713 </span><span class="lineNoCov">          0 :                 if ((hwmgr-&gt;chip_id == CHIP_POLARIS10) ||</span></a>
<a name="4714"><span class="lineNum">    4714 </span><span class="lineNoCov">          0 :                     (hwmgr-&gt;chip_id == CHIP_POLARIS11) ||</span></a>
<a name="4715"><span class="lineNum">    4715 </span>            :                     (hwmgr-&gt;chip_id == CHIP_POLARIS12))</a>
<a name="4716"><span class="lineNum">    4716 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc(hwmgr, PPSMC_MSG_EnableFFC, NULL);</span></a>
<a name="4717"><span class="lineNum">    4717 </span>            :         } else {</a>
<a name="4718"><span class="lineNum">    4718 </span><span class="lineNoCov">          0 :                 data-&gt;mem_latency_high = 330;</span></a>
<a name="4719"><span class="lineNum">    4719 </span><span class="lineNoCov">          0 :                 data-&gt;mem_latency_low = 330;</span></a>
<a name="4720"><span class="lineNum">    4720 </span><span class="lineNoCov">          0 :                 if ((hwmgr-&gt;chip_id == CHIP_POLARIS10) ||</span></a>
<a name="4721"><span class="lineNum">    4721 </span><span class="lineNoCov">          0 :                     (hwmgr-&gt;chip_id == CHIP_POLARIS11) ||</span></a>
<a name="4722"><span class="lineNum">    4722 </span>            :                     (hwmgr-&gt;chip_id == CHIP_POLARIS12))</a>
<a name="4723"><span class="lineNum">    4723 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc(hwmgr, PPSMC_MSG_DisableFFC, NULL);</span></a>
<a name="4724"><span class="lineNum">    4724 </span>            :         }</a>
<a name="4725"><span class="lineNum">    4725 </span>            : </a>
<a name="4726"><span class="lineNum">    4726 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4727"><span class="lineNum">    4727 </span>            : }</a>
<a name="4728"><span class="lineNum">    4728 </span>            : </a>
<a name="4729"><span class="lineNum">    4729 </span><span class="lineNoCov">          0 : static int smu7_read_clock_registers(struct pp_hwmgr *hwmgr)</span></a>
<a name="4730"><span class="lineNum">    4730 </span>            : {</a>
<a name="4731"><span class="lineNum">    4731 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4732"><span class="lineNum">    4732 </span>            : </a>
<a name="4733"><span class="lineNum">    4733 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vCG_SPLL_FUNC_CNTL         =</span></a>
<a name="4734"><span class="lineNum">    4734 </span><span class="lineNoCov">          0 :                 cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL);</span></a>
<a name="4735"><span class="lineNum">    4735 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vCG_SPLL_FUNC_CNTL_2       =</span></a>
<a name="4736"><span class="lineNum">    4736 </span><span class="lineNoCov">          0 :                 cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_2);</span></a>
<a name="4737"><span class="lineNum">    4737 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vCG_SPLL_FUNC_CNTL_3       =</span></a>
<a name="4738"><span class="lineNum">    4738 </span><span class="lineNoCov">          0 :                 cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_3);</span></a>
<a name="4739"><span class="lineNum">    4739 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vCG_SPLL_FUNC_CNTL_4       =</span></a>
<a name="4740"><span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                 cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_4);</span></a>
<a name="4741"><span class="lineNum">    4741 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vCG_SPLL_SPREAD_SPECTRUM   =</span></a>
<a name="4742"><span class="lineNum">    4742 </span><span class="lineNoCov">          0 :                 cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_SPLL_SPREAD_SPECTRUM);</span></a>
<a name="4743"><span class="lineNum">    4743 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2 =</span></a>
<a name="4744"><span class="lineNum">    4744 </span><span class="lineNoCov">          0 :                 cgs_read_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC, ixCG_SPLL_SPREAD_SPECTRUM_2);</span></a>
<a name="4745"><span class="lineNum">    4745 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vDLL_CNTL                  =</span></a>
<a name="4746"><span class="lineNum">    4746 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmDLL_CNTL);</span></a>
<a name="4747"><span class="lineNum">    4747 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMCLK_PWRMGT_CNTL          =</span></a>
<a name="4748"><span class="lineNum">    4748 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMCLK_PWRMGT_CNTL);</span></a>
<a name="4749"><span class="lineNum">    4749 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_AD_FUNC_CNTL         =</span></a>
<a name="4750"><span class="lineNum">    4750 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_AD_FUNC_CNTL);</span></a>
<a name="4751"><span class="lineNum">    4751 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_DQ_FUNC_CNTL         =</span></a>
<a name="4752"><span class="lineNum">    4752 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_DQ_FUNC_CNTL);</span></a>
<a name="4753"><span class="lineNum">    4753 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_FUNC_CNTL            =</span></a>
<a name="4754"><span class="lineNum">    4754 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_FUNC_CNTL);</span></a>
<a name="4755"><span class="lineNum">    4755 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_FUNC_CNTL_1          =</span></a>
<a name="4756"><span class="lineNum">    4756 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_FUNC_CNTL_1);</span></a>
<a name="4757"><span class="lineNum">    4757 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_FUNC_CNTL_2          =</span></a>
<a name="4758"><span class="lineNum">    4758 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_FUNC_CNTL_2);</span></a>
<a name="4759"><span class="lineNum">    4759 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_SS1                  =</span></a>
<a name="4760"><span class="lineNum">    4760 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_SS1);</span></a>
<a name="4761"><span class="lineNum">    4761 </span><span class="lineNoCov">          0 :         data-&gt;clock_registers.vMPLL_SS2                  =</span></a>
<a name="4762"><span class="lineNum">    4762 </span><span class="lineNoCov">          0 :                 cgs_read_register(hwmgr-&gt;device, mmMPLL_SS2);</span></a>
<a name="4763"><span class="lineNum">    4763 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4764"><span class="lineNum">    4764 </span>            : </a>
<a name="4765"><span class="lineNum">    4765 </span>            : }</a>
<a name="4766"><span class="lineNum">    4766 </span>            : </a>
<a name="4767"><span class="lineNum">    4767 </span>            : /**</a>
<a name="4768"><span class="lineNum">    4768 </span>            :  * smu7_get_memory_type - Find out if memory is GDDR5.</a>
<a name="4769"><span class="lineNum">    4769 </span>            :  *</a>
<a name="4770"><span class="lineNum">    4770 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="4771"><span class="lineNum">    4771 </span>            :  * Return:   always 0</a>
<a name="4772"><span class="lineNum">    4772 </span>            :  */</a>
<a name="4773"><span class="lineNum">    4773 </span>            : static int smu7_get_memory_type(struct pp_hwmgr *hwmgr)</a>
<a name="4774"><span class="lineNum">    4774 </span>            : {</a>
<a name="4775"><span class="lineNum">    4775 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4776"><span class="lineNum">    4776 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = hwmgr-&gt;adev;</span></a>
<a name="4777"><span class="lineNum">    4777 </span>            : </a>
<a name="4778"><span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         data-&gt;is_memory_gddr5 = (adev-&gt;gmc.vram_type == AMDGPU_VRAM_TYPE_GDDR5);</span></a>
<a name="4779"><span class="lineNum">    4779 </span>            : </a>
<a name="4780"><span class="lineNum">    4780 </span>            :         return 0;</a>
<a name="4781"><span class="lineNum">    4781 </span>            : }</a>
<a name="4782"><span class="lineNum">    4782 </span>            : </a>
<a name="4783"><span class="lineNum">    4783 </span>            : /**</a>
<a name="4784"><span class="lineNum">    4784 </span>            :  * smu7_enable_acpi_power_management - Enables Dynamic Power Management by SMC</a>
<a name="4785"><span class="lineNum">    4785 </span>            :  *</a>
<a name="4786"><span class="lineNum">    4786 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="4787"><span class="lineNum">    4787 </span>            :  * Return:   always 0</a>
<a name="4788"><span class="lineNum">    4788 </span>            :  */</a>
<a name="4789"><span class="lineNum">    4789 </span><span class="lineNoCov">          0 : static int smu7_enable_acpi_power_management(struct pp_hwmgr *hwmgr)</span></a>
<a name="4790"><span class="lineNum">    4790 </span>            : {</a>
<a name="4791"><span class="lineNum">    4791 </span><span class="lineNoCov">          0 :         PHM_WRITE_INDIRECT_FIELD(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="4792"><span class="lineNum">    4792 </span>            :                         GENERAL_PWRMGT, STATIC_PM_EN, 1);</a>
<a name="4793"><span class="lineNum">    4793 </span>            : </a>
<a name="4794"><span class="lineNum">    4794 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4795"><span class="lineNum">    4795 </span>            : }</a>
<a name="4796"><span class="lineNum">    4796 </span>            : </a>
<a name="4797"><span class="lineNum">    4797 </span>            : /**</a>
<a name="4798"><span class="lineNum">    4798 </span>            :  * smu7_init_power_gate_state - Initialize PowerGating States for different engines</a>
<a name="4799"><span class="lineNum">    4799 </span>            :  *</a>
<a name="4800"><span class="lineNum">    4800 </span>            :  * @hwmgr:  the address of the powerplay hardware manager.</a>
<a name="4801"><span class="lineNum">    4801 </span>            :  * Return:   always 0</a>
<a name="4802"><span class="lineNum">    4802 </span>            :  */</a>
<a name="4803"><span class="lineNum">    4803 </span>            : static int smu7_init_power_gate_state(struct pp_hwmgr *hwmgr)</a>
<a name="4804"><span class="lineNum">    4804 </span>            : {</a>
<a name="4805"><span class="lineNum">    4805 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4806"><span class="lineNum">    4806 </span>            : </a>
<a name="4807"><span class="lineNum">    4807 </span><span class="lineNoCov">          0 :         data-&gt;uvd_power_gated = false;</span></a>
<a name="4808"><span class="lineNum">    4808 </span><span class="lineNoCov">          0 :         data-&gt;vce_power_gated = false;</span></a>
<a name="4809"><span class="lineNum">    4809 </span>            : </a>
<a name="4810"><span class="lineNum">    4810 </span>            :         return 0;</a>
<a name="4811"><span class="lineNum">    4811 </span>            : }</a>
<a name="4812"><span class="lineNum">    4812 </span>            : </a>
<a name="4813"><span class="lineNum">    4813 </span>            : static int smu7_init_sclk_threshold(struct pp_hwmgr *hwmgr)</a>
<a name="4814"><span class="lineNum">    4814 </span>            : {</a>
<a name="4815"><span class="lineNum">    4815 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4816"><span class="lineNum">    4816 </span>            : </a>
<a name="4817"><span class="lineNum">    4817 </span><span class="lineNoCov">          0 :         data-&gt;low_sclk_interrupt_threshold = 0;</span></a>
<a name="4818"><span class="lineNum">    4818 </span>            :         return 0;</a>
<a name="4819"><span class="lineNum">    4819 </span>            : }</a>
<a name="4820"><span class="lineNum">    4820 </span>            : </a>
<a name="4821"><span class="lineNum">    4821 </span><span class="lineNoCov">          0 : static int smu7_setup_asic_task(struct pp_hwmgr *hwmgr)</span></a>
<a name="4822"><span class="lineNum">    4822 </span>            : {</a>
<a name="4823"><span class="lineNum">    4823 </span><span class="lineNoCov">          0 :         int tmp_result, result = 0;</span></a>
<a name="4824"><span class="lineNum">    4824 </span>            : </a>
<a name="4825"><span class="lineNum">    4825 </span><span class="lineNoCov">          0 :         smu7_check_mc_firmware(hwmgr);</span></a>
<a name="4826"><span class="lineNum">    4826 </span>            : </a>
<a name="4827"><span class="lineNum">    4827 </span><span class="lineNoCov">          0 :         tmp_result = smu7_read_clock_registers(hwmgr);</span></a>
<a name="4828"><span class="lineNum">    4828 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4829"><span class="lineNum">    4829 </span>            :                         &quot;Failed to read clock registers!&quot;, result = tmp_result);</a>
<a name="4830"><span class="lineNum">    4830 </span>            : </a>
<a name="4831"><span class="lineNum">    4831 </span><span class="lineNoCov">          0 :         tmp_result = smu7_get_memory_type(hwmgr);</span></a>
<a name="4832"><span class="lineNum">    4832 </span>            :         PP_ASSERT_WITH_CODE((0 == tmp_result),</a>
<a name="4833"><span class="lineNum">    4833 </span>            :                         &quot;Failed to get memory type!&quot;, result = tmp_result);</a>
<a name="4834"><span class="lineNum">    4834 </span>            : </a>
<a name="4835"><span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         tmp_result = smu7_enable_acpi_power_management(hwmgr);</span></a>
<a name="4836"><span class="lineNum">    4836 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == tmp_result),</span></a>
<a name="4837"><span class="lineNum">    4837 </span>            :                         &quot;Failed to enable ACPI power management!&quot;, result = tmp_result);</a>
<a name="4838"><span class="lineNum">    4838 </span>            : </a>
<a name="4839"><span class="lineNum">    4839 </span><span class="lineNoCov">          0 :         tmp_result = smu7_init_power_gate_state(hwmgr);</span></a>
<a name="4840"><span class="lineNum">    4840 </span>            :         PP_ASSERT_WITH_CODE((0 == tmp_result),</a>
<a name="4841"><span class="lineNum">    4841 </span>            :                         &quot;Failed to init power gate state!&quot;, result = tmp_result);</a>
<a name="4842"><span class="lineNum">    4842 </span>            : </a>
<a name="4843"><span class="lineNum">    4843 </span><span class="lineNoCov">          0 :         tmp_result = smu7_get_mc_microcode_version(hwmgr);</span></a>
<a name="4844"><span class="lineNum">    4844 </span>            :         PP_ASSERT_WITH_CODE((0 == tmp_result),</a>
<a name="4845"><span class="lineNum">    4845 </span>            :                         &quot;Failed to get MC microcode version!&quot;, result = tmp_result);</a>
<a name="4846"><span class="lineNum">    4846 </span>            : </a>
<a name="4847"><span class="lineNum">    4847 </span><span class="lineNoCov">          0 :         tmp_result = smu7_init_sclk_threshold(hwmgr);</span></a>
<a name="4848"><span class="lineNum">    4848 </span>            :         PP_ASSERT_WITH_CODE((0 == tmp_result),</a>
<a name="4849"><span class="lineNum">    4849 </span>            :                         &quot;Failed to init sclk threshold!&quot;, result = tmp_result);</a>
<a name="4850"><span class="lineNum">    4850 </span>            : </a>
<a name="4851"><span class="lineNum">    4851 </span><span class="lineNoCov">          0 :         return result;</span></a>
<a name="4852"><span class="lineNum">    4852 </span>            : }</a>
<a name="4853"><span class="lineNum">    4853 </span>            : </a>
<a name="4854"><span class="lineNum">    4854 </span><span class="lineNoCov">          0 : static int smu7_force_clock_level(struct pp_hwmgr *hwmgr,</span></a>
<a name="4855"><span class="lineNum">    4855 </span>            :                 enum pp_clock_type type, uint32_t mask)</a>
<a name="4856"><span class="lineNum">    4856 </span>            : {</a>
<a name="4857"><span class="lineNum">    4857 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4858"><span class="lineNum">    4858 </span>            : </a>
<a name="4859"><span class="lineNum">    4859 </span><span class="lineNoCov">          0 :         if (mask == 0)</span></a>
<a name="4860"><span class="lineNum">    4860 </span>            :                 return -EINVAL;</a>
<a name="4861"><span class="lineNum">    4861 </span>            : </a>
<a name="4862"><span class="lineNum">    4862 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="4863"><span class="lineNum">    4863 </span>            :         case PP_SCLK:</a>
<a name="4864"><span class="lineNum">    4864 </span><span class="lineNoCov">          0 :                 if (!data-&gt;sclk_dpm_key_disabled)</span></a>
<a name="4865"><span class="lineNum">    4865 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4866"><span class="lineNum">    4866 </span>            :                                         PPSMC_MSG_SCLKDPM_SetEnabledMask,</a>
<a name="4867"><span class="lineNum">    4867 </span><span class="lineNoCov">          0 :                                         data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask &amp; mask,</span></a>
<a name="4868"><span class="lineNum">    4868 </span>            :                                         NULL);</a>
<a name="4869"><span class="lineNum">    4869 </span>            :                 break;</a>
<a name="4870"><span class="lineNum">    4870 </span>            :         case PP_MCLK:</a>
<a name="4871"><span class="lineNum">    4871 </span><span class="lineNoCov">          0 :                 if (!data-&gt;mclk_dpm_key_disabled)</span></a>
<a name="4872"><span class="lineNum">    4872 </span><span class="lineNoCov">          0 :                         smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4873"><span class="lineNum">    4873 </span>            :                                         PPSMC_MSG_MCLKDPM_SetEnabledMask,</a>
<a name="4874"><span class="lineNum">    4874 </span><span class="lineNoCov">          0 :                                         data-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask &amp; mask,</span></a>
<a name="4875"><span class="lineNum">    4875 </span>            :                                         NULL);</a>
<a name="4876"><span class="lineNum">    4876 </span>            :                 break;</a>
<a name="4877"><span class="lineNum">    4877 </span>            :         case PP_PCIE:</a>
<a name="4878"><span class="lineNum">    4878 </span>            :         {</a>
<a name="4879"><span class="lineNum">    4879 </span><span class="lineNoCov">          0 :                 uint32_t tmp = mask &amp; data-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask;</span></a>
<a name="4880"><span class="lineNum">    4880 </span>            : </a>
<a name="4881"><span class="lineNum">    4881 </span><span class="lineNoCov">          0 :                 if (!data-&gt;pcie_dpm_key_disabled) {</span></a>
<a name="4882"><span class="lineNum">    4882 </span><span class="lineNoCov">          0 :                         if (fls(tmp) != ffs(tmp))</span></a>
<a name="4883"><span class="lineNum">    4883 </span><span class="lineNoCov">          0 :                                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_PCIeDPM_UnForceLevel,</span></a>
<a name="4884"><span class="lineNum">    4884 </span>            :                                                 NULL);</a>
<a name="4885"><span class="lineNum">    4885 </span>            :                         else</a>
<a name="4886"><span class="lineNum">    4886 </span><span class="lineNoCov">          0 :                                 smum_send_msg_to_smc_with_parameter(hwmgr,</span></a>
<a name="4887"><span class="lineNum">    4887 </span>            :                                         PPSMC_MSG_PCIeDPM_ForceLevel,</a>
<a name="4888"><span class="lineNum">    4888 </span><span class="lineNoCov">          0 :                                         fls(tmp) - 1,</span></a>
<a name="4889"><span class="lineNum">    4889 </span>            :                                         NULL);</a>
<a name="4890"><span class="lineNum">    4890 </span>            :                 }</a>
<a name="4891"><span class="lineNum">    4891 </span>            :                 break;</a>
<a name="4892"><span class="lineNum">    4892 </span>            :         }</a>
<a name="4893"><span class="lineNum">    4893 </span>            :         default:</a>
<a name="4894"><span class="lineNum">    4894 </span>            :                 break;</a>
<a name="4895"><span class="lineNum">    4895 </span>            :         }</a>
<a name="4896"><span class="lineNum">    4896 </span>            : </a>
<a name="4897"><span class="lineNum">    4897 </span>            :         return 0;</a>
<a name="4898"><span class="lineNum">    4898 </span>            : }</a>
<a name="4899"><span class="lineNum">    4899 </span>            : </a>
<a name="4900"><span class="lineNum">    4900 </span><span class="lineNoCov">          0 : static int smu7_print_clock_levels(struct pp_hwmgr *hwmgr,</span></a>
<a name="4901"><span class="lineNum">    4901 </span>            :                 enum pp_clock_type type, char *buf)</a>
<a name="4902"><span class="lineNum">    4902 </span>            : {</a>
<a name="4903"><span class="lineNum">    4903 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="4904"><span class="lineNum">    4904 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *sclk_table = &amp;(data-&gt;dpm_table.sclk_table);</span></a>
<a name="4905"><span class="lineNum">    4905 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *mclk_table = &amp;(data-&gt;dpm_table.mclk_table);</span></a>
<a name="4906"><span class="lineNum">    4906 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *pcie_table = &amp;(data-&gt;dpm_table.pcie_speed_table);</span></a>
<a name="4907"><span class="lineNum">    4907 </span><span class="lineNoCov">          0 :         struct smu7_odn_dpm_table *odn_table = &amp;(data-&gt;odn_dpm_table);</span></a>
<a name="4908"><span class="lineNum">    4908 </span><span class="lineNoCov">          0 :         struct phm_odn_clock_levels *odn_sclk_table = &amp;(odn_table-&gt;odn_core_clock_dpm_levels);</span></a>
<a name="4909"><span class="lineNum">    4909 </span><span class="lineNoCov">          0 :         struct phm_odn_clock_levels *odn_mclk_table = &amp;(odn_table-&gt;odn_memory_clock_dpm_levels);</span></a>
<a name="4910"><span class="lineNum">    4910 </span><span class="lineNoCov">          0 :         int size = 0;</span></a>
<a name="4911"><span class="lineNum">    4911 </span>            :         uint32_t i, now, clock, pcie_speed;</a>
<a name="4912"><span class="lineNum">    4912 </span>            : </a>
<a name="4913"><span class="lineNum">    4913 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="4914"><span class="lineNum">    4914 </span>            :         case PP_SCLK:</a>
<a name="4915"><span class="lineNum">    4915 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_API_GetSclkFrequency, &amp;clock);</span></a>
<a name="4916"><span class="lineNum">    4916 </span>            : </a>
<a name="4917"><span class="lineNum">    4917 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; sclk_table-&gt;count; i++) {</span></a>
<a name="4918"><span class="lineNum">    4918 </span><span class="lineNoCov">          0 :                         if (clock &gt; sclk_table-&gt;dpm_levels[i].value)</span></a>
<a name="4919"><span class="lineNum">    4919 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="4920"><span class="lineNum">    4920 </span>            :                         break;</a>
<a name="4921"><span class="lineNum">    4921 </span>            :                 }</a>
<a name="4922"><span class="lineNum">    4922 </span>            :                 now = i;</a>
<a name="4923"><span class="lineNum">    4923 </span>            : </a>
<a name="4924"><span class="lineNum">    4924 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; sclk_table-&gt;count; i++)</span></a>
<a name="4925"><span class="lineNum">    4925 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;%d: %uMhz %s\n&quot;,</span></a>
<a name="4926"><span class="lineNum">    4926 </span><span class="lineNoCov">          0 :                                         i, sclk_table-&gt;dpm_levels[i].value / 100,</span></a>
<a name="4927"><span class="lineNum">    4927 </span>            :                                         (i == now) ? &quot;*&quot; : &quot;&quot;);</a>
<a name="4928"><span class="lineNum">    4928 </span>            :                 break;</a>
<a name="4929"><span class="lineNum">    4929 </span>            :         case PP_MCLK:</a>
<a name="4930"><span class="lineNum">    4930 </span><span class="lineNoCov">          0 :                 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_API_GetMclkFrequency, &amp;clock);</span></a>
<a name="4931"><span class="lineNum">    4931 </span>            : </a>
<a name="4932"><span class="lineNum">    4932 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; mclk_table-&gt;count; i++) {</span></a>
<a name="4933"><span class="lineNum">    4933 </span><span class="lineNoCov">          0 :                         if (clock &gt; mclk_table-&gt;dpm_levels[i].value)</span></a>
<a name="4934"><span class="lineNum">    4934 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="4935"><span class="lineNum">    4935 </span>            :                         break;</a>
<a name="4936"><span class="lineNum">    4936 </span>            :                 }</a>
<a name="4937"><span class="lineNum">    4937 </span>            :                 now = i;</a>
<a name="4938"><span class="lineNum">    4938 </span>            : </a>
<a name="4939"><span class="lineNum">    4939 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; mclk_table-&gt;count; i++)</span></a>
<a name="4940"><span class="lineNum">    4940 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;%d: %uMhz %s\n&quot;,</span></a>
<a name="4941"><span class="lineNum">    4941 </span><span class="lineNoCov">          0 :                                         i, mclk_table-&gt;dpm_levels[i].value / 100,</span></a>
<a name="4942"><span class="lineNum">    4942 </span>            :                                         (i == now) ? &quot;*&quot; : &quot;&quot;);</a>
<a name="4943"><span class="lineNum">    4943 </span>            :                 break;</a>
<a name="4944"><span class="lineNum">    4944 </span>            :         case PP_PCIE:</a>
<a name="4945"><span class="lineNum">    4945 </span><span class="lineNoCov">          0 :                 pcie_speed = smu7_get_current_pcie_speed(hwmgr);</span></a>
<a name="4946"><span class="lineNum">    4946 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; pcie_table-&gt;count; i++) {</span></a>
<a name="4947"><span class="lineNum">    4947 </span><span class="lineNoCov">          0 :                         if (pcie_speed != pcie_table-&gt;dpm_levels[i].value)</span></a>
<a name="4948"><span class="lineNum">    4948 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="4949"><span class="lineNum">    4949 </span>            :                         break;</a>
<a name="4950"><span class="lineNum">    4950 </span>            :                 }</a>
<a name="4951"><span class="lineNum">    4951 </span>            :                 now = i;</a>
<a name="4952"><span class="lineNum">    4952 </span>            : </a>
<a name="4953"><span class="lineNum">    4953 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; pcie_table-&gt;count; i++)</span></a>
<a name="4954"><span class="lineNum">    4954 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;%d: %s %s\n&quot;, i,</span></a>
<a name="4955"><span class="lineNum">    4955 </span><span class="lineNoCov">          0 :                                         (pcie_table-&gt;dpm_levels[i].value == 0) ? &quot;2.5GT/s, x8&quot; :</span></a>
<a name="4956"><span class="lineNum">    4956 </span><span class="lineNoCov">          0 :                                         (pcie_table-&gt;dpm_levels[i].value == 1) ? &quot;5.0GT/s, x16&quot; :</span></a>
<a name="4957"><span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                                         (pcie_table-&gt;dpm_levels[i].value == 2) ? &quot;8.0GT/s, x16&quot; : &quot;&quot;,</span></a>
<a name="4958"><span class="lineNum">    4958 </span>            :                                         (i == now) ? &quot;*&quot; : &quot;&quot;);</a>
<a name="4959"><span class="lineNum">    4959 </span>            :                 break;</a>
<a name="4960"><span class="lineNum">    4960 </span>            :         case OD_SCLK:</a>
<a name="4961"><span class="lineNum">    4961 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;od_enabled) {</span></a>
<a name="4962"><span class="lineNum">    4962 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;%s:\n&quot;, &quot;OD_SCLK&quot;);</span></a>
<a name="4963"><span class="lineNum">    4963 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; odn_sclk_table-&gt;num_of_pl; i++)</span></a>
<a name="4964"><span class="lineNum">    4964 </span><span class="lineNoCov">          0 :                                 size += sprintf(buf + size, &quot;%d: %10uMHz %10umV\n&quot;,</span></a>
<a name="4965"><span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                                         i, odn_sclk_table-&gt;entries[i].clock/100,</span></a>
<a name="4966"><span class="lineNum">    4966 </span>            :                                         odn_sclk_table-&gt;entries[i].vddc);</a>
<a name="4967"><span class="lineNum">    4967 </span>            :                 }</a>
<a name="4968"><span class="lineNum">    4968 </span>            :                 break;</a>
<a name="4969"><span class="lineNum">    4969 </span>            :         case OD_MCLK:</a>
<a name="4970"><span class="lineNum">    4970 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;od_enabled) {</span></a>
<a name="4971"><span class="lineNum">    4971 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;%s:\n&quot;, &quot;OD_MCLK&quot;);</span></a>
<a name="4972"><span class="lineNum">    4972 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; odn_mclk_table-&gt;num_of_pl; i++)</span></a>
<a name="4973"><span class="lineNum">    4973 </span><span class="lineNoCov">          0 :                                 size += sprintf(buf + size, &quot;%d: %10uMHz %10umV\n&quot;,</span></a>
<a name="4974"><span class="lineNum">    4974 </span><span class="lineNoCov">          0 :                                         i, odn_mclk_table-&gt;entries[i].clock/100,</span></a>
<a name="4975"><span class="lineNum">    4975 </span>            :                                         odn_mclk_table-&gt;entries[i].vddc);</a>
<a name="4976"><span class="lineNum">    4976 </span>            :                 }</a>
<a name="4977"><span class="lineNum">    4977 </span>            :                 break;</a>
<a name="4978"><span class="lineNum">    4978 </span>            :         case OD_RANGE:</a>
<a name="4979"><span class="lineNum">    4979 </span><span class="lineNoCov">          0 :                 if (hwmgr-&gt;od_enabled) {</span></a>
<a name="4980"><span class="lineNum">    4980 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;%s:\n&quot;, &quot;OD_RANGE&quot;);</span></a>
<a name="4981"><span class="lineNum">    4981 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;SCLK: %7uMHz %10uMHz\n&quot;,</span></a>
<a name="4982"><span class="lineNum">    4982 </span><span class="lineNoCov">          0 :                                 data-&gt;golden_dpm_table.sclk_table.dpm_levels[0].value/100,</span></a>
<a name="4983"><span class="lineNum">    4983 </span><span class="lineNoCov">          0 :                                 hwmgr-&gt;platform_descriptor.overdriveLimit.engineClock/100);</span></a>
<a name="4984"><span class="lineNum">    4984 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;MCLK: %7uMHz %10uMHz\n&quot;,</span></a>
<a name="4985"><span class="lineNum">    4985 </span><span class="lineNoCov">          0 :                                 data-&gt;golden_dpm_table.mclk_table.dpm_levels[0].value/100,</span></a>
<a name="4986"><span class="lineNum">    4986 </span><span class="lineNoCov">          0 :                                 hwmgr-&gt;platform_descriptor.overdriveLimit.memoryClock/100);</span></a>
<a name="4987"><span class="lineNum">    4987 </span><span class="lineNoCov">          0 :                         size += sprintf(buf + size, &quot;VDDC: %7umV %11umV\n&quot;,</span></a>
<a name="4988"><span class="lineNum">    4988 </span>            :                                 data-&gt;odn_dpm_table.min_vddc,</a>
<a name="4989"><span class="lineNum">    4989 </span>            :                                 data-&gt;odn_dpm_table.max_vddc);</a>
<a name="4990"><span class="lineNum">    4990 </span>            :                 }</a>
<a name="4991"><span class="lineNum">    4991 </span>            :                 break;</a>
<a name="4992"><span class="lineNum">    4992 </span>            :         default:</a>
<a name="4993"><span class="lineNum">    4993 </span>            :                 break;</a>
<a name="4994"><span class="lineNum">    4994 </span>            :         }</a>
<a name="4995"><span class="lineNum">    4995 </span><span class="lineNoCov">          0 :         return size;</span></a>
<a name="4996"><span class="lineNum">    4996 </span>            : }</a>
<a name="4997"><span class="lineNum">    4997 </span>            : </a>
<a name="4998"><span class="lineNum">    4998 </span><span class="lineNoCov">          0 : static void smu7_set_fan_control_mode(struct pp_hwmgr *hwmgr, uint32_t mode)</span></a>
<a name="4999"><span class="lineNum">    4999 </span>            : {</a>
<a name="5000"><span class="lineNum">    5000 </span><span class="lineNoCov">          0 :         switch (mode) {</span></a>
<a name="5001"><span class="lineNum">    5001 </span>            :         case AMD_FAN_CTRL_NONE:</a>
<a name="5002"><span class="lineNum">    5002 </span><span class="lineNoCov">          0 :                 smu7_fan_ctrl_set_fan_speed_pwm(hwmgr, 255);</span></a>
<a name="5003"><span class="lineNum">    5003 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5004"><span class="lineNum">    5004 </span>            :         case AMD_FAN_CTRL_MANUAL:</a>
<a name="5005"><span class="lineNum">    5005 </span><span class="lineNoCov">          0 :                 if (phm_cap_enabled(hwmgr-&gt;platform_descriptor.platformCaps,</span></a>
<a name="5006"><span class="lineNum">    5006 </span>            :                         PHM_PlatformCaps_MicrocodeFanControl))</a>
<a name="5007"><span class="lineNum">    5007 </span><span class="lineNoCov">          0 :                         smu7_fan_ctrl_stop_smc_fan_control(hwmgr);</span></a>
<a name="5008"><span class="lineNum">    5008 </span>            :                 break;</a>
<a name="5009"><span class="lineNum">    5009 </span>            :         case AMD_FAN_CTRL_AUTO:</a>
<a name="5010"><span class="lineNum">    5010 </span><span class="lineNoCov">          0 :                 if (!smu7_fan_ctrl_set_static_mode(hwmgr, mode))</span></a>
<a name="5011"><span class="lineNum">    5011 </span><span class="lineNoCov">          0 :                         smu7_fan_ctrl_start_smc_fan_control(hwmgr);</span></a>
<a name="5012"><span class="lineNum">    5012 </span>            :                 break;</a>
<a name="5013"><span class="lineNum">    5013 </span>            :         default:</a>
<a name="5014"><span class="lineNum">    5014 </span>            :                 break;</a>
<a name="5015"><span class="lineNum">    5015 </span>            :         }</a>
<a name="5016"><span class="lineNum">    5016 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5017"><span class="lineNum">    5017 </span>            : </a>
<a name="5018"><span class="lineNum">    5018 </span><span class="lineNoCov">          0 : static uint32_t smu7_get_fan_control_mode(struct pp_hwmgr *hwmgr)</span></a>
<a name="5019"><span class="lineNum">    5019 </span>            : {</a>
<a name="5020"><span class="lineNum">    5020 </span><span class="lineNoCov">          0 :         return hwmgr-&gt;fan_ctrl_enabled ? AMD_FAN_CTRL_AUTO : AMD_FAN_CTRL_MANUAL;</span></a>
<a name="5021"><span class="lineNum">    5021 </span>            : }</a>
<a name="5022"><span class="lineNum">    5022 </span>            : </a>
<a name="5023"><span class="lineNum">    5023 </span><span class="lineNoCov">          0 : static int smu7_get_sclk_od(struct pp_hwmgr *hwmgr)</span></a>
<a name="5024"><span class="lineNum">    5024 </span>            : {</a>
<a name="5025"><span class="lineNum">    5025 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5026"><span class="lineNum">    5026 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *sclk_table = &amp;(data-&gt;dpm_table.sclk_table);</span></a>
<a name="5027"><span class="lineNum">    5027 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *golden_sclk_table =</span></a>
<a name="5028"><span class="lineNum">    5028 </span>            :                         &amp;(data-&gt;golden_dpm_table.sclk_table);</a>
<a name="5029"><span class="lineNum">    5029 </span><span class="lineNoCov">          0 :         int value = sclk_table-&gt;dpm_levels[sclk_table-&gt;count - 1].value;</span></a>
<a name="5030"><span class="lineNum">    5030 </span><span class="lineNoCov">          0 :         int golden_value = golden_sclk_table-&gt;dpm_levels</span></a>
<a name="5031"><span class="lineNum">    5031 </span><span class="lineNoCov">          0 :                         [golden_sclk_table-&gt;count - 1].value;</span></a>
<a name="5032"><span class="lineNum">    5032 </span>            : </a>
<a name="5033"><span class="lineNum">    5033 </span><span class="lineNoCov">          0 :         value -= golden_value;</span></a>
<a name="5034"><span class="lineNum">    5034 </span><span class="lineNoCov">          0 :         value = DIV_ROUND_UP(value * 100, golden_value);</span></a>
<a name="5035"><span class="lineNum">    5035 </span>            : </a>
<a name="5036"><span class="lineNum">    5036 </span><span class="lineNoCov">          0 :         return value;</span></a>
<a name="5037"><span class="lineNum">    5037 </span>            : }</a>
<a name="5038"><span class="lineNum">    5038 </span>            : </a>
<a name="5039"><span class="lineNum">    5039 </span><span class="lineNoCov">          0 : static int smu7_set_sclk_od(struct pp_hwmgr *hwmgr, uint32_t value)</span></a>
<a name="5040"><span class="lineNum">    5040 </span>            : {</a>
<a name="5041"><span class="lineNum">    5041 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5042"><span class="lineNum">    5042 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *golden_sclk_table =</span></a>
<a name="5043"><span class="lineNum">    5043 </span>            :                         &amp;(data-&gt;golden_dpm_table.sclk_table);</a>
<a name="5044"><span class="lineNum">    5044 </span>            :         struct pp_power_state  *ps;</a>
<a name="5045"><span class="lineNum">    5045 </span>            :         struct smu7_power_state  *smu7_ps;</a>
<a name="5046"><span class="lineNum">    5046 </span>            : </a>
<a name="5047"><span class="lineNum">    5047 </span><span class="lineNoCov">          0 :         if (value &gt; 20)</span></a>
<a name="5048"><span class="lineNum">    5048 </span><span class="lineNoCov">          0 :                 value = 20;</span></a>
<a name="5049"><span class="lineNum">    5049 </span>            : </a>
<a name="5050"><span class="lineNum">    5050 </span><span class="lineNoCov">          0 :         ps = hwmgr-&gt;request_ps;</span></a>
<a name="5051"><span class="lineNum">    5051 </span>            : </a>
<a name="5052"><span class="lineNum">    5052 </span><span class="lineNoCov">          0 :         if (ps == NULL)</span></a>
<a name="5053"><span class="lineNum">    5053 </span>            :                 return -EINVAL;</a>
<a name="5054"><span class="lineNum">    5054 </span>            : </a>
<a name="5055"><span class="lineNum">    5055 </span><span class="lineNoCov">          0 :         smu7_ps = cast_phw_smu7_power_state(&amp;ps-&gt;hardware);</span></a>
<a name="5056"><span class="lineNum">    5056 </span>            : </a>
<a name="5057"><span class="lineNum">    5057 </span><span class="lineNoCov">          0 :         smu7_ps-&gt;performance_levels[smu7_ps-&gt;performance_level_count - 1].engine_clock =</span></a>
<a name="5058"><span class="lineNum">    5058 </span><span class="lineNoCov">          0 :                         golden_sclk_table-&gt;dpm_levels[golden_sclk_table-&gt;count - 1].value *</span></a>
<a name="5059"><span class="lineNum">    5059 </span><span class="lineNoCov">          0 :                         value / 100 +</span></a>
<a name="5060"><span class="lineNum">    5060 </span>            :                         golden_sclk_table-&gt;dpm_levels[golden_sclk_table-&gt;count - 1].value;</a>
<a name="5061"><span class="lineNum">    5061 </span>            : </a>
<a name="5062"><span class="lineNum">    5062 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5063"><span class="lineNum">    5063 </span>            : }</a>
<a name="5064"><span class="lineNum">    5064 </span>            : </a>
<a name="5065"><span class="lineNum">    5065 </span><span class="lineNoCov">          0 : static int smu7_get_mclk_od(struct pp_hwmgr *hwmgr)</span></a>
<a name="5066"><span class="lineNum">    5066 </span>            : {</a>
<a name="5067"><span class="lineNum">    5067 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5068"><span class="lineNum">    5068 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *mclk_table = &amp;(data-&gt;dpm_table.mclk_table);</span></a>
<a name="5069"><span class="lineNum">    5069 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *golden_mclk_table =</span></a>
<a name="5070"><span class="lineNum">    5070 </span>            :                         &amp;(data-&gt;golden_dpm_table.mclk_table);</a>
<a name="5071"><span class="lineNum">    5071 </span><span class="lineNoCov">          0 :         int value = mclk_table-&gt;dpm_levels[mclk_table-&gt;count - 1].value;</span></a>
<a name="5072"><span class="lineNum">    5072 </span><span class="lineNoCov">          0 :         int golden_value = golden_mclk_table-&gt;dpm_levels</span></a>
<a name="5073"><span class="lineNum">    5073 </span><span class="lineNoCov">          0 :                         [golden_mclk_table-&gt;count - 1].value;</span></a>
<a name="5074"><span class="lineNum">    5074 </span>            : </a>
<a name="5075"><span class="lineNum">    5075 </span><span class="lineNoCov">          0 :         value -= golden_value;</span></a>
<a name="5076"><span class="lineNum">    5076 </span><span class="lineNoCov">          0 :         value = DIV_ROUND_UP(value * 100, golden_value);</span></a>
<a name="5077"><span class="lineNum">    5077 </span>            : </a>
<a name="5078"><span class="lineNum">    5078 </span><span class="lineNoCov">          0 :         return value;</span></a>
<a name="5079"><span class="lineNum">    5079 </span>            : }</a>
<a name="5080"><span class="lineNum">    5080 </span>            : </a>
<a name="5081"><span class="lineNum">    5081 </span><span class="lineNoCov">          0 : static int smu7_set_mclk_od(struct pp_hwmgr *hwmgr, uint32_t value)</span></a>
<a name="5082"><span class="lineNum">    5082 </span>            : {</a>
<a name="5083"><span class="lineNum">    5083 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5084"><span class="lineNum">    5084 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *golden_mclk_table =</span></a>
<a name="5085"><span class="lineNum">    5085 </span>            :                         &amp;(data-&gt;golden_dpm_table.mclk_table);</a>
<a name="5086"><span class="lineNum">    5086 </span>            :         struct pp_power_state  *ps;</a>
<a name="5087"><span class="lineNum">    5087 </span>            :         struct smu7_power_state  *smu7_ps;</a>
<a name="5088"><span class="lineNum">    5088 </span>            : </a>
<a name="5089"><span class="lineNum">    5089 </span><span class="lineNoCov">          0 :         if (value &gt; 20)</span></a>
<a name="5090"><span class="lineNum">    5090 </span><span class="lineNoCov">          0 :                 value = 20;</span></a>
<a name="5091"><span class="lineNum">    5091 </span>            : </a>
<a name="5092"><span class="lineNum">    5092 </span><span class="lineNoCov">          0 :         ps = hwmgr-&gt;request_ps;</span></a>
<a name="5093"><span class="lineNum">    5093 </span>            : </a>
<a name="5094"><span class="lineNum">    5094 </span><span class="lineNoCov">          0 :         if (ps == NULL)</span></a>
<a name="5095"><span class="lineNum">    5095 </span>            :                 return -EINVAL;</a>
<a name="5096"><span class="lineNum">    5096 </span>            : </a>
<a name="5097"><span class="lineNum">    5097 </span><span class="lineNoCov">          0 :         smu7_ps = cast_phw_smu7_power_state(&amp;ps-&gt;hardware);</span></a>
<a name="5098"><span class="lineNum">    5098 </span>            : </a>
<a name="5099"><span class="lineNum">    5099 </span><span class="lineNoCov">          0 :         smu7_ps-&gt;performance_levels[smu7_ps-&gt;performance_level_count - 1].memory_clock =</span></a>
<a name="5100"><span class="lineNum">    5100 </span><span class="lineNoCov">          0 :                         golden_mclk_table-&gt;dpm_levels[golden_mclk_table-&gt;count - 1].value *</span></a>
<a name="5101"><span class="lineNum">    5101 </span><span class="lineNoCov">          0 :                         value / 100 +</span></a>
<a name="5102"><span class="lineNum">    5102 </span>            :                         golden_mclk_table-&gt;dpm_levels[golden_mclk_table-&gt;count - 1].value;</a>
<a name="5103"><span class="lineNum">    5103 </span>            : </a>
<a name="5104"><span class="lineNum">    5104 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5105"><span class="lineNum">    5105 </span>            : }</a>
<a name="5106"><span class="lineNum">    5106 </span>            : </a>
<a name="5107"><span class="lineNum">    5107 </span>            : </a>
<a name="5108"><span class="lineNum">    5108 </span><span class="lineNoCov">          0 : static int smu7_get_sclks(struct pp_hwmgr *hwmgr, struct amd_pp_clocks *clocks)</span></a>
<a name="5109"><span class="lineNum">    5109 </span>            : {</a>
<a name="5110"><span class="lineNum">    5110 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="5111"><span class="lineNum">    5111 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="5112"><span class="lineNum">    5112 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table = NULL;</span></a>
<a name="5113"><span class="lineNum">    5113 </span>            :         struct phm_clock_voltage_dependency_table *sclk_table;</a>
<a name="5114"><span class="lineNum">    5114 </span>            :         int i;</a>
<a name="5115"><span class="lineNum">    5115 </span>            : </a>
<a name="5116"><span class="lineNum">    5116 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V1) {</span></a>
<a name="5117"><span class="lineNum">    5117 </span><span class="lineNoCov">          0 :                 if (table_info == NULL || table_info-&gt;vdd_dep_on_sclk == NULL)</span></a>
<a name="5118"><span class="lineNum">    5118 </span>            :                         return -EINVAL;</a>
<a name="5119"><span class="lineNum">    5119 </span>            :                 dep_sclk_table = table_info-&gt;vdd_dep_on_sclk;</a>
<a name="5120"><span class="lineNum">    5120 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; dep_sclk_table-&gt;count; i++)</span></a>
<a name="5121"><span class="lineNum">    5121 </span><span class="lineNoCov">          0 :                         clocks-&gt;clock[i] = dep_sclk_table-&gt;entries[i].clk * 10;</span></a>
<a name="5122"><span class="lineNum">    5122 </span><span class="lineNoCov">          0 :                 clocks-&gt;count = dep_sclk_table-&gt;count;</span></a>
<a name="5123"><span class="lineNum">    5123 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0) {</span></a>
<a name="5124"><span class="lineNum">    5124 </span><span class="lineNoCov">          0 :                 sclk_table = hwmgr-&gt;dyn_state.vddc_dependency_on_sclk;</span></a>
<a name="5125"><span class="lineNum">    5125 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; sclk_table-&gt;count; i++)</span></a>
<a name="5126"><span class="lineNum">    5126 </span><span class="lineNoCov">          0 :                         clocks-&gt;clock[i] = sclk_table-&gt;entries[i].clk * 10;</span></a>
<a name="5127"><span class="lineNum">    5127 </span><span class="lineNoCov">          0 :                 clocks-&gt;count = sclk_table-&gt;count;</span></a>
<a name="5128"><span class="lineNum">    5128 </span>            :         }</a>
<a name="5129"><span class="lineNum">    5129 </span>            : </a>
<a name="5130"><span class="lineNum">    5130 </span>            :         return 0;</a>
<a name="5131"><span class="lineNum">    5131 </span>            : }</a>
<a name="5132"><span class="lineNum">    5132 </span>            : </a>
<a name="5133"><span class="lineNum">    5133 </span>            : static uint32_t smu7_get_mem_latency(struct pp_hwmgr *hwmgr, uint32_t clk)</a>
<a name="5134"><span class="lineNum">    5134 </span>            : {</a>
<a name="5135"><span class="lineNum">    5135 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5136"><span class="lineNum">    5136 </span>            : </a>
<a name="5137"><span class="lineNum">    5137 </span><span class="lineNoCov">          0 :         if (clk &gt;= MEM_FREQ_LOW_LATENCY &amp;&amp; clk &lt; MEM_FREQ_HIGH_LATENCY)</span></a>
<a name="5138"><span class="lineNum">    5138 </span><span class="lineNoCov">          0 :                 return data-&gt;mem_latency_high;</span></a>
<a name="5139"><span class="lineNum">    5139 </span><span class="lineNoCov">          0 :         else if (clk &gt;= MEM_FREQ_HIGH_LATENCY)</span></a>
<a name="5140"><span class="lineNum">    5140 </span><span class="lineNoCov">          0 :                 return data-&gt;mem_latency_low;</span></a>
<a name="5141"><span class="lineNum">    5141 </span>            :         else</a>
<a name="5142"><span class="lineNum">    5142 </span>            :                 return MEM_LATENCY_ERR;</a>
<a name="5143"><span class="lineNum">    5143 </span>            : }</a>
<a name="5144"><span class="lineNum">    5144 </span>            : </a>
<a name="5145"><span class="lineNum">    5145 </span><span class="lineNoCov">          0 : static int smu7_get_mclks(struct pp_hwmgr *hwmgr, struct amd_pp_clocks *clocks)</span></a>
<a name="5146"><span class="lineNum">    5146 </span>            : {</a>
<a name="5147"><span class="lineNum">    5147 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="5148"><span class="lineNum">    5148 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="5149"><span class="lineNum">    5149 </span>            :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table;</a>
<a name="5150"><span class="lineNum">    5150 </span>            :         int i;</a>
<a name="5151"><span class="lineNum">    5151 </span>            :         struct phm_clock_voltage_dependency_table *mclk_table;</a>
<a name="5152"><span class="lineNum">    5152 </span>            : </a>
<a name="5153"><span class="lineNum">    5153 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V1) {</span></a>
<a name="5154"><span class="lineNum">    5154 </span><span class="lineNoCov">          0 :                 if (table_info == NULL)</span></a>
<a name="5155"><span class="lineNum">    5155 </span>            :                         return -EINVAL;</a>
<a name="5156"><span class="lineNum">    5156 </span><span class="lineNoCov">          0 :                 dep_mclk_table = table_info-&gt;vdd_dep_on_mclk;</span></a>
<a name="5157"><span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; dep_mclk_table-&gt;count; i++) {</span></a>
<a name="5158"><span class="lineNum">    5158 </span><span class="lineNoCov">          0 :                         clocks-&gt;clock[i] = dep_mclk_table-&gt;entries[i].clk * 10;</span></a>
<a name="5159"><span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                         clocks-&gt;latency[i] = smu7_get_mem_latency(hwmgr,</span></a>
<a name="5160"><span class="lineNum">    5160 </span>            :                                                 dep_mclk_table-&gt;entries[i].clk);</a>
<a name="5161"><span class="lineNum">    5161 </span>            :                 }</a>
<a name="5162"><span class="lineNum">    5162 </span><span class="lineNoCov">          0 :                 clocks-&gt;count = dep_mclk_table-&gt;count;</span></a>
<a name="5163"><span class="lineNum">    5163 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0) {</span></a>
<a name="5164"><span class="lineNum">    5164 </span><span class="lineNoCov">          0 :                 mclk_table = hwmgr-&gt;dyn_state.vddc_dependency_on_mclk;</span></a>
<a name="5165"><span class="lineNum">    5165 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; mclk_table-&gt;count; i++)</span></a>
<a name="5166"><span class="lineNum">    5166 </span><span class="lineNoCov">          0 :                         clocks-&gt;clock[i] = mclk_table-&gt;entries[i].clk * 10;</span></a>
<a name="5167"><span class="lineNum">    5167 </span><span class="lineNoCov">          0 :                 clocks-&gt;count = mclk_table-&gt;count;</span></a>
<a name="5168"><span class="lineNum">    5168 </span>            :         }</a>
<a name="5169"><span class="lineNum">    5169 </span>            :         return 0;</a>
<a name="5170"><span class="lineNum">    5170 </span>            : }</a>
<a name="5171"><span class="lineNum">    5171 </span>            : </a>
<a name="5172"><span class="lineNum">    5172 </span><span class="lineNoCov">          0 : static int smu7_get_clock_by_type(struct pp_hwmgr *hwmgr, enum amd_pp_clock_type type,</span></a>
<a name="5173"><span class="lineNum">    5173 </span>            :                                                 struct amd_pp_clocks *clocks)</a>
<a name="5174"><span class="lineNum">    5174 </span>            : {</a>
<a name="5175"><span class="lineNum">    5175 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="5176"><span class="lineNum">    5176 </span>            :         case amd_pp_sys_clock:</a>
<a name="5177"><span class="lineNum">    5177 </span><span class="lineNoCov">          0 :                 smu7_get_sclks(hwmgr, clocks);</span></a>
<a name="5178"><span class="lineNum">    5178 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5179"><span class="lineNum">    5179 </span>            :         case amd_pp_mem_clock:</a>
<a name="5180"><span class="lineNum">    5180 </span><span class="lineNoCov">          0 :                 smu7_get_mclks(hwmgr, clocks);</span></a>
<a name="5181"><span class="lineNum">    5181 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5182"><span class="lineNum">    5182 </span>            :         default:</a>
<a name="5183"><span class="lineNum">    5183 </span>            :                 return -EINVAL;</a>
<a name="5184"><span class="lineNum">    5184 </span>            :         }</a>
<a name="5185"><span class="lineNum">    5185 </span>            : </a>
<a name="5186"><span class="lineNum">    5186 </span>            :         return 0;</a>
<a name="5187"><span class="lineNum">    5187 </span>            : }</a>
<a name="5188"><span class="lineNum">    5188 </span>            : </a>
<a name="5189"><span class="lineNum">    5189 </span>            : static int smu7_get_sclks_with_latency(struct pp_hwmgr *hwmgr,</a>
<a name="5190"><span class="lineNum">    5190 </span>            :                                        struct pp_clock_levels_with_latency *clocks)</a>
<a name="5191"><span class="lineNum">    5191 </span>            : {</a>
<a name="5192"><span class="lineNum">    5192 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="5193"><span class="lineNum">    5193 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="5194"><span class="lineNum">    5194 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table =</span></a>
<a name="5195"><span class="lineNum">    5195 </span>            :                         table_info-&gt;vdd_dep_on_sclk;</a>
<a name="5196"><span class="lineNum">    5196 </span>            :         int i;</a>
<a name="5197"><span class="lineNum">    5197 </span>            : </a>
<a name="5198"><span class="lineNum">    5198 </span><span class="lineNoCov">          0 :         clocks-&gt;num_levels = 0;</span></a>
<a name="5199"><span class="lineNum">    5199 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_sclk_table-&gt;count; i++) {</span></a>
<a name="5200"><span class="lineNum">    5200 </span><span class="lineNoCov">          0 :                 if (dep_sclk_table-&gt;entries[i].clk) {</span></a>
<a name="5201"><span class="lineNum">    5201 </span><span class="lineNoCov">          0 :                         clocks-&gt;data[clocks-&gt;num_levels].clocks_in_khz =</span></a>
<a name="5202"><span class="lineNum">    5202 </span><span class="lineNoCov">          0 :                                 dep_sclk_table-&gt;entries[i].clk * 10;</span></a>
<a name="5203"><span class="lineNum">    5203 </span><span class="lineNoCov">          0 :                         clocks-&gt;num_levels++;</span></a>
<a name="5204"><span class="lineNum">    5204 </span>            :                 }</a>
<a name="5205"><span class="lineNum">    5205 </span>            :         }</a>
<a name="5206"><span class="lineNum">    5206 </span>            : </a>
<a name="5207"><span class="lineNum">    5207 </span>            :         return 0;</a>
<a name="5208"><span class="lineNum">    5208 </span>            : }</a>
<a name="5209"><span class="lineNum">    5209 </span>            : </a>
<a name="5210"><span class="lineNum">    5210 </span><span class="lineNoCov">          0 : static int smu7_get_mclks_with_latency(struct pp_hwmgr *hwmgr,</span></a>
<a name="5211"><span class="lineNum">    5211 </span>            :                                        struct pp_clock_levels_with_latency *clocks)</a>
<a name="5212"><span class="lineNum">    5212 </span>            : {</a>
<a name="5213"><span class="lineNum">    5213 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="5214"><span class="lineNum">    5214 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="5215"><span class="lineNum">    5215 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table =</span></a>
<a name="5216"><span class="lineNum">    5216 </span>            :                         table_info-&gt;vdd_dep_on_mclk;</a>
<a name="5217"><span class="lineNum">    5217 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5218"><span class="lineNum">    5218 </span>            :         int i;</a>
<a name="5219"><span class="lineNum">    5219 </span>            : </a>
<a name="5220"><span class="lineNum">    5220 </span><span class="lineNoCov">          0 :         clocks-&gt;num_levels = 0;</span></a>
<a name="5221"><span class="lineNum">    5221 </span><span class="lineNoCov">          0 :         data-&gt;mclk_latency_table.count = 0;</span></a>
<a name="5222"><span class="lineNum">    5222 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_mclk_table-&gt;count; i++) {</span></a>
<a name="5223"><span class="lineNum">    5223 </span><span class="lineNoCov">          0 :                 if (dep_mclk_table-&gt;entries[i].clk) {</span></a>
<a name="5224"><span class="lineNum">    5224 </span><span class="lineNoCov">          0 :                         clocks-&gt;data[clocks-&gt;num_levels].clocks_in_khz =</span></a>
<a name="5225"><span class="lineNum">    5225 </span><span class="lineNoCov">          0 :                                         dep_mclk_table-&gt;entries[i].clk * 10;</span></a>
<a name="5226"><span class="lineNum">    5226 </span><span class="lineNoCov">          0 :                         data-&gt;mclk_latency_table.entries[data-&gt;mclk_latency_table.count].frequency =</span></a>
<a name="5227"><span class="lineNum">    5227 </span><span class="lineNoCov">          0 :                                         dep_mclk_table-&gt;entries[i].clk;</span></a>
<a name="5228"><span class="lineNum">    5228 </span><span class="lineNoCov">          0 :                         clocks-&gt;data[clocks-&gt;num_levels].latency_in_us =</span></a>
<a name="5229"><span class="lineNum">    5229 </span><span class="lineNoCov">          0 :                                 data-&gt;mclk_latency_table.entries[data-&gt;mclk_latency_table.count].latency =</span></a>
<a name="5230"><span class="lineNum">    5230 </span><span class="lineNoCov">          0 :                                         smu7_get_mem_latency(hwmgr, dep_mclk_table-&gt;entries[i].clk);</span></a>
<a name="5231"><span class="lineNum">    5231 </span><span class="lineNoCov">          0 :                         clocks-&gt;num_levels++;</span></a>
<a name="5232"><span class="lineNum">    5232 </span><span class="lineNoCov">          0 :                         data-&gt;mclk_latency_table.count++;</span></a>
<a name="5233"><span class="lineNum">    5233 </span>            :                 }</a>
<a name="5234"><span class="lineNum">    5234 </span>            :         }</a>
<a name="5235"><span class="lineNum">    5235 </span>            : </a>
<a name="5236"><span class="lineNum">    5236 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5237"><span class="lineNum">    5237 </span>            : }</a>
<a name="5238"><span class="lineNum">    5238 </span>            : </a>
<a name="5239"><span class="lineNum">    5239 </span><span class="lineNoCov">          0 : static int smu7_get_clock_by_type_with_latency(struct pp_hwmgr *hwmgr,</span></a>
<a name="5240"><span class="lineNum">    5240 </span>            :                                                enum amd_pp_clock_type type,</a>
<a name="5241"><span class="lineNum">    5241 </span>            :                                                struct pp_clock_levels_with_latency *clocks)</a>
<a name="5242"><span class="lineNum">    5242 </span>            : {</a>
<a name="5243"><span class="lineNum">    5243 </span><span class="lineNoCov">          0 :         if (!(hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="5244"><span class="lineNum">    5244 </span>            :               hwmgr-&gt;chip_id &lt;= CHIP_VEGAM))</a>
<a name="5245"><span class="lineNum">    5245 </span>            :                 return -EINVAL;</a>
<a name="5246"><span class="lineNum">    5246 </span>            : </a>
<a name="5247"><span class="lineNum">    5247 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="5248"><span class="lineNum">    5248 </span>            :         case amd_pp_sys_clock:</a>
<a name="5249"><span class="lineNum">    5249 </span><span class="lineNoCov">          0 :                 smu7_get_sclks_with_latency(hwmgr, clocks);</span></a>
<a name="5250"><span class="lineNum">    5250 </span>            :                 break;</a>
<a name="5251"><span class="lineNum">    5251 </span>            :         case amd_pp_mem_clock:</a>
<a name="5252"><span class="lineNum">    5252 </span><span class="lineNoCov">          0 :                 smu7_get_mclks_with_latency(hwmgr, clocks);</span></a>
<a name="5253"><span class="lineNum">    5253 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5254"><span class="lineNum">    5254 </span>            :         default:</a>
<a name="5255"><span class="lineNum">    5255 </span>            :                 return -EINVAL;</a>
<a name="5256"><span class="lineNum">    5256 </span>            :         }</a>
<a name="5257"><span class="lineNum">    5257 </span>            : </a>
<a name="5258"><span class="lineNum">    5258 </span>            :         return 0;</a>
<a name="5259"><span class="lineNum">    5259 </span>            : }</a>
<a name="5260"><span class="lineNum">    5260 </span>            : </a>
<a name="5261"><span class="lineNum">    5261 </span><span class="lineNoCov">          0 : static int smu7_set_watermarks_for_clocks_ranges(struct pp_hwmgr *hwmgr,</span></a>
<a name="5262"><span class="lineNum">    5262 </span>            :                                                  void *clock_range)</a>
<a name="5263"><span class="lineNum">    5263 </span>            : {</a>
<a name="5264"><span class="lineNum">    5264 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="5265"><span class="lineNum">    5265 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="5266"><span class="lineNum">    5266 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_mclk_table =</span></a>
<a name="5267"><span class="lineNum">    5267 </span>            :                         table_info-&gt;vdd_dep_on_mclk;</a>
<a name="5268"><span class="lineNum">    5268 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_clock_voltage_dependency_table *dep_sclk_table =</span></a>
<a name="5269"><span class="lineNum">    5269 </span>            :                         table_info-&gt;vdd_dep_on_sclk;</a>
<a name="5270"><span class="lineNum">    5270 </span><span class="lineNoCov">          0 :         struct polaris10_smumgr *smu_data =</span></a>
<a name="5271"><span class="lineNum">    5271 </span>            :                         (struct polaris10_smumgr *)(hwmgr-&gt;smu_backend);</a>
<a name="5272"><span class="lineNum">    5272 </span><span class="lineNoCov">          0 :         SMU74_Discrete_DpmTable  *table = &amp;(smu_data-&gt;smc_state_table);</span></a>
<a name="5273"><span class="lineNum">    5273 </span><span class="lineNoCov">          0 :         struct dm_pp_wm_sets_with_clock_ranges *watermarks =</span></a>
<a name="5274"><span class="lineNum">    5274 </span>            :                         (struct dm_pp_wm_sets_with_clock_ranges *)clock_range;</a>
<a name="5275"><span class="lineNum">    5275 </span>            :         uint32_t i, j, k;</a>
<a name="5276"><span class="lineNum">    5276 </span>            :         bool valid_entry;</a>
<a name="5277"><span class="lineNum">    5277 </span>            : </a>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 :         if (!(hwmgr-&gt;chip_id &gt;= CHIP_POLARIS10 &amp;&amp;</span></a>
<a name="5279"><span class="lineNum">    5279 </span>            :               hwmgr-&gt;chip_id &lt;= CHIP_VEGAM))</a>
<a name="5280"><span class="lineNum">    5280 </span>            :                 return -EINVAL;</a>
<a name="5281"><span class="lineNum">    5281 </span>            : </a>
<a name="5282"><span class="lineNum">    5282 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dep_mclk_table-&gt;count; i++) {</span></a>
<a name="5283"><span class="lineNum">    5283 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; dep_sclk_table-&gt;count; j++) {</span></a>
<a name="5284"><span class="lineNum">    5284 </span>            :                         valid_entry = false;</a>
<a name="5285"><span class="lineNum">    5285 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; watermarks-&gt;num_wm_sets; k++) {</span></a>
<a name="5286"><span class="lineNum">    5286 </span><span class="lineNoCov">          0 :                                 if (dep_sclk_table-&gt;entries[i].clk &gt;= watermarks-&gt;wm_clk_ranges[k].wm_min_eng_clk_in_khz / 10 &amp;&amp;</span></a>
<a name="5287"><span class="lineNum">    5287 </span><span class="lineNoCov">          0 :                                     dep_sclk_table-&gt;entries[i].clk &lt; watermarks-&gt;wm_clk_ranges[k].wm_max_eng_clk_in_khz / 10 &amp;&amp;</span></a>
<a name="5288"><span class="lineNum">    5288 </span><span class="lineNoCov">          0 :                                     dep_mclk_table-&gt;entries[i].clk &gt;= watermarks-&gt;wm_clk_ranges[k].wm_min_mem_clk_in_khz / 10 &amp;&amp;</span></a>
<a name="5289"><span class="lineNum">    5289 </span><span class="lineNoCov">          0 :                                     dep_mclk_table-&gt;entries[i].clk &lt; watermarks-&gt;wm_clk_ranges[k].wm_max_mem_clk_in_khz / 10) {</span></a>
<a name="5290"><span class="lineNum">    5290 </span><span class="lineNoCov">          0 :                                         valid_entry = true;</span></a>
<a name="5291"><span class="lineNum">    5291 </span><span class="lineNoCov">          0 :                                         table-&gt;DisplayWatermark[i][j] = watermarks-&gt;wm_clk_ranges[k].wm_set_id;</span></a>
<a name="5292"><span class="lineNum">    5292 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="5293"><span class="lineNum">    5293 </span>            :                                 }</a>
<a name="5294"><span class="lineNum">    5294 </span>            :                         }</a>
<a name="5295"><span class="lineNum">    5295 </span><span class="lineNoCov">          0 :                         PP_ASSERT_WITH_CODE(valid_entry,</span></a>
<a name="5296"><span class="lineNum">    5296 </span>            :                                         &quot;Clock is not in range of specified clock range for watermark from DAL!  Using highest water mark set.&quot;,</a>
<a name="5297"><span class="lineNum">    5297 </span>            :                                         table-&gt;DisplayWatermark[i][j] = watermarks-&gt;wm_clk_ranges[k - 1].wm_set_id);</a>
<a name="5298"><span class="lineNum">    5298 </span>            :                 }</a>
<a name="5299"><span class="lineNum">    5299 </span>            :         }</a>
<a name="5300"><span class="lineNum">    5300 </span>            : </a>
<a name="5301"><span class="lineNum">    5301 </span><span class="lineNoCov">          0 :         return smu7_copy_bytes_to_smc(hwmgr,</span></a>
<a name="5302"><span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                                       smu_data-&gt;smu7_data.dpm_table_start + offsetof(SMU74_Discrete_DpmTable, DisplayWatermark),</span></a>
<a name="5303"><span class="lineNum">    5303 </span><span class="lineNoCov">          0 :                                       (uint8_t *)table-&gt;DisplayWatermark,</span></a>
<a name="5304"><span class="lineNum">    5304 </span>            :                                       sizeof(uint8_t) * SMU74_MAX_LEVELS_MEMORY * SMU74_MAX_LEVELS_GRAPHICS,</a>
<a name="5305"><span class="lineNum">    5305 </span>            :                                       SMC_RAM_END);</a>
<a name="5306"><span class="lineNum">    5306 </span>            : }</a>
<a name="5307"><span class="lineNum">    5307 </span>            : </a>
<a name="5308"><span class="lineNum">    5308 </span><span class="lineNoCov">          0 : static int smu7_notify_cac_buffer_info(struct pp_hwmgr *hwmgr,</span></a>
<a name="5309"><span class="lineNum">    5309 </span>            :                                         uint32_t virtual_addr_low,</a>
<a name="5310"><span class="lineNum">    5310 </span>            :                                         uint32_t virtual_addr_hi,</a>
<a name="5311"><span class="lineNum">    5311 </span>            :                                         uint32_t mc_addr_low,</a>
<a name="5312"><span class="lineNum">    5312 </span>            :                                         uint32_t mc_addr_hi,</a>
<a name="5313"><span class="lineNum">    5313 </span>            :                                         uint32_t size)</a>
<a name="5314"><span class="lineNum">    5314 </span>            : {</a>
<a name="5315"><span class="lineNum">    5315 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5316"><span class="lineNum">    5316 </span>            : </a>
<a name="5317"><span class="lineNum">    5317 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="5318"><span class="lineNum">    5318 </span>            :                                         data-&gt;soft_regs_start +</a>
<a name="5319"><span class="lineNum">    5319 </span>            :                                         smum_get_offsetof(hwmgr,</a>
<a name="5320"><span class="lineNum">    5320 </span>            :                                         SMU_SoftRegisters, DRAM_LOG_ADDR_H),</a>
<a name="5321"><span class="lineNum">    5321 </span>            :                                         mc_addr_hi);</a>
<a name="5322"><span class="lineNum">    5322 </span>            : </a>
<a name="5323"><span class="lineNum">    5323 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="5324"><span class="lineNum">    5324 </span>            :                                         data-&gt;soft_regs_start +</a>
<a name="5325"><span class="lineNum">    5325 </span>            :                                         smum_get_offsetof(hwmgr,</a>
<a name="5326"><span class="lineNum">    5326 </span>            :                                         SMU_SoftRegisters, DRAM_LOG_ADDR_L),</a>
<a name="5327"><span class="lineNum">    5327 </span>            :                                         mc_addr_low);</a>
<a name="5328"><span class="lineNum">    5328 </span>            : </a>
<a name="5329"><span class="lineNum">    5329 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="5330"><span class="lineNum">    5330 </span>            :                                         data-&gt;soft_regs_start +</a>
<a name="5331"><span class="lineNum">    5331 </span>            :                                         smum_get_offsetof(hwmgr,</a>
<a name="5332"><span class="lineNum">    5332 </span>            :                                         SMU_SoftRegisters, DRAM_LOG_PHY_ADDR_H),</a>
<a name="5333"><span class="lineNum">    5333 </span>            :                                         virtual_addr_hi);</a>
<a name="5334"><span class="lineNum">    5334 </span>            : </a>
<a name="5335"><span class="lineNum">    5335 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="5336"><span class="lineNum">    5336 </span>            :                                         data-&gt;soft_regs_start +</a>
<a name="5337"><span class="lineNum">    5337 </span>            :                                         smum_get_offsetof(hwmgr,</a>
<a name="5338"><span class="lineNum">    5338 </span>            :                                         SMU_SoftRegisters, DRAM_LOG_PHY_ADDR_L),</a>
<a name="5339"><span class="lineNum">    5339 </span>            :                                         virtual_addr_low);</a>
<a name="5340"><span class="lineNum">    5340 </span>            : </a>
<a name="5341"><span class="lineNum">    5341 </span><span class="lineNoCov">          0 :         cgs_write_ind_register(hwmgr-&gt;device, CGS_IND_REG__SMC,</span></a>
<a name="5342"><span class="lineNum">    5342 </span>            :                                         data-&gt;soft_regs_start +</a>
<a name="5343"><span class="lineNum">    5343 </span>            :                                         smum_get_offsetof(hwmgr,</a>
<a name="5344"><span class="lineNum">    5344 </span>            :                                         SMU_SoftRegisters, DRAM_LOG_BUFF_SIZE),</a>
<a name="5345"><span class="lineNum">    5345 </span>            :                                         size);</a>
<a name="5346"><span class="lineNum">    5346 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5347"><span class="lineNum">    5347 </span>            : }</a>
<a name="5348"><span class="lineNum">    5348 </span>            : </a>
<a name="5349"><span class="lineNum">    5349 </span><span class="lineNoCov">          0 : static int smu7_get_max_high_clocks(struct pp_hwmgr *hwmgr,</span></a>
<a name="5350"><span class="lineNum">    5350 </span>            :                                         struct amd_pp_simple_clock_info *clocks)</a>
<a name="5351"><span class="lineNum">    5351 </span>            : {</a>
<a name="5352"><span class="lineNum">    5352 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5353"><span class="lineNum">    5353 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *sclk_table = &amp;(data-&gt;dpm_table.sclk_table);</span></a>
<a name="5354"><span class="lineNum">    5354 </span><span class="lineNoCov">          0 :         struct smu7_single_dpm_table *mclk_table = &amp;(data-&gt;dpm_table.mclk_table);</span></a>
<a name="5355"><span class="lineNum">    5355 </span>            : </a>
<a name="5356"><span class="lineNum">    5356 </span><span class="lineNoCov">          0 :         if (clocks == NULL)</span></a>
<a name="5357"><span class="lineNum">    5357 </span>            :                 return -EINVAL;</a>
<a name="5358"><span class="lineNum">    5358 </span>            : </a>
<a name="5359"><span class="lineNum">    5359 </span><span class="lineNoCov">          0 :         clocks-&gt;memory_max_clock = mclk_table-&gt;count &gt; 1 ?</span></a>
<a name="5360"><span class="lineNum">    5360 </span><span class="lineNoCov">          0 :                                 mclk_table-&gt;dpm_levels[mclk_table-&gt;count-1].value :</span></a>
<a name="5361"><span class="lineNum">    5361 </span>            :                                 mclk_table-&gt;dpm_levels[0].value;</a>
<a name="5362"><span class="lineNum">    5362 </span><span class="lineNoCov">          0 :         clocks-&gt;engine_max_clock = sclk_table-&gt;count &gt; 1 ?</span></a>
<a name="5363"><span class="lineNum">    5363 </span><span class="lineNoCov">          0 :                                 sclk_table-&gt;dpm_levels[sclk_table-&gt;count-1].value :</span></a>
<a name="5364"><span class="lineNum">    5364 </span>            :                                 sclk_table-&gt;dpm_levels[0].value;</a>
<a name="5365"><span class="lineNum">    5365 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5366"><span class="lineNum">    5366 </span>            : }</a>
<a name="5367"><span class="lineNum">    5367 </span>            : </a>
<a name="5368"><span class="lineNum">    5368 </span><span class="lineNoCov">          0 : static int smu7_get_thermal_temperature_range(struct pp_hwmgr *hwmgr,</span></a>
<a name="5369"><span class="lineNum">    5369 </span>            :                 struct PP_TemperatureRange *thermal_data)</a>
<a name="5370"><span class="lineNum">    5370 </span>            : {</a>
<a name="5371"><span class="lineNum">    5371 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5372"><span class="lineNum">    5372 </span><span class="lineNoCov">          0 :         struct phm_ppt_v1_information *table_info =</span></a>
<a name="5373"><span class="lineNum">    5373 </span>            :                         (struct phm_ppt_v1_information *)hwmgr-&gt;pptable;</a>
<a name="5374"><span class="lineNum">    5374 </span>            : </a>
<a name="5375"><span class="lineNum">    5375 </span><span class="lineNoCov">          0 :         memcpy(thermal_data, &amp;SMU7ThermalPolicy[0], sizeof(struct PP_TemperatureRange));</span></a>
<a name="5376"><span class="lineNum">    5376 </span>            : </a>
<a name="5377"><span class="lineNum">    5377 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="5378"><span class="lineNum">    5378 </span><span class="lineNoCov">          0 :                 thermal_data-&gt;max = table_info-&gt;cac_dtp_table-&gt;usSoftwareShutdownTemp *</span></a>
<a name="5379"><span class="lineNum">    5379 </span>            :                         PP_TEMPERATURE_UNITS_PER_CENTIGRADES;</a>
<a name="5380"><span class="lineNum">    5380 </span><span class="lineNoCov">          0 :         else if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="5381"><span class="lineNum">    5381 </span><span class="lineNoCov">          0 :                 thermal_data-&gt;max = data-&gt;thermal_temp_setting.temperature_shutdown *</span></a>
<a name="5382"><span class="lineNum">    5382 </span>            :                         PP_TEMPERATURE_UNITS_PER_CENTIGRADES;</a>
<a name="5383"><span class="lineNum">    5383 </span>            : </a>
<a name="5384"><span class="lineNum">    5384 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5385"><span class="lineNum">    5385 </span>            : }</a>
<a name="5386"><span class="lineNum">    5386 </span>            : </a>
<a name="5387"><span class="lineNum">    5387 </span><span class="lineNoCov">          0 : static bool smu7_check_clk_voltage_valid(struct pp_hwmgr *hwmgr,</span></a>
<a name="5388"><span class="lineNum">    5388 </span>            :                                         enum PP_OD_DPM_TABLE_COMMAND type,</a>
<a name="5389"><span class="lineNum">    5389 </span>            :                                         uint32_t clk,</a>
<a name="5390"><span class="lineNum">    5390 </span>            :                                         uint32_t voltage)</a>
<a name="5391"><span class="lineNum">    5391 </span>            : {</a>
<a name="5392"><span class="lineNum">    5392 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5393"><span class="lineNum">    5393 </span>            : </a>
<a name="5394"><span class="lineNum">    5394 </span><span class="lineNoCov">          0 :         if (voltage &lt; data-&gt;odn_dpm_table.min_vddc || voltage &gt; data-&gt;odn_dpm_table.max_vddc) {</span></a>
<a name="5395"><span class="lineNum">    5395 </span><span class="lineNoCov">          0 :                 pr_info(&quot;OD voltage is out of range [%d - %d] mV\n&quot;,</span></a>
<a name="5396"><span class="lineNum">    5396 </span>            :                                                 data-&gt;odn_dpm_table.min_vddc,</a>
<a name="5397"><span class="lineNum">    5397 </span>            :                                                 data-&gt;odn_dpm_table.max_vddc);</a>
<a name="5398"><span class="lineNum">    5398 </span>            :                 return false;</a>
<a name="5399"><span class="lineNum">    5399 </span>            :         }</a>
<a name="5400"><span class="lineNum">    5400 </span>            : </a>
<a name="5401"><span class="lineNum">    5401 </span><span class="lineNoCov">          0 :         if (type == PP_OD_EDIT_SCLK_VDDC_TABLE) {</span></a>
<a name="5402"><span class="lineNum">    5402 </span><span class="lineNoCov">          0 :                 if (data-&gt;golden_dpm_table.sclk_table.dpm_levels[0].value &gt; clk ||</span></a>
<a name="5403"><span class="lineNum">    5403 </span><span class="lineNoCov">          0 :                         hwmgr-&gt;platform_descriptor.overdriveLimit.engineClock &lt; clk) {</span></a>
<a name="5404"><span class="lineNum">    5404 </span><span class="lineNoCov">          0 :                         pr_info(&quot;OD engine clock is out of range [%d - %d] MHz\n&quot;,</span></a>
<a name="5405"><span class="lineNum">    5405 </span>            :                                 data-&gt;golden_dpm_table.sclk_table.dpm_levels[0].value/100,</a>
<a name="5406"><span class="lineNum">    5406 </span>            :                                 hwmgr-&gt;platform_descriptor.overdriveLimit.engineClock/100);</a>
<a name="5407"><span class="lineNum">    5407 </span>            :                         return false;</a>
<a name="5408"><span class="lineNum">    5408 </span>            :                 }</a>
<a name="5409"><span class="lineNum">    5409 </span><span class="lineNoCov">          0 :         } else if (type == PP_OD_EDIT_MCLK_VDDC_TABLE) {</span></a>
<a name="5410"><span class="lineNum">    5410 </span><span class="lineNoCov">          0 :                 if (data-&gt;golden_dpm_table.mclk_table.dpm_levels[0].value &gt; clk ||</span></a>
<a name="5411"><span class="lineNum">    5411 </span><span class="lineNoCov">          0 :                         hwmgr-&gt;platform_descriptor.overdriveLimit.memoryClock &lt; clk) {</span></a>
<a name="5412"><span class="lineNum">    5412 </span><span class="lineNoCov">          0 :                         pr_info(&quot;OD memory clock is out of range [%d - %d] MHz\n&quot;,</span></a>
<a name="5413"><span class="lineNum">    5413 </span>            :                                 data-&gt;golden_dpm_table.mclk_table.dpm_levels[0].value/100,</a>
<a name="5414"><span class="lineNum">    5414 </span>            :                                 hwmgr-&gt;platform_descriptor.overdriveLimit.memoryClock/100);</a>
<a name="5415"><span class="lineNum">    5415 </span>            :                         return false;</a>
<a name="5416"><span class="lineNum">    5416 </span>            :                 }</a>
<a name="5417"><span class="lineNum">    5417 </span>            :         } else {</a>
<a name="5418"><span class="lineNum">    5418 </span>            :                 return false;</a>
<a name="5419"><span class="lineNum">    5419 </span>            :         }</a>
<a name="5420"><span class="lineNum">    5420 </span>            : </a>
<a name="5421"><span class="lineNum">    5421 </span>            :         return true;</a>
<a name="5422"><span class="lineNum">    5422 </span>            : }</a>
<a name="5423"><span class="lineNum">    5423 </span>            : </a>
<a name="5424"><span class="lineNum">    5424 </span><span class="lineNoCov">          0 : static int smu7_odn_edit_dpm_table(struct pp_hwmgr *hwmgr,</span></a>
<a name="5425"><span class="lineNum">    5425 </span>            :                                         enum PP_OD_DPM_TABLE_COMMAND type,</a>
<a name="5426"><span class="lineNum">    5426 </span>            :                                         long *input, uint32_t size)</a>
<a name="5427"><span class="lineNum">    5427 </span>            : {</a>
<a name="5428"><span class="lineNum">    5428 </span>            :         uint32_t i;</a>
<a name="5429"><span class="lineNum">    5429 </span><span class="lineNoCov">          0 :         struct phm_odn_clock_levels *podn_dpm_table_in_backend = NULL;</span></a>
<a name="5430"><span class="lineNum">    5430 </span><span class="lineNoCov">          0 :         struct smu7_odn_clock_voltage_dependency_table *podn_vdd_dep_in_backend = NULL;</span></a>
<a name="5431"><span class="lineNum">    5431 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5432"><span class="lineNum">    5432 </span>            : </a>
<a name="5433"><span class="lineNum">    5433 </span>            :         uint32_t input_clk;</a>
<a name="5434"><span class="lineNum">    5434 </span>            :         uint32_t input_vol;</a>
<a name="5435"><span class="lineNum">    5435 </span>            :         uint32_t input_level;</a>
<a name="5436"><span class="lineNum">    5436 </span>            : </a>
<a name="5437"><span class="lineNum">    5437 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE(input, &quot;NULL user input for clock and voltage&quot;,</span></a>
<a name="5438"><span class="lineNum">    5438 </span>            :                                 return -EINVAL);</a>
<a name="5439"><span class="lineNum">    5439 </span>            : </a>
<a name="5440"><span class="lineNum">    5440 </span><span class="lineNoCov">          0 :         if (!hwmgr-&gt;od_enabled) {</span></a>
<a name="5441"><span class="lineNum">    5441 </span><span class="lineNoCov">          0 :                 pr_info(&quot;OverDrive feature not enabled\n&quot;);</span></a>
<a name="5442"><span class="lineNum">    5442 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="5443"><span class="lineNum">    5443 </span>            :         }</a>
<a name="5444"><span class="lineNum">    5444 </span>            : </a>
<a name="5445"><span class="lineNum">    5445 </span><span class="lineNoCov">          0 :         if (PP_OD_EDIT_SCLK_VDDC_TABLE == type) {</span></a>
<a name="5446"><span class="lineNum">    5446 </span><span class="lineNoCov">          0 :                 podn_dpm_table_in_backend = &amp;data-&gt;odn_dpm_table.odn_core_clock_dpm_levels;</span></a>
<a name="5447"><span class="lineNum">    5447 </span><span class="lineNoCov">          0 :                 podn_vdd_dep_in_backend = &amp;data-&gt;odn_dpm_table.vdd_dependency_on_sclk;</span></a>
<a name="5448"><span class="lineNum">    5448 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((podn_dpm_table_in_backend &amp;&amp; podn_vdd_dep_in_backend),</span></a>
<a name="5449"><span class="lineNum">    5449 </span>            :                                 &quot;Failed to get ODN SCLK and Voltage tables&quot;,</a>
<a name="5450"><span class="lineNum">    5450 </span>            :                                 return -EINVAL);</a>
<a name="5451"><span class="lineNum">    5451 </span><span class="lineNoCov">          0 :         } else if (PP_OD_EDIT_MCLK_VDDC_TABLE == type) {</span></a>
<a name="5452"><span class="lineNum">    5452 </span><span class="lineNoCov">          0 :                 podn_dpm_table_in_backend = &amp;data-&gt;odn_dpm_table.odn_memory_clock_dpm_levels;</span></a>
<a name="5453"><span class="lineNum">    5453 </span><span class="lineNoCov">          0 :                 podn_vdd_dep_in_backend = &amp;data-&gt;odn_dpm_table.vdd_dependency_on_mclk;</span></a>
<a name="5454"><span class="lineNum">    5454 </span>            : </a>
<a name="5455"><span class="lineNum">    5455 </span><span class="lineNoCov">          0 :                 PP_ASSERT_WITH_CODE((podn_dpm_table_in_backend &amp;&amp; podn_vdd_dep_in_backend),</span></a>
<a name="5456"><span class="lineNum">    5456 </span>            :                         &quot;Failed to get ODN MCLK and Voltage tables&quot;,</a>
<a name="5457"><span class="lineNum">    5457 </span>            :                         return -EINVAL);</a>
<a name="5458"><span class="lineNum">    5458 </span><span class="lineNoCov">          0 :         } else if (PP_OD_RESTORE_DEFAULT_TABLE == type) {</span></a>
<a name="5459"><span class="lineNum">    5459 </span><span class="lineNoCov">          0 :                 smu7_odn_initial_default_setting(hwmgr);</span></a>
<a name="5460"><span class="lineNum">    5460 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="5461"><span class="lineNum">    5461 </span><span class="lineNoCov">          0 :         } else if (PP_OD_COMMIT_DPM_TABLE == type) {</span></a>
<a name="5462"><span class="lineNum">    5462 </span><span class="lineNoCov">          0 :                 smu7_check_dpm_table_updated(hwmgr);</span></a>
<a name="5463"><span class="lineNum">    5463 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="5464"><span class="lineNum">    5464 </span>            :         } else {</a>
<a name="5465"><span class="lineNum">    5465 </span>            :                 return -EINVAL;</a>
<a name="5466"><span class="lineNum">    5466 </span>            :         }</a>
<a name="5467"><span class="lineNum">    5467 </span>            : </a>
<a name="5468"><span class="lineNum">    5468 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; size; i += 3) {</span></a>
<a name="5469"><span class="lineNum">    5469 </span><span class="lineNoCov">          0 :                 if (i + 3 &gt; size || input[i] &gt;= podn_dpm_table_in_backend-&gt;num_of_pl) {</span></a>
<a name="5470"><span class="lineNum">    5470 </span><span class="lineNoCov">          0 :                         pr_info(&quot;invalid clock voltage input \n&quot;);</span></a>
<a name="5471"><span class="lineNum">    5471 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="5472"><span class="lineNum">    5472 </span>            :                 }</a>
<a name="5473"><span class="lineNum">    5473 </span><span class="lineNoCov">          0 :                 input_level = input[i];</span></a>
<a name="5474"><span class="lineNum">    5474 </span><span class="lineNoCov">          0 :                 input_clk = input[i+1] * 100;</span></a>
<a name="5475"><span class="lineNum">    5475 </span><span class="lineNoCov">          0 :                 input_vol = input[i+2];</span></a>
<a name="5476"><span class="lineNum">    5476 </span>            : </a>
<a name="5477"><span class="lineNum">    5477 </span><span class="lineNoCov">          0 :                 if (smu7_check_clk_voltage_valid(hwmgr, type, input_clk, input_vol)) {</span></a>
<a name="5478"><span class="lineNum">    5478 </span><span class="lineNoCov">          0 :                         podn_dpm_table_in_backend-&gt;entries[input_level].clock = input_clk;</span></a>
<a name="5479"><span class="lineNum">    5479 </span><span class="lineNoCov">          0 :                         podn_vdd_dep_in_backend-&gt;entries[input_level].clk = input_clk;</span></a>
<a name="5480"><span class="lineNum">    5480 </span><span class="lineNoCov">          0 :                         podn_dpm_table_in_backend-&gt;entries[input_level].vddc = input_vol;</span></a>
<a name="5481"><span class="lineNum">    5481 </span><span class="lineNoCov">          0 :                         podn_vdd_dep_in_backend-&gt;entries[input_level].vddc = input_vol;</span></a>
<a name="5482"><span class="lineNum">    5482 </span><span class="lineNoCov">          0 :                         podn_vdd_dep_in_backend-&gt;entries[input_level].vddgfx = input_vol;</span></a>
<a name="5483"><span class="lineNum">    5483 </span>            :                 } else {</a>
<a name="5484"><span class="lineNum">    5484 </span>            :                         return -EINVAL;</a>
<a name="5485"><span class="lineNum">    5485 </span>            :                 }</a>
<a name="5486"><span class="lineNum">    5486 </span>            :         }</a>
<a name="5487"><span class="lineNum">    5487 </span>            : </a>
<a name="5488"><span class="lineNum">    5488 </span>            :         return 0;</a>
<a name="5489"><span class="lineNum">    5489 </span>            : }</a>
<a name="5490"><span class="lineNum">    5490 </span>            : </a>
<a name="5491"><span class="lineNum">    5491 </span><span class="lineNoCov">          0 : static int smu7_get_power_profile_mode(struct pp_hwmgr *hwmgr, char *buf)</span></a>
<a name="5492"><span class="lineNum">    5492 </span>            : {</a>
<a name="5493"><span class="lineNum">    5493 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5494"><span class="lineNum">    5494 </span><span class="lineNoCov">          0 :         uint32_t i, size = 0;</span></a>
<a name="5495"><span class="lineNum">    5495 </span>            :         uint32_t len;</a>
<a name="5496"><span class="lineNum">    5496 </span>            : </a>
<a name="5497"><span class="lineNum">    5497 </span>            :         static const char *title[8] = {&quot;NUM&quot;,</a>
<a name="5498"><span class="lineNum">    5498 </span>            :                         &quot;MODE_NAME&quot;,</a>
<a name="5499"><span class="lineNum">    5499 </span>            :                         &quot;SCLK_UP_HYST&quot;,</a>
<a name="5500"><span class="lineNum">    5500 </span>            :                         &quot;SCLK_DOWN_HYST&quot;,</a>
<a name="5501"><span class="lineNum">    5501 </span>            :                         &quot;SCLK_ACTIVE_LEVEL&quot;,</a>
<a name="5502"><span class="lineNum">    5502 </span>            :                         &quot;MCLK_UP_HYST&quot;,</a>
<a name="5503"><span class="lineNum">    5503 </span>            :                         &quot;MCLK_DOWN_HYST&quot;,</a>
<a name="5504"><span class="lineNum">    5504 </span>            :                         &quot;MCLK_ACTIVE_LEVEL&quot;};</a>
<a name="5505"><span class="lineNum">    5505 </span>            : </a>
<a name="5506"><span class="lineNum">    5506 </span><span class="lineNoCov">          0 :         if (!buf)</span></a>
<a name="5507"><span class="lineNum">    5507 </span>            :                 return -EINVAL;</a>
<a name="5508"><span class="lineNum">    5508 </span>            : </a>
<a name="5509"><span class="lineNum">    5509 </span><span class="lineNoCov">          0 :         phm_get_sysfs_buf(&amp;buf, &amp;size);</span></a>
<a name="5510"><span class="lineNum">    5510 </span>            : </a>
<a name="5511"><span class="lineNum">    5511 </span><span class="lineNoCov">          0 :         size += sysfs_emit_at(buf, size, &quot;%s %16s %16s %16s %16s %16s %16s %16s\n&quot;,</span></a>
<a name="5512"><span class="lineNum">    5512 </span>            :                         title[0], title[1], title[2], title[3],</a>
<a name="5513"><span class="lineNum">    5513 </span>            :                         title[4], title[5], title[6], title[7]);</a>
<a name="5514"><span class="lineNum">    5514 </span>            : </a>
<a name="5515"><span class="lineNum">    5515 </span><span class="lineNoCov">          0 :         len = ARRAY_SIZE(smu7_profiling);</span></a>
<a name="5516"><span class="lineNum">    5516 </span>            : </a>
<a name="5517"><span class="lineNum">    5517 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; len; i++) {</span></a>
<a name="5518"><span class="lineNum">    5518 </span><span class="lineNoCov">          0 :                 if (i == hwmgr-&gt;power_profile_mode) {</span></a>
<a name="5519"><span class="lineNum">    5519 </span><span class="lineNoCov">          0 :                         size += sysfs_emit_at(buf, size, &quot;%3d %14s %s: %8d %16d %16d %16d %16d %16d\n&quot;,</span></a>
<a name="5520"><span class="lineNum">    5520 </span>            :                         i, amdgpu_pp_profile_name[i], &quot;*&quot;,</a>
<a name="5521"><span class="lineNum">    5521 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.sclk_up_hyst,</span></a>
<a name="5522"><span class="lineNum">    5522 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.sclk_down_hyst,</span></a>
<a name="5523"><span class="lineNum">    5523 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.sclk_activity,</span></a>
<a name="5524"><span class="lineNum">    5524 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_up_hyst,</span></a>
<a name="5525"><span class="lineNum">    5525 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_down_hyst,</span></a>
<a name="5526"><span class="lineNum">    5526 </span><span class="lineNoCov">          0 :                         data-&gt;current_profile_setting.mclk_activity);</span></a>
<a name="5527"><span class="lineNum">    5527 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="5528"><span class="lineNum">    5528 </span>            :                 }</a>
<a name="5529"><span class="lineNum">    5529 </span><span class="lineNoCov">          0 :                 if (smu7_profiling[i].bupdate_sclk)</span></a>
<a name="5530"><span class="lineNum">    5530 </span><span class="lineNoCov">          0 :                         size += sysfs_emit_at(buf, size, &quot;%3d %16s: %8d %16d %16d &quot;,</span></a>
<a name="5531"><span class="lineNum">    5531 </span><span class="lineNoCov">          0 :                         i, amdgpu_pp_profile_name[i], smu7_profiling[i].sclk_up_hyst,</span></a>
<a name="5532"><span class="lineNum">    5532 </span><span class="lineNoCov">          0 :                         smu7_profiling[i].sclk_down_hyst,</span></a>
<a name="5533"><span class="lineNum">    5533 </span><span class="lineNoCov">          0 :                         smu7_profiling[i].sclk_activity);</span></a>
<a name="5534"><span class="lineNum">    5534 </span>            :                 else</a>
<a name="5535"><span class="lineNum">    5535 </span><span class="lineNoCov">          0 :                         size += sysfs_emit_at(buf, size, &quot;%3d %16s: %8s %16s %16s &quot;,</span></a>
<a name="5536"><span class="lineNum">    5536 </span>            :                         i, amdgpu_pp_profile_name[i], &quot;-&quot;, &quot;-&quot;, &quot;-&quot;);</a>
<a name="5537"><span class="lineNum">    5537 </span>            : </a>
<a name="5538"><span class="lineNum">    5538 </span><span class="lineNoCov">          0 :                 if (smu7_profiling[i].bupdate_mclk)</span></a>
<a name="5539"><span class="lineNum">    5539 </span><span class="lineNoCov">          0 :                         size += sysfs_emit_at(buf, size, &quot;%16d %16d %16d\n&quot;,</span></a>
<a name="5540"><span class="lineNum">    5540 </span><span class="lineNoCov">          0 :                         smu7_profiling[i].mclk_up_hyst,</span></a>
<a name="5541"><span class="lineNum">    5541 </span><span class="lineNoCov">          0 :                         smu7_profiling[i].mclk_down_hyst,</span></a>
<a name="5542"><span class="lineNum">    5542 </span><span class="lineNoCov">          0 :                         smu7_profiling[i].mclk_activity);</span></a>
<a name="5543"><span class="lineNum">    5543 </span>            :                 else</a>
<a name="5544"><span class="lineNum">    5544 </span><span class="lineNoCov">          0 :                         size += sysfs_emit_at(buf, size, &quot;%16s %16s %16s\n&quot;,</span></a>
<a name="5545"><span class="lineNum">    5545 </span>            :                         &quot;-&quot;, &quot;-&quot;, &quot;-&quot;);</a>
<a name="5546"><span class="lineNum">    5546 </span>            :         }</a>
<a name="5547"><span class="lineNum">    5547 </span>            : </a>
<a name="5548"><span class="lineNum">    5548 </span><span class="lineNoCov">          0 :         return size;</span></a>
<a name="5549"><span class="lineNum">    5549 </span>            : }</a>
<a name="5550"><span class="lineNum">    5550 </span>            : </a>
<a name="5551"><span class="lineNum">    5551 </span><span class="lineNoCov">          0 : static void smu7_patch_compute_profile_mode(struct pp_hwmgr *hwmgr,</span></a>
<a name="5552"><span class="lineNum">    5552 </span>            :                                         enum PP_SMC_POWER_PROFILE requst)</a>
<a name="5553"><span class="lineNum">    5553 </span>            : {</a>
<a name="5554"><span class="lineNum">    5554 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5555"><span class="lineNum">    5555 </span>            :         uint32_t tmp, level;</a>
<a name="5556"><span class="lineNum">    5556 </span>            : </a>
<a name="5557"><span class="lineNum">    5557 </span><span class="lineNoCov">          0 :         if (requst == PP_SMC_POWER_PROFILE_COMPUTE) {</span></a>
<a name="5558"><span class="lineNum">    5558 </span><span class="lineNoCov">          0 :                 if (data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask) {</span></a>
<a name="5559"><span class="lineNum">    5559 </span>            :                         level = 0;</a>
<a name="5560"><span class="lineNum">    5560 </span>            :                         tmp = data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask;</a>
<a name="5561"><span class="lineNum">    5561 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span></a>
<a name="5562"><span class="lineNum">    5562 </span><span class="lineNoCov">          0 :                                 level++;</span></a>
<a name="5563"><span class="lineNum">    5563 </span><span class="lineNoCov">          0 :                         if (level &gt; 0)</span></a>
<a name="5564"><span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                                 smu7_force_clock_level(hwmgr, PP_SCLK, 3 &lt;&lt; (level-1));</span></a>
<a name="5565"><span class="lineNum">    5565 </span>            :                 }</a>
<a name="5566"><span class="lineNum">    5566 </span><span class="lineNoCov">          0 :         } else if (hwmgr-&gt;power_profile_mode == PP_SMC_POWER_PROFILE_COMPUTE) {</span></a>
<a name="5567"><span class="lineNum">    5567 </span><span class="lineNoCov">          0 :                 smu7_force_clock_level(hwmgr, PP_SCLK, data-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask);</span></a>
<a name="5568"><span class="lineNum">    5568 </span>            :         }</a>
<a name="5569"><span class="lineNum">    5569 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5570"><span class="lineNum">    5570 </span>            : </a>
<a name="5571"><span class="lineNum">    5571 </span><span class="lineNoCov">          0 : static int smu7_set_power_profile_mode(struct pp_hwmgr *hwmgr, long *input, uint32_t size)</span></a>
<a name="5572"><span class="lineNum">    5572 </span>            : {</a>
<a name="5573"><span class="lineNum">    5573 </span><span class="lineNoCov">          0 :         struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr-&gt;backend);</span></a>
<a name="5574"><span class="lineNum">    5574 </span>            :         struct profile_mode_setting tmp;</a>
<a name="5575"><span class="lineNum">    5575 </span>            :         enum PP_SMC_POWER_PROFILE mode;</a>
<a name="5576"><span class="lineNum">    5576 </span>            : </a>
<a name="5577"><span class="lineNum">    5577 </span><span class="lineNoCov">          0 :         if (input == NULL)</span></a>
<a name="5578"><span class="lineNum">    5578 </span>            :                 return -EINVAL;</a>
<a name="5579"><span class="lineNum">    5579 </span>            : </a>
<a name="5580"><span class="lineNum">    5580 </span><span class="lineNoCov">          0 :         mode = input[size];</span></a>
<a name="5581"><span class="lineNum">    5581 </span><span class="lineNoCov">          0 :         switch (mode) {</span></a>
<a name="5582"><span class="lineNum">    5582 </span>            :         case PP_SMC_POWER_PROFILE_CUSTOM:</a>
<a name="5583"><span class="lineNum">    5583 </span><span class="lineNoCov">          0 :                 if (size &lt; 8 &amp;&amp; size != 0)</span></a>
<a name="5584"><span class="lineNum">    5584 </span>            :                         return -EINVAL;</a>
<a name="5585"><span class="lineNum">    5585 </span>            :                 /* If only CUSTOM is passed in, use the saved values. Check</a>
<a name="5586"><span class="lineNum">    5586 </span>            :                  * that we actually have a CUSTOM profile by ensuring that</a>
<a name="5587"><span class="lineNum">    5587 </span>            :                  * the &quot;use sclk&quot; or the &quot;use mclk&quot; bits are set</a>
<a name="5588"><span class="lineNum">    5588 </span>            :                  */</a>
<a name="5589"><span class="lineNum">    5589 </span><span class="lineNoCov">          0 :                 tmp = smu7_profiling[PP_SMC_POWER_PROFILE_CUSTOM];</span></a>
<a name="5590"><span class="lineNum">    5590 </span><span class="lineNoCov">          0 :                 if (size == 0) {</span></a>
<a name="5591"><span class="lineNum">    5591 </span><span class="lineNoCov">          0 :                         if (tmp.bupdate_sclk == 0 &amp;&amp; tmp.bupdate_mclk == 0)</span></a>
<a name="5592"><span class="lineNum">    5592 </span>            :                                 return -EINVAL;</a>
<a name="5593"><span class="lineNum">    5593 </span>            :                 } else {</a>
<a name="5594"><span class="lineNum">    5594 </span><span class="lineNoCov">          0 :                         tmp.bupdate_sclk = input[0];</span></a>
<a name="5595"><span class="lineNum">    5595 </span><span class="lineNoCov">          0 :                         tmp.sclk_up_hyst = input[1];</span></a>
<a name="5596"><span class="lineNum">    5596 </span><span class="lineNoCov">          0 :                         tmp.sclk_down_hyst = input[2];</span></a>
<a name="5597"><span class="lineNum">    5597 </span><span class="lineNoCov">          0 :                         tmp.sclk_activity = input[3];</span></a>
<a name="5598"><span class="lineNum">    5598 </span><span class="lineNoCov">          0 :                         tmp.bupdate_mclk = input[4];</span></a>
<a name="5599"><span class="lineNum">    5599 </span><span class="lineNoCov">          0 :                         tmp.mclk_up_hyst = input[5];</span></a>
<a name="5600"><span class="lineNum">    5600 </span><span class="lineNoCov">          0 :                         tmp.mclk_down_hyst = input[6];</span></a>
<a name="5601"><span class="lineNum">    5601 </span><span class="lineNoCov">          0 :                         tmp.mclk_activity = input[7];</span></a>
<a name="5602"><span class="lineNum">    5602 </span><span class="lineNoCov">          0 :                         smu7_profiling[PP_SMC_POWER_PROFILE_CUSTOM] = tmp;</span></a>
<a name="5603"><span class="lineNum">    5603 </span>            :                 }</a>
<a name="5604"><span class="lineNum">    5604 </span><span class="lineNoCov">          0 :                 if (!smum_update_dpm_settings(hwmgr, &amp;tmp)) {</span></a>
<a name="5605"><span class="lineNum">    5605 </span><span class="lineNoCov">          0 :                         memcpy(&amp;data-&gt;current_profile_setting, &amp;tmp, sizeof(struct profile_mode_setting));</span></a>
<a name="5606"><span class="lineNum">    5606 </span><span class="lineNoCov">          0 :                         hwmgr-&gt;power_profile_mode = mode;</span></a>
<a name="5607"><span class="lineNum">    5607 </span>            :                 }</a>
<a name="5608"><span class="lineNum">    5608 </span>            :                 break;</a>
<a name="5609"><span class="lineNum">    5609 </span>            :         case PP_SMC_POWER_PROFILE_FULLSCREEN3D:</a>
<a name="5610"><span class="lineNum">    5610 </span>            :         case PP_SMC_POWER_PROFILE_POWERSAVING:</a>
<a name="5611"><span class="lineNum">    5611 </span>            :         case PP_SMC_POWER_PROFILE_VIDEO:</a>
<a name="5612"><span class="lineNum">    5612 </span>            :         case PP_SMC_POWER_PROFILE_VR:</a>
<a name="5613"><span class="lineNum">    5613 </span>            :         case PP_SMC_POWER_PROFILE_COMPUTE:</a>
<a name="5614"><span class="lineNum">    5614 </span><span class="lineNoCov">          0 :                 if (mode == hwmgr-&gt;power_profile_mode)</span></a>
<a name="5615"><span class="lineNum">    5615 </span>            :                         return 0;</a>
<a name="5616"><span class="lineNum">    5616 </span>            : </a>
<a name="5617"><span class="lineNum">    5617 </span><span class="lineNoCov">          0 :                 memcpy(&amp;tmp, &amp;smu7_profiling[mode], sizeof(struct profile_mode_setting));</span></a>
<a name="5618"><span class="lineNum">    5618 </span><span class="lineNoCov">          0 :                 if (!smum_update_dpm_settings(hwmgr, &amp;tmp)) {</span></a>
<a name="5619"><span class="lineNum">    5619 </span><span class="lineNoCov">          0 :                         if (tmp.bupdate_sclk) {</span></a>
<a name="5620"><span class="lineNum">    5620 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.bupdate_sclk = tmp.bupdate_sclk;</span></a>
<a name="5621"><span class="lineNum">    5621 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.sclk_up_hyst = tmp.sclk_up_hyst;</span></a>
<a name="5622"><span class="lineNum">    5622 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.sclk_down_hyst = tmp.sclk_down_hyst;</span></a>
<a name="5623"><span class="lineNum">    5623 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.sclk_activity = tmp.sclk_activity;</span></a>
<a name="5624"><span class="lineNum">    5624 </span>            :                         }</a>
<a name="5625"><span class="lineNum">    5625 </span><span class="lineNoCov">          0 :                         if (tmp.bupdate_mclk) {</span></a>
<a name="5626"><span class="lineNum">    5626 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.bupdate_mclk = tmp.bupdate_mclk;</span></a>
<a name="5627"><span class="lineNum">    5627 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.mclk_up_hyst = tmp.mclk_up_hyst;</span></a>
<a name="5628"><span class="lineNum">    5628 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.mclk_down_hyst = tmp.mclk_down_hyst;</span></a>
<a name="5629"><span class="lineNum">    5629 </span><span class="lineNoCov">          0 :                                 data-&gt;current_profile_setting.mclk_activity = tmp.mclk_activity;</span></a>
<a name="5630"><span class="lineNum">    5630 </span>            :                         }</a>
<a name="5631"><span class="lineNum">    5631 </span><span class="lineNoCov">          0 :                         smu7_patch_compute_profile_mode(hwmgr, mode);</span></a>
<a name="5632"><span class="lineNum">    5632 </span><span class="lineNoCov">          0 :                         hwmgr-&gt;power_profile_mode = mode;</span></a>
<a name="5633"><span class="lineNum">    5633 </span>            :                 }</a>
<a name="5634"><span class="lineNum">    5634 </span>            :                 break;</a>
<a name="5635"><span class="lineNum">    5635 </span>            :         default:</a>
<a name="5636"><span class="lineNum">    5636 </span>            :                 return -EINVAL;</a>
<a name="5637"><span class="lineNum">    5637 </span>            :         }</a>
<a name="5638"><span class="lineNum">    5638 </span>            : </a>
<a name="5639"><span class="lineNum">    5639 </span>            :         return 0;</a>
<a name="5640"><span class="lineNum">    5640 </span>            : }</a>
<a name="5641"><span class="lineNum">    5641 </span>            : </a>
<a name="5642"><span class="lineNum">    5642 </span><span class="lineNoCov">          0 : static int smu7_get_performance_level(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state,</span></a>
<a name="5643"><span class="lineNum">    5643 </span>            :                                 PHM_PerformanceLevelDesignation designation, uint32_t index,</a>
<a name="5644"><span class="lineNum">    5644 </span>            :                                 PHM_PerformanceLevel *level)</a>
<a name="5645"><span class="lineNum">    5645 </span>            : {</a>
<a name="5646"><span class="lineNum">    5646 </span>            :         const struct smu7_power_state *ps;</a>
<a name="5647"><span class="lineNum">    5647 </span>            :         uint32_t i;</a>
<a name="5648"><span class="lineNum">    5648 </span>            : </a>
<a name="5649"><span class="lineNum">    5649 </span><span class="lineNoCov">          0 :         if (level == NULL || hwmgr == NULL || state == NULL)</span></a>
<a name="5650"><span class="lineNum">    5650 </span>            :                 return -EINVAL;</a>
<a name="5651"><span class="lineNum">    5651 </span>            : </a>
<a name="5652"><span class="lineNum">    5652 </span><span class="lineNoCov">          0 :         ps = cast_const_phw_smu7_power_state(state);</span></a>
<a name="5653"><span class="lineNum">    5653 </span>            : </a>
<a name="5654"><span class="lineNum">    5654 </span><span class="lineNoCov">          0 :         i = index &gt; ps-&gt;performance_level_count - 1 ?</span></a>
<a name="5655"><span class="lineNum">    5655 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_level_count - 1 : index;</span></a>
<a name="5656"><span class="lineNum">    5656 </span>            : </a>
<a name="5657"><span class="lineNum">    5657 </span><span class="lineNoCov">          0 :         level-&gt;coreClock = ps-&gt;performance_levels[i].engine_clock;</span></a>
<a name="5658"><span class="lineNum">    5658 </span><span class="lineNoCov">          0 :         level-&gt;memory_clock = ps-&gt;performance_levels[i].memory_clock;</span></a>
<a name="5659"><span class="lineNum">    5659 </span>            : </a>
<a name="5660"><span class="lineNum">    5660 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5661"><span class="lineNum">    5661 </span>            : }</a>
<a name="5662"><span class="lineNum">    5662 </span>            : </a>
<a name="5663"><span class="lineNum">    5663 </span><span class="lineNoCov">          0 : static int smu7_power_off_asic(struct pp_hwmgr *hwmgr)</span></a>
<a name="5664"><span class="lineNum">    5664 </span>            : {</a>
<a name="5665"><span class="lineNum">    5665 </span>            :         int result;</a>
<a name="5666"><span class="lineNum">    5666 </span>            : </a>
<a name="5667"><span class="lineNum">    5667 </span><span class="lineNoCov">          0 :         result = smu7_disable_dpm_tasks(hwmgr);</span></a>
<a name="5668"><span class="lineNum">    5668 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((0 == result),</span></a>
<a name="5669"><span class="lineNum">    5669 </span>            :                         &quot;[disable_dpm_tasks] Failed to disable DPM!&quot;,</a>
<a name="5670"><span class="lineNum">    5670 </span>            :                         );</a>
<a name="5671"><span class="lineNum">    5671 </span>            : </a>
<a name="5672"><span class="lineNum">    5672 </span><span class="lineNoCov">          0 :         return result;</span></a>
<a name="5673"><span class="lineNum">    5673 </span>            : }</a>
<a name="5674"><span class="lineNum">    5674 </span>            : </a>
<a name="5675"><span class="lineNum">    5675 </span>            : static const struct pp_hwmgr_func smu7_hwmgr_funcs = {</a>
<a name="5676"><span class="lineNum">    5676 </span>            :         .backend_init = &amp;smu7_hwmgr_backend_init,</a>
<a name="5677"><span class="lineNum">    5677 </span>            :         .backend_fini = &amp;smu7_hwmgr_backend_fini,</a>
<a name="5678"><span class="lineNum">    5678 </span>            :         .asic_setup = &amp;smu7_setup_asic_task,</a>
<a name="5679"><span class="lineNum">    5679 </span>            :         .dynamic_state_management_enable = &amp;smu7_enable_dpm_tasks,</a>
<a name="5680"><span class="lineNum">    5680 </span>            :         .apply_state_adjust_rules = smu7_apply_state_adjust_rules,</a>
<a name="5681"><span class="lineNum">    5681 </span>            :         .force_dpm_level = &amp;smu7_force_dpm_level,</a>
<a name="5682"><span class="lineNum">    5682 </span>            :         .power_state_set = smu7_set_power_state_tasks,</a>
<a name="5683"><span class="lineNum">    5683 </span>            :         .get_power_state_size = smu7_get_power_state_size,</a>
<a name="5684"><span class="lineNum">    5684 </span>            :         .get_mclk = smu7_dpm_get_mclk,</a>
<a name="5685"><span class="lineNum">    5685 </span>            :         .get_sclk = smu7_dpm_get_sclk,</a>
<a name="5686"><span class="lineNum">    5686 </span>            :         .patch_boot_state = smu7_dpm_patch_boot_state,</a>
<a name="5687"><span class="lineNum">    5687 </span>            :         .get_pp_table_entry = smu7_get_pp_table_entry,</a>
<a name="5688"><span class="lineNum">    5688 </span>            :         .get_num_of_pp_table_entries = smu7_get_number_of_powerplay_table_entries,</a>
<a name="5689"><span class="lineNum">    5689 </span>            :         .powerdown_uvd = smu7_powerdown_uvd,</a>
<a name="5690"><span class="lineNum">    5690 </span>            :         .powergate_uvd = smu7_powergate_uvd,</a>
<a name="5691"><span class="lineNum">    5691 </span>            :         .powergate_vce = smu7_powergate_vce,</a>
<a name="5692"><span class="lineNum">    5692 </span>            :         .disable_clock_power_gating = smu7_disable_clock_power_gating,</a>
<a name="5693"><span class="lineNum">    5693 </span>            :         .update_clock_gatings = smu7_update_clock_gatings,</a>
<a name="5694"><span class="lineNum">    5694 </span>            :         .notify_smc_display_config_after_ps_adjustment = smu7_notify_smc_display_config_after_ps_adjustment,</a>
<a name="5695"><span class="lineNum">    5695 </span>            :         .display_config_changed = smu7_display_configuration_changed_task,</a>
<a name="5696"><span class="lineNum">    5696 </span>            :         .set_max_fan_pwm_output = smu7_set_max_fan_pwm_output,</a>
<a name="5697"><span class="lineNum">    5697 </span>            :         .set_max_fan_rpm_output = smu7_set_max_fan_rpm_output,</a>
<a name="5698"><span class="lineNum">    5698 </span>            :         .stop_thermal_controller = smu7_thermal_stop_thermal_controller,</a>
<a name="5699"><span class="lineNum">    5699 </span>            :         .get_fan_speed_info = smu7_fan_ctrl_get_fan_speed_info,</a>
<a name="5700"><span class="lineNum">    5700 </span>            :         .get_fan_speed_pwm = smu7_fan_ctrl_get_fan_speed_pwm,</a>
<a name="5701"><span class="lineNum">    5701 </span>            :         .set_fan_speed_pwm = smu7_fan_ctrl_set_fan_speed_pwm,</a>
<a name="5702"><span class="lineNum">    5702 </span>            :         .reset_fan_speed_to_default = smu7_fan_ctrl_reset_fan_speed_to_default,</a>
<a name="5703"><span class="lineNum">    5703 </span>            :         .get_fan_speed_rpm = smu7_fan_ctrl_get_fan_speed_rpm,</a>
<a name="5704"><span class="lineNum">    5704 </span>            :         .set_fan_speed_rpm = smu7_fan_ctrl_set_fan_speed_rpm,</a>
<a name="5705"><span class="lineNum">    5705 </span>            :         .uninitialize_thermal_controller = smu7_thermal_ctrl_uninitialize_thermal_controller,</a>
<a name="5706"><span class="lineNum">    5706 </span>            :         .register_irq_handlers = smu7_register_irq_handlers,</a>
<a name="5707"><span class="lineNum">    5707 </span>            :         .check_smc_update_required_for_display_configuration = smu7_check_smc_update_required_for_display_configuration,</a>
<a name="5708"><span class="lineNum">    5708 </span>            :         .check_states_equal = smu7_check_states_equal,</a>
<a name="5709"><span class="lineNum">    5709 </span>            :         .set_fan_control_mode = smu7_set_fan_control_mode,</a>
<a name="5710"><span class="lineNum">    5710 </span>            :         .get_fan_control_mode = smu7_get_fan_control_mode,</a>
<a name="5711"><span class="lineNum">    5711 </span>            :         .force_clock_level = smu7_force_clock_level,</a>
<a name="5712"><span class="lineNum">    5712 </span>            :         .print_clock_levels = smu7_print_clock_levels,</a>
<a name="5713"><span class="lineNum">    5713 </span>            :         .powergate_gfx = smu7_powergate_gfx,</a>
<a name="5714"><span class="lineNum">    5714 </span>            :         .get_sclk_od = smu7_get_sclk_od,</a>
<a name="5715"><span class="lineNum">    5715 </span>            :         .set_sclk_od = smu7_set_sclk_od,</a>
<a name="5716"><span class="lineNum">    5716 </span>            :         .get_mclk_od = smu7_get_mclk_od,</a>
<a name="5717"><span class="lineNum">    5717 </span>            :         .set_mclk_od = smu7_set_mclk_od,</a>
<a name="5718"><span class="lineNum">    5718 </span>            :         .get_clock_by_type = smu7_get_clock_by_type,</a>
<a name="5719"><span class="lineNum">    5719 </span>            :         .get_clock_by_type_with_latency = smu7_get_clock_by_type_with_latency,</a>
<a name="5720"><span class="lineNum">    5720 </span>            :         .set_watermarks_for_clocks_ranges = smu7_set_watermarks_for_clocks_ranges,</a>
<a name="5721"><span class="lineNum">    5721 </span>            :         .read_sensor = smu7_read_sensor,</a>
<a name="5722"><span class="lineNum">    5722 </span>            :         .dynamic_state_management_disable = smu7_disable_dpm_tasks,</a>
<a name="5723"><span class="lineNum">    5723 </span>            :         .avfs_control = smu7_avfs_control,</a>
<a name="5724"><span class="lineNum">    5724 </span>            :         .disable_smc_firmware_ctf = smu7_thermal_disable_alert,</a>
<a name="5725"><span class="lineNum">    5725 </span>            :         .start_thermal_controller = smu7_start_thermal_controller,</a>
<a name="5726"><span class="lineNum">    5726 </span>            :         .notify_cac_buffer_info = smu7_notify_cac_buffer_info,</a>
<a name="5727"><span class="lineNum">    5727 </span>            :         .get_max_high_clocks = smu7_get_max_high_clocks,</a>
<a name="5728"><span class="lineNum">    5728 </span>            :         .get_thermal_temperature_range = smu7_get_thermal_temperature_range,</a>
<a name="5729"><span class="lineNum">    5729 </span>            :         .odn_edit_dpm_table = smu7_odn_edit_dpm_table,</a>
<a name="5730"><span class="lineNum">    5730 </span>            :         .set_power_limit = smu7_set_power_limit,</a>
<a name="5731"><span class="lineNum">    5731 </span>            :         .get_power_profile_mode = smu7_get_power_profile_mode,</a>
<a name="5732"><span class="lineNum">    5732 </span>            :         .set_power_profile_mode = smu7_set_power_profile_mode,</a>
<a name="5733"><span class="lineNum">    5733 </span>            :         .get_performance_level = smu7_get_performance_level,</a>
<a name="5734"><span class="lineNum">    5734 </span>            :         .get_asic_baco_capability = smu7_baco_get_capability,</a>
<a name="5735"><span class="lineNum">    5735 </span>            :         .get_asic_baco_state = smu7_baco_get_state,</a>
<a name="5736"><span class="lineNum">    5736 </span>            :         .set_asic_baco_state = smu7_baco_set_state,</a>
<a name="5737"><span class="lineNum">    5737 </span>            :         .power_off_asic = smu7_power_off_asic,</a>
<a name="5738"><span class="lineNum">    5738 </span>            : };</a>
<a name="5739"><span class="lineNum">    5739 </span>            : </a>
<a name="5740"><span class="lineNum">    5740 </span><span class="lineNoCov">          0 : uint8_t smu7_get_sleep_divider_id_from_clock(uint32_t clock,</span></a>
<a name="5741"><span class="lineNum">    5741 </span>            :                 uint32_t clock_insr)</a>
<a name="5742"><span class="lineNum">    5742 </span>            : {</a>
<a name="5743"><span class="lineNum">    5743 </span>            :         uint8_t i;</a>
<a name="5744"><span class="lineNum">    5744 </span>            :         uint32_t temp;</a>
<a name="5745"><span class="lineNum">    5745 </span><span class="lineNoCov">          0 :         uint32_t min = max(clock_insr, (uint32_t)SMU7_MINIMUM_ENGINE_CLOCK);</span></a>
<a name="5746"><span class="lineNum">    5746 </span>            : </a>
<a name="5747"><span class="lineNum">    5747 </span><span class="lineNoCov">          0 :         PP_ASSERT_WITH_CODE((clock &gt;= min), &quot;Engine clock can't satisfy stutter requirement!&quot;, return 0);</span></a>
<a name="5748"><span class="lineNum">    5748 </span><span class="lineNoCov">          0 :         for (i = SMU7_MAX_DEEPSLEEP_DIVIDER_ID;  ; i--) {</span></a>
<a name="5749"><span class="lineNum">    5749 </span><span class="lineNoCov">          0 :                 temp = clock &gt;&gt; i;</span></a>
<a name="5750"><span class="lineNum">    5750 </span>            : </a>
<a name="5751"><span class="lineNum">    5751 </span><span class="lineNoCov">          0 :                 if (temp &gt;= min || i == 0)</span></a>
<a name="5752"><span class="lineNum">    5752 </span>            :                         break;</a>
<a name="5753"><span class="lineNum">    5753 </span>            :         }</a>
<a name="5754"><span class="lineNum">    5754 </span>            :         return i;</a>
<a name="5755"><span class="lineNum">    5755 </span>            : }</a>
<a name="5756"><span class="lineNum">    5756 </span>            : </a>
<a name="5757"><span class="lineNum">    5757 </span><span class="lineNoCov">          0 : int smu7_init_function_pointers(struct pp_hwmgr *hwmgr)</span></a>
<a name="5758"><span class="lineNum">    5758 </span>            : {</a>
<a name="5759"><span class="lineNum">    5759 </span><span class="lineNoCov">          0 :         hwmgr-&gt;hwmgr_func = &amp;smu7_hwmgr_funcs;</span></a>
<a name="5760"><span class="lineNum">    5760 </span><span class="lineNoCov">          0 :         if (hwmgr-&gt;pp_table_version == PP_TABLE_V0)</span></a>
<a name="5761"><span class="lineNum">    5761 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;pptable_func = &amp;pptable_funcs;</span></a>
<a name="5762"><span class="lineNum">    5762 </span><span class="lineNoCov">          0 :         else if (hwmgr-&gt;pp_table_version == PP_TABLE_V1)</span></a>
<a name="5763"><span class="lineNum">    5763 </span><span class="lineNoCov">          0 :                 hwmgr-&gt;pptable_func = &amp;pptable_v1_0_funcs;</span></a>
<a name="5764"><span class="lineNum">    5764 </span>            : </a>
<a name="5765"><span class="lineNum">    5765 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5766"><span class="lineNum">    5766 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
