```verilog
module adder_8bit (
    input [7:0] a,
    input [7:0] b,
    input Cin,
    output [7:0] y,
    output Co
    );

    assign y = a + b + Cin;
    assign Co = (a[7] & b[7]) | (a[7] & Cin) | (b[7] & Cin);

endmodule

module adder_16bit (
    input [15:0] a,
    input [15:0] b,
    input Cin,
    output [15:0] y,
    output Co
    );

    genvar i;
    generate
        for (i = 0; i < 2; i = i + 1) begin
            adder_8bit adder_inst(
                .a(a[8*i +: 8]),
                .b(b[8*i +: 8]),
                .Cin((i == 0) ? Cin : adder_inst.Co),
                .y(y[8*i +: 8]),
                .Co((i == 1) ? adder_inst.Co : Co)
            );
        end
    endgenerate

endmodule
```