<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="group__DEVICE__DW__I2S__INFO" kind="group">
    <compoundname>DEVICE_DW_I2S_INFO</compoundname>
    <title>DesignWare I2S Related Information</title>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="group__DEVICE__DW__I2S__INFO_1gae703cbe19e303471c9247f8bd16ccfb0" prot="public" static="no">
        <name>DW_I2S_CHANNEL</name>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gae703cbe19e303471c9247f8bd16ccfb0_1ggae703cbe19e303471c9247f8bd16ccfb0a0c98e53afc84991bdab403cf9015d4df" prot="public">
          <name>DW_I2S_CHANNEL0</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>I2S TX/RX channel 0 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gae703cbe19e303471c9247f8bd16ccfb0_1ggae703cbe19e303471c9247f8bd16ccfb0aa258a56ecf02c752d0b985e9b759c7b2" prot="public">
          <name>DW_I2S_CHANNEL1</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>I2S TX/RX channel 1 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gae703cbe19e303471c9247f8bd16ccfb0_1ggae703cbe19e303471c9247f8bd16ccfb0a0c97f61e9ce9e8cf5143e5b661e46832" prot="public">
          <name>DW_I2S_CHANNEL2</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>I2S TX/RX channel 2 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gae703cbe19e303471c9247f8bd16ccfb0_1ggae703cbe19e303471c9247f8bd16ccfb0a3554475e7d9398d3c1e001959a87d1ff" prot="public">
          <name>DW_I2S_CHANNEL3</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>I2S TX/RX channel 3 </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="72" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="72" bodyend="77"/>
      </memberdef>
      <memberdef kind="enum" id="group__DEVICE__DW__I2S__INFO_1gaad6c64cf8d8e6bcdaa54b701375e2c28" prot="public" static="no">
        <name>DW_I2S_WSS</name>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gaad6c64cf8d8e6bcdaa54b701375e2c28_1ggaad6c64cf8d8e6bcdaa54b701375e2c28a69c68159677511da3c4a3097b2f225a9" prot="public">
          <name>DW_I2S_WSS_16_CLK</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>16 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gaad6c64cf8d8e6bcdaa54b701375e2c28_1ggaad6c64cf8d8e6bcdaa54b701375e2c28ab2cbdfdf3777d3b2366832c43ee68a23" prot="public">
          <name>DW_I2S_WSS_24_CLK</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>24 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_gaad6c64cf8d8e6bcdaa54b701375e2c28_1ggaad6c64cf8d8e6bcdaa54b701375e2c28a469250c7fc43656c19100131a925be5a" prot="public">
          <name>DW_I2S_WSS_32_CLK</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>32 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="80" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="80" bodyend="84"/>
      </memberdef>
      <memberdef kind="enum" id="group__DEVICE__DW__I2S__INFO_1ga9c754a3373ec1b2a888f6b2134265778" prot="public" static="no">
        <name>DW_I2S_SCLKG</name>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_ga9c754a3373ec1b2a888f6b2134265778_1gga9c754a3373ec1b2a888f6b2134265778afd07cad3fc9f220ae113452fef361773" prot="public">
          <name>DW_I2S_SCLKG_NO</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>No clock gating </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_ga9c754a3373ec1b2a888f6b2134265778_1gga9c754a3373ec1b2a888f6b2134265778a631a7c96c4c48b3198c17cf2b76d1956" prot="public">
          <name>DW_I2S_SCLKG_12_CLK</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Gate after 12 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_ga9c754a3373ec1b2a888f6b2134265778_1gga9c754a3373ec1b2a888f6b2134265778a224357066d159cbebc678c9e8998b89e" prot="public">
          <name>DW_I2S_SCLKG_16_CLK</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Gate after 16 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_ga9c754a3373ec1b2a888f6b2134265778_1gga9c754a3373ec1b2a888f6b2134265778a6ce0829a1f067c7997b8695d37723624" prot="public">
          <name>DW_I2S_SCLKG_20_CLK</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Gate after 20 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group__DEVICE__DW__I2S__INFO_ga9c754a3373ec1b2a888f6b2134265778_1gga9c754a3373ec1b2a888f6b2134265778a8ffa48dcd7d93e4b6f57bdc145e8daed" prot="public">
          <name>DW_I2S_SCLKG_24_CLK</name>
          <initializer>= 4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Gate after 24 clock cycles </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="87" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="87" bodyend="93"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="define">
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga64cee01f968a2e7e0602070a834d1081" prot="public" static="no">
        <name>DW_I2S_MASTER_SUPPORTED</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Support Designware I2S Master Mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="61" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga733231eaf5720259904e95e8acd6d2ac" prot="public" static="no">
        <name>DW_I2S_SLAVE_SUPPORTED</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Support Designware I2S Slave Mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="62" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga0668610a0d5b514694b966e3ba63532a" prot="public" static="no">
        <name>DW_I2S_CHANNEL0_SUPPORTED</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Support Designware I2S TX/RX Channel 0 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="64" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1gac3a2072f116a09bc1b2f0bca0a80f3fc" prot="public" static="no">
        <name>DW_I2S_CHANNEL1_SUPPORTED</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Support Designware I2S TX/RX Channel 1 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="65" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga9b679c93d234d1ab4ad1fbac0ff771c9" prot="public" static="no">
        <name>DW_I2S_CHANNEL2_SUPPORTED</name>
        <initializer>(0x4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Support Designware I2S TX/RX Channel 2 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="66" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga7e88ab69f8194f7cd08ffdcceaa392bc" prot="public" static="no">
        <name>DW_I2S_CHANNEL3_SUPPORTED</name>
        <initializer>(0x8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Support Designware I2S TX/RX Channel 3 </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="67" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1gaf169634c64c0c6e2c39dc264878e8f1e" prot="public" static="no">
        <name>DW_I2S_DATA_LENGTH_16</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set the length of data 16 bits else 32 bits&gt; I2S TX/RX channel </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="69" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1gab418ad4c43f7619944f5792631697cba" prot="public" static="no">
        <name>DW_I2S_GINT_DISABLED</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DesignWare interrupt disabled for control I2S irq/fiq </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="95" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga988772f6e2c8fa7a45448e37b61b6e6e" prot="public" static="no">
        <name>DW_I2S_GINT_ENABLE</name>
        <initializer>(1 &lt;&lt; 0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DesignWare interrupt enabled for control I2S irq/fiq </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="96" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1gaf9bf324cb58c44f52ad55c13bdcc8451" prot="public" static="no">
        <name>DW_I2S_TXINT_ENABLE</name>
        <initializer>(1 &lt;&lt; 1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DesignWare interrupt enabled for control transmit process </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="97" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group__DEVICE__DW__I2S__INFO_1ga68f576a3b2ce71c67bc9608702d898c9" prot="public" static="no">
        <name>DW_I2S_RXINT_ENABLE</name>
        <initializer>(1 &lt;&lt; 2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DesignWare interrupt enabled for control transmit process </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" line="98" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/include/device/designware/dw_i2s.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Types and macro definitions for designware i2s. </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
