TimeQuest Timing Analyzer report for 2
Sun May 21 15:07:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Recovery: 'Clock'
 14. Slow Model Removal: 'Clock'
 15. Slow Model Minimum Pulse Width: 'Clock'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'Clock'
 28. Fast Model Hold: 'Clock'
 29. Fast Model Recovery: 'Clock'
 30. Fast Model Removal: 'Clock'
 31. Fast Model Minimum Pulse Width: 'Clock'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 2                                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20Q240C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 373.97 MHz ; 180.05 MHz      ; Clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.674 ; -37.796       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.749 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -0.914 ; -8.226        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 1.648 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.277 ; -156.369              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.674 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.714      ;
; -1.588 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.628      ;
; -1.535 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.575      ;
; -1.502 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.542      ;
; -1.449 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.489      ;
; -1.416 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.456      ;
; -1.401 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.441      ;
; -1.363 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.403      ;
; -1.330 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.370      ;
; -1.315 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.355      ;
; -1.277 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.317      ;
; -1.261 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.301      ;
; -1.244 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.284      ;
; -1.238 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.278      ;
; -1.229 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.269      ;
; -1.191 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.231      ;
; -1.175 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.215      ;
; -1.158 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.198      ;
; -1.152 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.192      ;
; -1.150 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.209      ;
; -1.143 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.183      ;
; -1.135 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.194      ;
; -1.129 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 2.190      ;
; -1.120 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 2.181      ;
; -1.118 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.177      ;
; -1.117 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.176      ;
; -1.113 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.172      ;
; -1.110 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 2.171      ;
; -1.108 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.167      ;
; -1.108 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 2.167      ;
; -1.107 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 2.168      ;
; -1.106 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 2.167      ;
; -1.105 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 2.166      ;
; -1.105 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.145      ;
; -1.089 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.129      ;
; -1.089 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.129      ;
; -1.068 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 2.125      ;
; -1.066 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.106      ;
; -1.058 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.098      ;
; -1.057 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.097      ;
; -1.050 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 2.107      ;
; -1.019 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.059      ;
; -1.003 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.043      ;
; -1.003 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.043      ;
; -0.980 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.020      ;
; -0.972 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.012      ;
; -0.971 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.011      ;
; -0.968 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.008      ;
; -0.926 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.966      ;
; -0.917 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.957      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.874      ;
; -0.768 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.825      ;
; -0.751 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 1.812      ;
; -0.742 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 1.803      ;
; -0.739 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.107      ; 1.800      ;
; -0.736 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.793      ;
; -0.732 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.789      ;
; -0.729 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 1.788      ;
; -0.727 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ; Clock        ; Clock       ; 1.000        ; 0.105      ; 1.786      ;
; -0.725 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.782      ;
; -0.719 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ; Clock        ; Clock       ; 1.000        ; 0.094      ; 1.767      ;
; -0.689 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ; Clock        ; Clock       ; 1.000        ; 0.098      ; 1.741      ;
; -0.500 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.540      ;
; -0.492 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.532      ;
; -0.492 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.532      ;
; -0.491 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.531      ;
; -0.447 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.487      ;
; -0.438 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.478      ;
; -0.430 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.470      ;
; -0.354 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.411      ;
; -0.343 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.400      ;
; -0.342 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.103      ; 1.399      ;
; -0.342 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ; Clock        ; Clock       ; 1.000        ; 0.096      ; 1.392      ;
; -0.015 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.055      ;
+--------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.749 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.055      ;
; 1.029 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.399      ;
; 1.029 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ; Clock        ; Clock       ; 0.000        ; 0.096      ; 1.392      ;
; 1.030 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.400      ;
; 1.041 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.411      ;
; 1.164 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.470      ;
; 1.172 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.478      ;
; 1.181 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.487      ;
; 1.225 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.532      ;
; 1.234 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.540      ;
; 1.376 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ; Clock        ; Clock       ; 0.000        ; 0.098      ; 1.741      ;
; 1.406 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ; Clock        ; Clock       ; 0.000        ; 0.094      ; 1.767      ;
; 1.412 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.782      ;
; 1.414 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 1.786      ;
; 1.416 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 1.788      ;
; 1.419 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.789      ;
; 1.423 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.793      ;
; 1.426 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 1.800      ;
; 1.429 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 1.803      ;
; 1.438 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 1.812      ;
; 1.455 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 1.825      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.568 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.874      ;
; 1.651 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.957      ;
; 1.660 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.966      ;
; 1.702 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.008      ;
; 1.705 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.012      ;
; 1.714 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.020      ;
; 1.737 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 2.107      ;
; 1.737 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.043      ;
; 1.753 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.059      ;
; 1.755 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.103      ; 2.125      ;
; 1.791 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.097      ;
; 1.792 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.166      ;
; 1.792 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.098      ;
; 1.793 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.167      ;
; 1.794 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.168      ;
; 1.795 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.167      ;
; 1.795 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.167      ;
; 1.797 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.171      ;
; 1.800 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.172      ;
; 1.800 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.106      ;
; 1.804 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.176      ;
; 1.805 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.177      ;
; 1.807 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.181      ;
; 1.816 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.190      ;
; 1.822 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.194      ;
; 1.823 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.129      ;
; 1.823 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.129      ;
; 1.837 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.209      ;
; 1.839 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.145      ;
; 1.877 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.183      ;
; 1.886 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.192      ;
; 1.892 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.198      ;
; 1.909 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.215      ;
; 1.925 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.231      ;
; 1.963 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.269      ;
; 1.972 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.278      ;
; 1.978 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.284      ;
; 1.995 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.301      ;
; 2.011 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.317      ;
; 2.049 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.355      ;
; 2.064 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.370      ;
; 2.097 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.403      ;
; 2.135 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.441      ;
; 2.150 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.456      ;
; 2.183 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.489      ;
; 2.236 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.542      ;
; 2.269 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.575      ;
; 2.322 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.628      ;
; 2.408 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.714      ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Clock'                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.954      ;
+--------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Clock'                                                                                                                                                       ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.954      ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; inst15                                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; inst15                                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; inst4                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; inst4                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; inst9                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; inst9                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 7.513 ; 7.513 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 7.121 ; 7.121 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 7.070 ; 7.070 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 7.513 ; 7.513 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 7.280 ; 7.280 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 7.272 ; 7.272 ; Rise       ; Clock           ;
;  Addr[5]  ; Clock      ; 7.188 ; 7.188 ; Rise       ; Clock           ;
;  Addr[6]  ; Clock      ; 2.997 ; 2.997 ; Rise       ; Clock           ;
;  Addr[7]  ; Clock      ; 3.195 ; 3.195 ; Rise       ; Clock           ;
; Data[*]   ; Clock      ; 5.077 ; 5.077 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 5.077 ; 5.077 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 4.494 ; 4.494 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 4.904 ; 4.904 ; Rise       ; Clock           ;
; ~IOW      ; Clock      ; 5.407 ; 5.407 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Addr[*]   ; Clock      ; -2.731 ; -2.731 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; -6.855 ; -6.855 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; -6.804 ; -6.804 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; -7.247 ; -7.247 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; -7.014 ; -7.014 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; -7.006 ; -7.006 ; Rise       ; Clock           ;
;  Addr[5]  ; Clock      ; -6.922 ; -6.922 ; Rise       ; Clock           ;
;  Addr[6]  ; Clock      ; -2.731 ; -2.731 ; Rise       ; Clock           ;
;  Addr[7]  ; Clock      ; -2.929 ; -2.929 ; Rise       ; Clock           ;
; Data[*]   ; Clock      ; -4.228 ; -4.228 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -4.811 ; -4.811 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -4.228 ; -4.228 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -4.638 ; -4.638 ; Rise       ; Clock           ;
; ~IOW      ; Clock      ; -5.104 ; -5.104 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 12.816 ; 12.816 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 12.305 ; 12.305 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 12.453 ; 12.453 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 12.839 ; 12.839 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 12.741 ; 12.741 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 12.863 ; 12.863 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 12.893 ; 12.893 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 12.476 ; 12.476 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 12.714 ; 12.714 ; Rise       ; Clock           ;
; p[*]      ; Clock      ; 9.534  ; 9.534  ; Rise       ; Clock           ;
;  p[0]     ; Clock      ; 8.831  ; 8.831  ; Rise       ; Clock           ;
;  p[1]     ; Clock      ; 8.126  ; 8.126  ; Rise       ; Clock           ;
;  p[2]     ; Clock      ; 8.119  ; 8.119  ; Rise       ; Clock           ;
;  p[3]     ; Clock      ; 8.832  ; 8.832  ; Rise       ; Clock           ;
;  p[4]     ; Clock      ; 8.098  ; 8.098  ; Rise       ; Clock           ;
;  p[5]     ; Clock      ; 8.136  ; 8.136  ; Rise       ; Clock           ;
;  p[6]     ; Clock      ; 9.534  ; 9.534  ; Rise       ; Clock           ;
;  p[7]     ; Clock      ; 8.455  ; 8.455  ; Rise       ; Clock           ;
;  p[8]     ; Clock      ; 7.736  ; 7.736  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; Clock      ; 12.305 ; 12.305 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 12.816 ; 12.816 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 12.305 ; 12.305 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 12.453 ; 12.453 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 12.839 ; 12.839 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 12.741 ; 12.741 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 12.863 ; 12.863 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 12.893 ; 12.893 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 12.476 ; 12.476 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 12.714 ; 12.714 ; Rise       ; Clock           ;
; p[*]      ; Clock      ; 7.736  ; 7.736  ; Rise       ; Clock           ;
;  p[0]     ; Clock      ; 8.831  ; 8.831  ; Rise       ; Clock           ;
;  p[1]     ; Clock      ; 8.126  ; 8.126  ; Rise       ; Clock           ;
;  p[2]     ; Clock      ; 8.119  ; 8.119  ; Rise       ; Clock           ;
;  p[3]     ; Clock      ; 8.832  ; 8.832  ; Rise       ; Clock           ;
;  p[4]     ; Clock      ; 8.098  ; 8.098  ; Rise       ; Clock           ;
;  p[5]     ; Clock      ; 8.136  ; 8.136  ; Rise       ; Clock           ;
;  p[6]     ; Clock      ; 9.534  ; 9.534  ; Rise       ; Clock           ;
;  p[7]     ; Clock      ; 8.455  ; 8.455  ; Rise       ; Clock           ;
;  p[8]     ; Clock      ; 7.736  ; 7.736  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Addr[0]    ; Q[0]        ; 12.960 ; 12.960 ; 12.960 ; 12.960 ;
; Addr[0]    ; Q[1]        ; 12.577 ; 12.577 ; 12.577 ; 12.577 ;
; Addr[0]    ; Q[2]        ; 12.896 ; 12.896 ; 12.896 ; 12.896 ;
; Addr[0]    ; Q[3]        ; 12.939 ; 12.939 ; 12.939 ; 12.939 ;
; Addr[0]    ; Q[4]        ; 12.847 ; 12.847 ; 12.847 ; 12.847 ;
; Addr[0]    ; Q[5]        ; 12.837 ; 12.837 ; 12.837 ; 12.837 ;
; Addr[0]    ; Q[6]        ; 12.939 ; 12.939 ; 12.939 ; 12.939 ;
; Addr[0]    ; Q[7]        ; 12.950 ; 12.950 ; 12.950 ; 12.950 ;
; Addr[0]    ; Q[8]        ; 12.896 ; 12.896 ; 12.896 ; 12.896 ;
; Addr[0]    ; Q[9]        ; 13.226 ; 13.226 ; 13.226 ; 13.226 ;
; Addr[1]    ; Q[0]        ; 12.909 ; 12.909 ; 12.909 ; 12.909 ;
; Addr[1]    ; Q[1]        ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; Addr[1]    ; Q[2]        ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; Addr[1]    ; Q[3]        ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; Addr[1]    ; Q[4]        ; 12.796 ; 12.796 ; 12.796 ; 12.796 ;
; Addr[1]    ; Q[5]        ; 12.786 ; 12.786 ; 12.786 ; 12.786 ;
; Addr[1]    ; Q[6]        ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; Addr[1]    ; Q[7]        ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; Addr[1]    ; Q[8]        ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; Addr[1]    ; Q[9]        ; 13.175 ; 13.175 ; 13.175 ; 13.175 ;
; Addr[2]    ; Q[0]        ; 13.352 ; 13.352 ; 13.352 ; 13.352 ;
; Addr[2]    ; Q[1]        ; 12.969 ; 12.969 ; 12.969 ; 12.969 ;
; Addr[2]    ; Q[2]        ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; Addr[2]    ; Q[3]        ; 13.331 ; 13.331 ; 13.331 ; 13.331 ;
; Addr[2]    ; Q[4]        ; 13.239 ; 13.239 ; 13.239 ; 13.239 ;
; Addr[2]    ; Q[5]        ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; Addr[2]    ; Q[6]        ; 13.331 ; 13.331 ; 13.331 ; 13.331 ;
; Addr[2]    ; Q[7]        ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; Addr[2]    ; Q[8]        ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; Addr[2]    ; Q[9]        ; 13.618 ; 13.618 ; 13.618 ; 13.618 ;
; Addr[3]    ; Q[0]        ; 13.119 ; 13.119 ; 13.119 ; 13.119 ;
; Addr[3]    ; Q[1]        ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; Addr[3]    ; Q[2]        ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
; Addr[3]    ; Q[3]        ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; Addr[3]    ; Q[4]        ; 13.006 ; 13.006 ; 13.006 ; 13.006 ;
; Addr[3]    ; Q[5]        ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; Addr[3]    ; Q[6]        ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; Addr[3]    ; Q[7]        ; 13.109 ; 13.109 ; 13.109 ; 13.109 ;
; Addr[3]    ; Q[8]        ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
; Addr[3]    ; Q[9]        ; 13.385 ; 13.385 ; 13.385 ; 13.385 ;
; Addr[4]    ; Q[0]        ; 14.272 ; 14.272 ; 14.272 ; 14.272 ;
; Addr[4]    ; Q[1]        ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; Addr[4]    ; Q[2]        ; 14.208 ; 14.208 ; 14.208 ; 14.208 ;
; Addr[4]    ; Q[3]        ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; Addr[4]    ; Q[4]        ; 14.159 ; 14.159 ; 14.159 ; 14.159 ;
; Addr[4]    ; Q[5]        ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; Addr[4]    ; Q[6]        ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; Addr[4]    ; Q[7]        ; 14.262 ; 14.262 ; 14.262 ; 14.262 ;
; Addr[4]    ; Q[8]        ; 14.208 ; 14.208 ; 14.208 ; 14.208 ;
; Addr[4]    ; Q[9]        ; 14.538 ; 14.538 ; 14.538 ; 14.538 ;
; Addr[5]    ; Q[0]        ; 14.188 ; 14.188 ; 14.188 ; 14.188 ;
; Addr[5]    ; Q[1]        ; 13.805 ; 13.805 ; 13.805 ; 13.805 ;
; Addr[5]    ; Q[2]        ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; Addr[5]    ; Q[3]        ; 14.167 ; 14.167 ; 14.167 ; 14.167 ;
; Addr[5]    ; Q[4]        ; 14.075 ; 14.075 ; 14.075 ; 14.075 ;
; Addr[5]    ; Q[5]        ; 14.065 ; 14.065 ; 14.065 ; 14.065 ;
; Addr[5]    ; Q[6]        ; 14.167 ; 14.167 ; 14.167 ; 14.167 ;
; Addr[5]    ; Q[7]        ; 14.178 ; 14.178 ; 14.178 ; 14.178 ;
; Addr[5]    ; Q[8]        ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; Addr[5]    ; Q[9]        ; 14.454 ; 14.454 ; 14.454 ; 14.454 ;
; Addr[6]    ; Q[0]        ; 9.997  ; 9.997  ; 9.997  ; 9.997  ;
; Addr[6]    ; Q[1]        ; 9.614  ; 9.614  ; 9.614  ; 9.614  ;
; Addr[6]    ; Q[2]        ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; Addr[6]    ; Q[3]        ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; Addr[6]    ; Q[4]        ; 9.884  ; 9.884  ; 9.884  ; 9.884  ;
; Addr[6]    ; Q[5]        ; 9.874  ; 9.874  ; 9.874  ; 9.874  ;
; Addr[6]    ; Q[6]        ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; Addr[6]    ; Q[7]        ; 9.987  ; 9.987  ; 9.987  ; 9.987  ;
; Addr[6]    ; Q[8]        ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; Addr[6]    ; Q[9]        ; 10.263 ; 10.263 ; 10.263 ; 10.263 ;
; Addr[7]    ; Q[0]        ; 10.195 ; 10.195 ; 10.195 ; 10.195 ;
; Addr[7]    ; Q[1]        ; 9.812  ; 9.812  ; 9.812  ; 9.812  ;
; Addr[7]    ; Q[2]        ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Addr[7]    ; Q[3]        ; 10.174 ; 10.174 ; 10.174 ; 10.174 ;
; Addr[7]    ; Q[4]        ; 10.082 ; 10.082 ; 10.082 ; 10.082 ;
; Addr[7]    ; Q[5]        ; 10.072 ; 10.072 ; 10.072 ; 10.072 ;
; Addr[7]    ; Q[6]        ; 10.174 ; 10.174 ; 10.174 ; 10.174 ;
; Addr[7]    ; Q[7]        ; 10.185 ; 10.185 ; 10.185 ; 10.185 ;
; Addr[7]    ; Q[8]        ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Addr[7]    ; Q[9]        ; 10.461 ; 10.461 ; 10.461 ; 10.461 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Addr[0]    ; Q[0]        ; 12.960 ; 12.960 ; 12.960 ; 12.960 ;
; Addr[0]    ; Q[1]        ; 12.577 ; 12.577 ; 12.577 ; 12.577 ;
; Addr[0]    ; Q[2]        ; 12.896 ; 12.896 ; 12.896 ; 12.896 ;
; Addr[0]    ; Q[3]        ; 12.939 ; 12.939 ; 12.939 ; 12.939 ;
; Addr[0]    ; Q[4]        ; 12.847 ; 12.847 ; 12.847 ; 12.847 ;
; Addr[0]    ; Q[5]        ; 12.837 ; 12.837 ; 12.837 ; 12.837 ;
; Addr[0]    ; Q[6]        ; 12.939 ; 12.939 ; 12.939 ; 12.939 ;
; Addr[0]    ; Q[7]        ; 12.950 ; 12.950 ; 12.950 ; 12.950 ;
; Addr[0]    ; Q[8]        ; 12.896 ; 12.896 ; 12.896 ; 12.896 ;
; Addr[0]    ; Q[9]        ; 13.226 ; 13.226 ; 13.226 ; 13.226 ;
; Addr[1]    ; Q[0]        ; 12.909 ; 12.909 ; 12.909 ; 12.909 ;
; Addr[1]    ; Q[1]        ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; Addr[1]    ; Q[2]        ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; Addr[1]    ; Q[3]        ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; Addr[1]    ; Q[4]        ; 12.796 ; 12.796 ; 12.796 ; 12.796 ;
; Addr[1]    ; Q[5]        ; 12.786 ; 12.786 ; 12.786 ; 12.786 ;
; Addr[1]    ; Q[6]        ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; Addr[1]    ; Q[7]        ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; Addr[1]    ; Q[8]        ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; Addr[1]    ; Q[9]        ; 13.175 ; 13.175 ; 13.175 ; 13.175 ;
; Addr[2]    ; Q[0]        ; 13.352 ; 13.352 ; 13.352 ; 13.352 ;
; Addr[2]    ; Q[1]        ; 12.969 ; 12.969 ; 12.969 ; 12.969 ;
; Addr[2]    ; Q[2]        ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; Addr[2]    ; Q[3]        ; 13.331 ; 13.331 ; 13.331 ; 13.331 ;
; Addr[2]    ; Q[4]        ; 13.239 ; 13.239 ; 13.239 ; 13.239 ;
; Addr[2]    ; Q[5]        ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; Addr[2]    ; Q[6]        ; 13.331 ; 13.331 ; 13.331 ; 13.331 ;
; Addr[2]    ; Q[7]        ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; Addr[2]    ; Q[8]        ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; Addr[2]    ; Q[9]        ; 13.618 ; 13.618 ; 13.618 ; 13.618 ;
; Addr[3]    ; Q[0]        ; 13.119 ; 13.119 ; 13.119 ; 13.119 ;
; Addr[3]    ; Q[1]        ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; Addr[3]    ; Q[2]        ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
; Addr[3]    ; Q[3]        ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; Addr[3]    ; Q[4]        ; 13.006 ; 13.006 ; 13.006 ; 13.006 ;
; Addr[3]    ; Q[5]        ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; Addr[3]    ; Q[6]        ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; Addr[3]    ; Q[7]        ; 13.109 ; 13.109 ; 13.109 ; 13.109 ;
; Addr[3]    ; Q[8]        ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
; Addr[3]    ; Q[9]        ; 13.385 ; 13.385 ; 13.385 ; 13.385 ;
; Addr[4]    ; Q[0]        ; 14.272 ; 14.272 ; 14.272 ; 14.272 ;
; Addr[4]    ; Q[1]        ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; Addr[4]    ; Q[2]        ; 14.208 ; 14.208 ; 14.208 ; 14.208 ;
; Addr[4]    ; Q[3]        ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; Addr[4]    ; Q[4]        ; 14.159 ; 14.159 ; 14.159 ; 14.159 ;
; Addr[4]    ; Q[5]        ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; Addr[4]    ; Q[6]        ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; Addr[4]    ; Q[7]        ; 14.262 ; 14.262 ; 14.262 ; 14.262 ;
; Addr[4]    ; Q[8]        ; 14.208 ; 14.208 ; 14.208 ; 14.208 ;
; Addr[4]    ; Q[9]        ; 14.538 ; 14.538 ; 14.538 ; 14.538 ;
; Addr[5]    ; Q[0]        ; 14.188 ; 14.188 ; 14.188 ; 14.188 ;
; Addr[5]    ; Q[1]        ; 13.805 ; 13.805 ; 13.805 ; 13.805 ;
; Addr[5]    ; Q[2]        ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; Addr[5]    ; Q[3]        ; 14.167 ; 14.167 ; 14.167 ; 14.167 ;
; Addr[5]    ; Q[4]        ; 14.075 ; 14.075 ; 14.075 ; 14.075 ;
; Addr[5]    ; Q[5]        ; 14.065 ; 14.065 ; 14.065 ; 14.065 ;
; Addr[5]    ; Q[6]        ; 14.167 ; 14.167 ; 14.167 ; 14.167 ;
; Addr[5]    ; Q[7]        ; 14.178 ; 14.178 ; 14.178 ; 14.178 ;
; Addr[5]    ; Q[8]        ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; Addr[5]    ; Q[9]        ; 14.454 ; 14.454 ; 14.454 ; 14.454 ;
; Addr[6]    ; Q[0]        ; 9.997  ; 9.997  ; 9.997  ; 9.997  ;
; Addr[6]    ; Q[1]        ; 9.614  ; 9.614  ; 9.614  ; 9.614  ;
; Addr[6]    ; Q[2]        ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; Addr[6]    ; Q[3]        ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; Addr[6]    ; Q[4]        ; 9.884  ; 9.884  ; 9.884  ; 9.884  ;
; Addr[6]    ; Q[5]        ; 9.874  ; 9.874  ; 9.874  ; 9.874  ;
; Addr[6]    ; Q[6]        ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; Addr[6]    ; Q[7]        ; 9.987  ; 9.987  ; 9.987  ; 9.987  ;
; Addr[6]    ; Q[8]        ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; Addr[6]    ; Q[9]        ; 10.263 ; 10.263 ; 10.263 ; 10.263 ;
; Addr[7]    ; Q[0]        ; 10.195 ; 10.195 ; 10.195 ; 10.195 ;
; Addr[7]    ; Q[1]        ; 9.812  ; 9.812  ; 9.812  ; 9.812  ;
; Addr[7]    ; Q[2]        ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Addr[7]    ; Q[3]        ; 10.174 ; 10.174 ; 10.174 ; 10.174 ;
; Addr[7]    ; Q[4]        ; 10.082 ; 10.082 ; 10.082 ; 10.082 ;
; Addr[7]    ; Q[5]        ; 10.072 ; 10.072 ; 10.072 ; 10.072 ;
; Addr[7]    ; Q[6]        ; 10.174 ; 10.174 ; 10.174 ; 10.174 ;
; Addr[7]    ; Q[7]        ; 10.185 ; 10.185 ; 10.185 ; 10.185 ;
; Addr[7]    ; Q[8]        ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Addr[7]    ; Q[9]        ; 10.461 ; 10.461 ; 10.461 ; 10.461 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.067 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.241 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.161 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.719 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.423 ; -98.760               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.067 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.965      ;
; 0.102 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.930      ;
; 0.121 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.911      ;
; 0.137 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.895      ;
; 0.156 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.876      ;
; 0.172 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.860      ;
; 0.191 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.841      ;
; 0.194 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.838      ;
; 0.207 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.825      ;
; 0.226 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.806      ;
; 0.229 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.803      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.800      ;
; 0.242 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.790      ;
; 0.244 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.788      ;
; 0.261 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.771      ;
; 0.261 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.771      ;
; 0.264 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.768      ;
; 0.277 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.755      ;
; 0.279 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.753      ;
; 0.296 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.736      ;
; 0.299 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.733      ;
; 0.314 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.718      ;
; 0.316 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.756      ;
; 0.321 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.752      ;
; 0.326 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.746      ;
; 0.331 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.701      ;
; 0.331 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.701      ;
; 0.332 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.740      ;
; 0.333 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.740      ;
; 0.333 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.740      ;
; 0.333 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.738      ;
; 0.334 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.698      ;
; 0.335 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.738      ;
; 0.336 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.736      ;
; 0.338 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.735      ;
; 0.338 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.735      ;
; 0.340 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.732      ;
; 0.341 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.731      ;
; 0.349 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.683      ;
; 0.349 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.683      ;
; 0.359 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.711      ;
; 0.366 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.666      ;
; 0.368 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.702      ;
; 0.368 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.663      ;
; 0.371 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.661      ;
; 0.381 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.651      ;
; 0.384 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.648      ;
; 0.384 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.648      ;
; 0.432 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.638      ;
; 0.442 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.631      ;
; 0.449 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.621      ;
; 0.450 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.623      ;
; 0.450 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.074      ; 0.623      ;
; 0.454 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ; Clock        ; Clock       ; 1.000        ; 0.065      ; 0.610      ;
; 0.454 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.616      ;
; 0.457 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.613      ;
; 0.457 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.615      ;
; 0.460 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ; Clock        ; Clock       ; 1.000        ; 0.073      ; 0.612      ;
; 0.474 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ; Clock        ; Clock       ; 1.000        ; 0.068      ; 0.593      ;
; 0.506 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.523      ;
; 0.511 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.521      ;
; 0.519 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.513      ;
; 0.522 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.510      ;
; 0.522 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.510      ;
; 0.524 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.508      ;
; 0.571 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.499      ;
; 0.573 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ; Clock        ; Clock       ; 1.000        ; 0.067      ; 0.493      ;
; 0.575 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.495      ;
; 0.577 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ; Clock        ; Clock       ; 1.000        ; 0.071      ; 0.493      ;
; 0.639 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.393      ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.284 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.493      ;
; 0.286 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.495      ;
; 0.288 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ; Clock        ; Clock       ; 0.000        ; 0.067      ; 0.493      ;
; 0.290 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.499      ;
; 0.356 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.387 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ; Clock        ; Clock       ; 0.000        ; 0.068      ; 0.593      ;
; 0.401 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.612      ;
; 0.404 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.613      ;
; 0.404 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.615      ;
; 0.407 ; inst15                                                                                  ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ; Clock        ; Clock       ; 0.000        ; 0.065      ; 0.610      ;
; 0.407 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.616      ;
; 0.411 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.623      ;
; 0.411 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.623      ;
; 0.412 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.621      ;
; 0.419 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.631      ;
; 0.429 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.638      ;
; 0.493 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.702      ;
; 0.496 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.499 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.711      ;
; 0.509 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.731      ;
; 0.521 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.732      ;
; 0.523 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.735      ;
; 0.523 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.735      ;
; 0.525 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.736      ;
; 0.526 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.738      ;
; 0.527 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.738      ;
; 0.528 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.740      ;
; 0.528 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.740      ;
; 0.529 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.740      ;
; 0.531 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.535 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.746      ;
; 0.540 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.074      ; 0.752      ;
; 0.545 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.073      ; 0.756      ;
; 0.546 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.566 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.581 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.736      ;
; 0.601 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.616 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.619 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.771      ;
; 0.619 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.771      ;
; 0.636 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.648 ; inst4                                                                                   ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.651 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.803      ;
; 0.654 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.806      ;
; 0.673 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.825      ;
; 0.686 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.838      ;
; 0.689 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.841      ;
; 0.708 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.860      ;
; 0.724 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.876      ;
; 0.743 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.895      ;
; 0.759 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.778 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.813 ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.965      ;
+-------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Clock'                                                                                                                                                      ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
; 0.161 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.871      ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Clock'                                                                                                                                                       ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; inst9     ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.871      ;
+-------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a2~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_fc01:auto_generated|ram_block1a6~porta_address_reg9 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; inst15                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; inst15                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; inst4                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; inst4                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; inst9                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; inst9                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter3:inst10|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[8]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 2.843 ; 2.843 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 2.672 ; 2.672 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 2.692 ; 2.692 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 2.843 ; 2.843 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 2.705 ; 2.705 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 2.831 ; 2.831 ; Rise       ; Clock           ;
;  Addr[5]  ; Clock      ; 2.774 ; 2.774 ; Rise       ; Clock           ;
;  Addr[6]  ; Clock      ; 0.424 ; 0.424 ; Rise       ; Clock           ;
;  Addr[7]  ; Clock      ; 0.513 ; 0.513 ; Rise       ; Clock           ;
; Data[*]   ; Clock      ; 2.075 ; 2.075 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.075 ; 2.075 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 1.866 ; 1.866 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 1.963 ; 1.963 ; Rise       ; Clock           ;
; ~IOW      ; Clock      ; 2.236 ; 2.236 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Addr[*]   ; Clock      ; -0.304 ; -0.304 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; -2.552 ; -2.552 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; -2.572 ; -2.572 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; -2.723 ; -2.723 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; -2.585 ; -2.585 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; -2.711 ; -2.711 ; Rise       ; Clock           ;
;  Addr[5]  ; Clock      ; -2.654 ; -2.654 ; Rise       ; Clock           ;
;  Addr[6]  ; Clock      ; -0.304 ; -0.304 ; Rise       ; Clock           ;
;  Addr[7]  ; Clock      ; -0.393 ; -0.393 ; Rise       ; Clock           ;
; Data[*]   ; Clock      ; -1.746 ; -1.746 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -1.955 ; -1.955 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -1.746 ; -1.746 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -1.843 ; -1.843 ; Rise       ; Clock           ;
; ~IOW      ; Clock      ; -2.084 ; -2.084 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; Clock      ; 6.322 ; 6.322 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 6.272 ; 6.272 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 6.129 ; 6.129 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 6.133 ; 6.133 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 6.271 ; 6.271 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 6.322 ; 6.322 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 6.189 ; 6.189 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 6.286 ; 6.286 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 6.310 ; 6.310 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 6.149 ; 6.149 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 6.169 ; 6.169 ; Rise       ; Clock           ;
; p[*]      ; Clock      ; 4.474 ; 4.474 ; Rise       ; Clock           ;
;  p[0]     ; Clock      ; 4.264 ; 4.264 ; Rise       ; Clock           ;
;  p[1]     ; Clock      ; 4.062 ; 4.062 ; Rise       ; Clock           ;
;  p[2]     ; Clock      ; 4.063 ; 4.063 ; Rise       ; Clock           ;
;  p[3]     ; Clock      ; 4.266 ; 4.266 ; Rise       ; Clock           ;
;  p[4]     ; Clock      ; 4.030 ; 4.030 ; Rise       ; Clock           ;
;  p[5]     ; Clock      ; 4.068 ; 4.068 ; Rise       ; Clock           ;
;  p[6]     ; Clock      ; 4.474 ; 4.474 ; Rise       ; Clock           ;
;  p[7]     ; Clock      ; 4.142 ; 4.142 ; Rise       ; Clock           ;
;  p[8]     ; Clock      ; 3.926 ; 3.926 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; Clock      ; 6.129 ; 6.129 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 6.272 ; 6.272 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 6.129 ; 6.129 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 6.133 ; 6.133 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 6.271 ; 6.271 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 6.322 ; 6.322 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 6.189 ; 6.189 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 6.286 ; 6.286 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 6.310 ; 6.310 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 6.149 ; 6.149 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 6.169 ; 6.169 ; Rise       ; Clock           ;
; p[*]      ; Clock      ; 3.926 ; 3.926 ; Rise       ; Clock           ;
;  p[0]     ; Clock      ; 4.264 ; 4.264 ; Rise       ; Clock           ;
;  p[1]     ; Clock      ; 4.062 ; 4.062 ; Rise       ; Clock           ;
;  p[2]     ; Clock      ; 4.063 ; 4.063 ; Rise       ; Clock           ;
;  p[3]     ; Clock      ; 4.266 ; 4.266 ; Rise       ; Clock           ;
;  p[4]     ; Clock      ; 4.030 ; 4.030 ; Rise       ; Clock           ;
;  p[5]     ; Clock      ; 4.068 ; 4.068 ; Rise       ; Clock           ;
;  p[6]     ; Clock      ; 4.474 ; 4.474 ; Rise       ; Clock           ;
;  p[7]     ; Clock      ; 4.142 ; 4.142 ; Rise       ; Clock           ;
;  p[8]     ; Clock      ; 3.926 ; 3.926 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Addr[0]    ; Q[0]        ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; Addr[0]    ; Q[1]        ; 5.748 ; 5.748 ; 5.748 ; 5.748 ;
; Addr[0]    ; Q[2]        ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Addr[0]    ; Q[3]        ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; Addr[0]    ; Q[4]        ; 5.777 ; 5.777 ; 5.777 ; 5.777 ;
; Addr[0]    ; Q[5]        ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; Addr[0]    ; Q[6]        ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; Addr[0]    ; Q[7]        ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; Addr[0]    ; Q[8]        ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Addr[0]    ; Q[9]        ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; Addr[1]    ; Q[0]        ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
; Addr[1]    ; Q[1]        ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; Addr[1]    ; Q[2]        ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; Addr[1]    ; Q[3]        ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; Addr[1]    ; Q[4]        ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; Addr[1]    ; Q[5]        ; 5.787 ; 5.787 ; 5.787 ; 5.787 ;
; Addr[1]    ; Q[6]        ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; Addr[1]    ; Q[7]        ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; Addr[1]    ; Q[8]        ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; Addr[1]    ; Q[9]        ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; Addr[2]    ; Q[0]        ; 6.054 ; 6.054 ; 6.054 ; 6.054 ;
; Addr[2]    ; Q[1]        ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; Addr[2]    ; Q[2]        ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; Addr[2]    ; Q[3]        ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Addr[2]    ; Q[4]        ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; Addr[2]    ; Q[5]        ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; Addr[2]    ; Q[6]        ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Addr[2]    ; Q[7]        ; 6.044 ; 6.044 ; 6.044 ; 6.044 ;
; Addr[2]    ; Q[8]        ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; Addr[2]    ; Q[9]        ; 6.051 ; 6.051 ; 6.051 ; 6.051 ;
; Addr[3]    ; Q[0]        ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; Addr[3]    ; Q[1]        ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; Addr[3]    ; Q[2]        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; Addr[3]    ; Q[3]        ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Addr[3]    ; Q[4]        ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; Addr[3]    ; Q[5]        ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; Addr[3]    ; Q[6]        ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Addr[3]    ; Q[7]        ; 5.906 ; 5.906 ; 5.906 ; 5.906 ;
; Addr[3]    ; Q[8]        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; Addr[3]    ; Q[9]        ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; Addr[4]    ; Q[0]        ; 6.403 ; 6.403 ; 6.403 ; 6.403 ;
; Addr[4]    ; Q[1]        ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; Addr[4]    ; Q[2]        ; 6.339 ; 6.339 ; 6.339 ; 6.339 ;
; Addr[4]    ; Q[3]        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Addr[4]    ; Q[4]        ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; Addr[4]    ; Q[5]        ; 6.287 ; 6.287 ; 6.287 ; 6.287 ;
; Addr[4]    ; Q[6]        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Addr[4]    ; Q[7]        ; 6.393 ; 6.393 ; 6.393 ; 6.393 ;
; Addr[4]    ; Q[8]        ; 6.339 ; 6.339 ; 6.339 ; 6.339 ;
; Addr[4]    ; Q[9]        ; 6.400 ; 6.400 ; 6.400 ; 6.400 ;
; Addr[5]    ; Q[0]        ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; Addr[5]    ; Q[1]        ; 6.211 ; 6.211 ; 6.211 ; 6.211 ;
; Addr[5]    ; Q[2]        ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Addr[5]    ; Q[3]        ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; Addr[5]    ; Q[4]        ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; Addr[5]    ; Q[5]        ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; Addr[5]    ; Q[6]        ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; Addr[5]    ; Q[7]        ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; Addr[5]    ; Q[8]        ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Addr[5]    ; Q[9]        ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; Addr[6]    ; Q[0]        ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Addr[6]    ; Q[1]        ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Addr[6]    ; Q[2]        ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Addr[6]    ; Q[3]        ; 3.975 ; 3.975 ; 3.975 ; 3.975 ;
; Addr[6]    ; Q[4]        ; 3.890 ; 3.890 ; 3.890 ; 3.890 ;
; Addr[6]    ; Q[5]        ; 3.880 ; 3.880 ; 3.880 ; 3.880 ;
; Addr[6]    ; Q[6]        ; 3.975 ; 3.975 ; 3.975 ; 3.975 ;
; Addr[6]    ; Q[7]        ; 3.986 ; 3.986 ; 3.986 ; 3.986 ;
; Addr[6]    ; Q[8]        ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Addr[6]    ; Q[9]        ; 3.993 ; 3.993 ; 3.993 ; 3.993 ;
; Addr[7]    ; Q[0]        ; 4.085 ; 4.085 ; 4.085 ; 4.085 ;
; Addr[7]    ; Q[1]        ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; Addr[7]    ; Q[2]        ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; Addr[7]    ; Q[3]        ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; Addr[7]    ; Q[4]        ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; Addr[7]    ; Q[5]        ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; Addr[7]    ; Q[6]        ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; Addr[7]    ; Q[7]        ; 4.075 ; 4.075 ; 4.075 ; 4.075 ;
; Addr[7]    ; Q[8]        ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; Addr[7]    ; Q[9]        ; 4.082 ; 4.082 ; 4.082 ; 4.082 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Addr[0]    ; Q[0]        ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; Addr[0]    ; Q[1]        ; 5.748 ; 5.748 ; 5.748 ; 5.748 ;
; Addr[0]    ; Q[2]        ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Addr[0]    ; Q[3]        ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; Addr[0]    ; Q[4]        ; 5.777 ; 5.777 ; 5.777 ; 5.777 ;
; Addr[0]    ; Q[5]        ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; Addr[0]    ; Q[6]        ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; Addr[0]    ; Q[7]        ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; Addr[0]    ; Q[8]        ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Addr[0]    ; Q[9]        ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; Addr[1]    ; Q[0]        ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
; Addr[1]    ; Q[1]        ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; Addr[1]    ; Q[2]        ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; Addr[1]    ; Q[3]        ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; Addr[1]    ; Q[4]        ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; Addr[1]    ; Q[5]        ; 5.787 ; 5.787 ; 5.787 ; 5.787 ;
; Addr[1]    ; Q[6]        ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; Addr[1]    ; Q[7]        ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; Addr[1]    ; Q[8]        ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; Addr[1]    ; Q[9]        ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; Addr[2]    ; Q[0]        ; 6.054 ; 6.054 ; 6.054 ; 6.054 ;
; Addr[2]    ; Q[1]        ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; Addr[2]    ; Q[2]        ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; Addr[2]    ; Q[3]        ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Addr[2]    ; Q[4]        ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; Addr[2]    ; Q[5]        ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; Addr[2]    ; Q[6]        ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Addr[2]    ; Q[7]        ; 6.044 ; 6.044 ; 6.044 ; 6.044 ;
; Addr[2]    ; Q[8]        ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; Addr[2]    ; Q[9]        ; 6.051 ; 6.051 ; 6.051 ; 6.051 ;
; Addr[3]    ; Q[0]        ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; Addr[3]    ; Q[1]        ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; Addr[3]    ; Q[2]        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; Addr[3]    ; Q[3]        ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Addr[3]    ; Q[4]        ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; Addr[3]    ; Q[5]        ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; Addr[3]    ; Q[6]        ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Addr[3]    ; Q[7]        ; 5.906 ; 5.906 ; 5.906 ; 5.906 ;
; Addr[3]    ; Q[8]        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; Addr[3]    ; Q[9]        ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; Addr[4]    ; Q[0]        ; 6.403 ; 6.403 ; 6.403 ; 6.403 ;
; Addr[4]    ; Q[1]        ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; Addr[4]    ; Q[2]        ; 6.339 ; 6.339 ; 6.339 ; 6.339 ;
; Addr[4]    ; Q[3]        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Addr[4]    ; Q[4]        ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; Addr[4]    ; Q[5]        ; 6.287 ; 6.287 ; 6.287 ; 6.287 ;
; Addr[4]    ; Q[6]        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Addr[4]    ; Q[7]        ; 6.393 ; 6.393 ; 6.393 ; 6.393 ;
; Addr[4]    ; Q[8]        ; 6.339 ; 6.339 ; 6.339 ; 6.339 ;
; Addr[4]    ; Q[9]        ; 6.400 ; 6.400 ; 6.400 ; 6.400 ;
; Addr[5]    ; Q[0]        ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; Addr[5]    ; Q[1]        ; 6.211 ; 6.211 ; 6.211 ; 6.211 ;
; Addr[5]    ; Q[2]        ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Addr[5]    ; Q[3]        ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; Addr[5]    ; Q[4]        ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; Addr[5]    ; Q[5]        ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; Addr[5]    ; Q[6]        ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; Addr[5]    ; Q[7]        ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; Addr[5]    ; Q[8]        ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Addr[5]    ; Q[9]        ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; Addr[6]    ; Q[0]        ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Addr[6]    ; Q[1]        ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Addr[6]    ; Q[2]        ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Addr[6]    ; Q[3]        ; 3.975 ; 3.975 ; 3.975 ; 3.975 ;
; Addr[6]    ; Q[4]        ; 3.890 ; 3.890 ; 3.890 ; 3.890 ;
; Addr[6]    ; Q[5]        ; 3.880 ; 3.880 ; 3.880 ; 3.880 ;
; Addr[6]    ; Q[6]        ; 3.975 ; 3.975 ; 3.975 ; 3.975 ;
; Addr[6]    ; Q[7]        ; 3.986 ; 3.986 ; 3.986 ; 3.986 ;
; Addr[6]    ; Q[8]        ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Addr[6]    ; Q[9]        ; 3.993 ; 3.993 ; 3.993 ; 3.993 ;
; Addr[7]    ; Q[0]        ; 4.085 ; 4.085 ; 4.085 ; 4.085 ;
; Addr[7]    ; Q[1]        ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; Addr[7]    ; Q[2]        ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; Addr[7]    ; Q[3]        ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; Addr[7]    ; Q[4]        ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; Addr[7]    ; Q[5]        ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; Addr[7]    ; Q[6]        ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; Addr[7]    ; Q[7]        ; 4.075 ; 4.075 ; 4.075 ; 4.075 ;
; Addr[7]    ; Q[8]        ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; Addr[7]    ; Q[9]        ; 4.082 ; 4.082 ; 4.082 ; 4.082 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.674  ; 0.241 ; -0.914   ; 0.719   ; -2.277              ;
;  Clock           ; -1.674  ; 0.241 ; -0.914   ; 0.719   ; -2.277              ;
; Design-wide TNS  ; -37.796 ; 0.0   ; -8.226   ; 0.0     ; -156.369            ;
;  Clock           ; -37.796 ; 0.000 ; -8.226   ; 0.000   ; -156.369            ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 7.513 ; 7.513 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 7.121 ; 7.121 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 7.070 ; 7.070 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 7.513 ; 7.513 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 7.280 ; 7.280 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 7.272 ; 7.272 ; Rise       ; Clock           ;
;  Addr[5]  ; Clock      ; 7.188 ; 7.188 ; Rise       ; Clock           ;
;  Addr[6]  ; Clock      ; 2.997 ; 2.997 ; Rise       ; Clock           ;
;  Addr[7]  ; Clock      ; 3.195 ; 3.195 ; Rise       ; Clock           ;
; Data[*]   ; Clock      ; 5.077 ; 5.077 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 5.077 ; 5.077 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 4.494 ; 4.494 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 4.904 ; 4.904 ; Rise       ; Clock           ;
; ~IOW      ; Clock      ; 5.407 ; 5.407 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Addr[*]   ; Clock      ; -0.304 ; -0.304 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; -2.552 ; -2.552 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; -2.572 ; -2.572 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; -2.723 ; -2.723 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; -2.585 ; -2.585 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; -2.711 ; -2.711 ; Rise       ; Clock           ;
;  Addr[5]  ; Clock      ; -2.654 ; -2.654 ; Rise       ; Clock           ;
;  Addr[6]  ; Clock      ; -0.304 ; -0.304 ; Rise       ; Clock           ;
;  Addr[7]  ; Clock      ; -0.393 ; -0.393 ; Rise       ; Clock           ;
; Data[*]   ; Clock      ; -1.746 ; -1.746 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -1.955 ; -1.955 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -1.746 ; -1.746 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -1.843 ; -1.843 ; Rise       ; Clock           ;
; ~IOW      ; Clock      ; -2.084 ; -2.084 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 12.816 ; 12.816 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 12.305 ; 12.305 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 12.453 ; 12.453 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 12.839 ; 12.839 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 12.741 ; 12.741 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 12.863 ; 12.863 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 12.893 ; 12.893 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 12.476 ; 12.476 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 12.714 ; 12.714 ; Rise       ; Clock           ;
; p[*]      ; Clock      ; 9.534  ; 9.534  ; Rise       ; Clock           ;
;  p[0]     ; Clock      ; 8.831  ; 8.831  ; Rise       ; Clock           ;
;  p[1]     ; Clock      ; 8.126  ; 8.126  ; Rise       ; Clock           ;
;  p[2]     ; Clock      ; 8.119  ; 8.119  ; Rise       ; Clock           ;
;  p[3]     ; Clock      ; 8.832  ; 8.832  ; Rise       ; Clock           ;
;  p[4]     ; Clock      ; 8.098  ; 8.098  ; Rise       ; Clock           ;
;  p[5]     ; Clock      ; 8.136  ; 8.136  ; Rise       ; Clock           ;
;  p[6]     ; Clock      ; 9.534  ; 9.534  ; Rise       ; Clock           ;
;  p[7]     ; Clock      ; 8.455  ; 8.455  ; Rise       ; Clock           ;
;  p[8]     ; Clock      ; 7.736  ; 7.736  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; Clock      ; 6.129 ; 6.129 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 6.272 ; 6.272 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 6.129 ; 6.129 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 6.133 ; 6.133 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 6.271 ; 6.271 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 6.322 ; 6.322 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 6.189 ; 6.189 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 6.286 ; 6.286 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 6.310 ; 6.310 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 6.149 ; 6.149 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 6.169 ; 6.169 ; Rise       ; Clock           ;
; p[*]      ; Clock      ; 3.926 ; 3.926 ; Rise       ; Clock           ;
;  p[0]     ; Clock      ; 4.264 ; 4.264 ; Rise       ; Clock           ;
;  p[1]     ; Clock      ; 4.062 ; 4.062 ; Rise       ; Clock           ;
;  p[2]     ; Clock      ; 4.063 ; 4.063 ; Rise       ; Clock           ;
;  p[3]     ; Clock      ; 4.266 ; 4.266 ; Rise       ; Clock           ;
;  p[4]     ; Clock      ; 4.030 ; 4.030 ; Rise       ; Clock           ;
;  p[5]     ; Clock      ; 4.068 ; 4.068 ; Rise       ; Clock           ;
;  p[6]     ; Clock      ; 4.474 ; 4.474 ; Rise       ; Clock           ;
;  p[7]     ; Clock      ; 4.142 ; 4.142 ; Rise       ; Clock           ;
;  p[8]     ; Clock      ; 3.926 ; 3.926 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Addr[0]    ; Q[0]        ; 12.960 ; 12.960 ; 12.960 ; 12.960 ;
; Addr[0]    ; Q[1]        ; 12.577 ; 12.577 ; 12.577 ; 12.577 ;
; Addr[0]    ; Q[2]        ; 12.896 ; 12.896 ; 12.896 ; 12.896 ;
; Addr[0]    ; Q[3]        ; 12.939 ; 12.939 ; 12.939 ; 12.939 ;
; Addr[0]    ; Q[4]        ; 12.847 ; 12.847 ; 12.847 ; 12.847 ;
; Addr[0]    ; Q[5]        ; 12.837 ; 12.837 ; 12.837 ; 12.837 ;
; Addr[0]    ; Q[6]        ; 12.939 ; 12.939 ; 12.939 ; 12.939 ;
; Addr[0]    ; Q[7]        ; 12.950 ; 12.950 ; 12.950 ; 12.950 ;
; Addr[0]    ; Q[8]        ; 12.896 ; 12.896 ; 12.896 ; 12.896 ;
; Addr[0]    ; Q[9]        ; 13.226 ; 13.226 ; 13.226 ; 13.226 ;
; Addr[1]    ; Q[0]        ; 12.909 ; 12.909 ; 12.909 ; 12.909 ;
; Addr[1]    ; Q[1]        ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; Addr[1]    ; Q[2]        ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; Addr[1]    ; Q[3]        ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; Addr[1]    ; Q[4]        ; 12.796 ; 12.796 ; 12.796 ; 12.796 ;
; Addr[1]    ; Q[5]        ; 12.786 ; 12.786 ; 12.786 ; 12.786 ;
; Addr[1]    ; Q[6]        ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; Addr[1]    ; Q[7]        ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; Addr[1]    ; Q[8]        ; 12.845 ; 12.845 ; 12.845 ; 12.845 ;
; Addr[1]    ; Q[9]        ; 13.175 ; 13.175 ; 13.175 ; 13.175 ;
; Addr[2]    ; Q[0]        ; 13.352 ; 13.352 ; 13.352 ; 13.352 ;
; Addr[2]    ; Q[1]        ; 12.969 ; 12.969 ; 12.969 ; 12.969 ;
; Addr[2]    ; Q[2]        ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; Addr[2]    ; Q[3]        ; 13.331 ; 13.331 ; 13.331 ; 13.331 ;
; Addr[2]    ; Q[4]        ; 13.239 ; 13.239 ; 13.239 ; 13.239 ;
; Addr[2]    ; Q[5]        ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; Addr[2]    ; Q[6]        ; 13.331 ; 13.331 ; 13.331 ; 13.331 ;
; Addr[2]    ; Q[7]        ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; Addr[2]    ; Q[8]        ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; Addr[2]    ; Q[9]        ; 13.618 ; 13.618 ; 13.618 ; 13.618 ;
; Addr[3]    ; Q[0]        ; 13.119 ; 13.119 ; 13.119 ; 13.119 ;
; Addr[3]    ; Q[1]        ; 12.736 ; 12.736 ; 12.736 ; 12.736 ;
; Addr[3]    ; Q[2]        ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
; Addr[3]    ; Q[3]        ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; Addr[3]    ; Q[4]        ; 13.006 ; 13.006 ; 13.006 ; 13.006 ;
; Addr[3]    ; Q[5]        ; 12.996 ; 12.996 ; 12.996 ; 12.996 ;
; Addr[3]    ; Q[6]        ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; Addr[3]    ; Q[7]        ; 13.109 ; 13.109 ; 13.109 ; 13.109 ;
; Addr[3]    ; Q[8]        ; 13.055 ; 13.055 ; 13.055 ; 13.055 ;
; Addr[3]    ; Q[9]        ; 13.385 ; 13.385 ; 13.385 ; 13.385 ;
; Addr[4]    ; Q[0]        ; 14.272 ; 14.272 ; 14.272 ; 14.272 ;
; Addr[4]    ; Q[1]        ; 13.889 ; 13.889 ; 13.889 ; 13.889 ;
; Addr[4]    ; Q[2]        ; 14.208 ; 14.208 ; 14.208 ; 14.208 ;
; Addr[4]    ; Q[3]        ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; Addr[4]    ; Q[4]        ; 14.159 ; 14.159 ; 14.159 ; 14.159 ;
; Addr[4]    ; Q[5]        ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; Addr[4]    ; Q[6]        ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; Addr[4]    ; Q[7]        ; 14.262 ; 14.262 ; 14.262 ; 14.262 ;
; Addr[4]    ; Q[8]        ; 14.208 ; 14.208 ; 14.208 ; 14.208 ;
; Addr[4]    ; Q[9]        ; 14.538 ; 14.538 ; 14.538 ; 14.538 ;
; Addr[5]    ; Q[0]        ; 14.188 ; 14.188 ; 14.188 ; 14.188 ;
; Addr[5]    ; Q[1]        ; 13.805 ; 13.805 ; 13.805 ; 13.805 ;
; Addr[5]    ; Q[2]        ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; Addr[5]    ; Q[3]        ; 14.167 ; 14.167 ; 14.167 ; 14.167 ;
; Addr[5]    ; Q[4]        ; 14.075 ; 14.075 ; 14.075 ; 14.075 ;
; Addr[5]    ; Q[5]        ; 14.065 ; 14.065 ; 14.065 ; 14.065 ;
; Addr[5]    ; Q[6]        ; 14.167 ; 14.167 ; 14.167 ; 14.167 ;
; Addr[5]    ; Q[7]        ; 14.178 ; 14.178 ; 14.178 ; 14.178 ;
; Addr[5]    ; Q[8]        ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; Addr[5]    ; Q[9]        ; 14.454 ; 14.454 ; 14.454 ; 14.454 ;
; Addr[6]    ; Q[0]        ; 9.997  ; 9.997  ; 9.997  ; 9.997  ;
; Addr[6]    ; Q[1]        ; 9.614  ; 9.614  ; 9.614  ; 9.614  ;
; Addr[6]    ; Q[2]        ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; Addr[6]    ; Q[3]        ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; Addr[6]    ; Q[4]        ; 9.884  ; 9.884  ; 9.884  ; 9.884  ;
; Addr[6]    ; Q[5]        ; 9.874  ; 9.874  ; 9.874  ; 9.874  ;
; Addr[6]    ; Q[6]        ; 9.976  ; 9.976  ; 9.976  ; 9.976  ;
; Addr[6]    ; Q[7]        ; 9.987  ; 9.987  ; 9.987  ; 9.987  ;
; Addr[6]    ; Q[8]        ; 9.933  ; 9.933  ; 9.933  ; 9.933  ;
; Addr[6]    ; Q[9]        ; 10.263 ; 10.263 ; 10.263 ; 10.263 ;
; Addr[7]    ; Q[0]        ; 10.195 ; 10.195 ; 10.195 ; 10.195 ;
; Addr[7]    ; Q[1]        ; 9.812  ; 9.812  ; 9.812  ; 9.812  ;
; Addr[7]    ; Q[2]        ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Addr[7]    ; Q[3]        ; 10.174 ; 10.174 ; 10.174 ; 10.174 ;
; Addr[7]    ; Q[4]        ; 10.082 ; 10.082 ; 10.082 ; 10.082 ;
; Addr[7]    ; Q[5]        ; 10.072 ; 10.072 ; 10.072 ; 10.072 ;
; Addr[7]    ; Q[6]        ; 10.174 ; 10.174 ; 10.174 ; 10.174 ;
; Addr[7]    ; Q[7]        ; 10.185 ; 10.185 ; 10.185 ; 10.185 ;
; Addr[7]    ; Q[8]        ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Addr[7]    ; Q[9]        ; 10.461 ; 10.461 ; 10.461 ; 10.461 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Addr[0]    ; Q[0]        ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; Addr[0]    ; Q[1]        ; 5.748 ; 5.748 ; 5.748 ; 5.748 ;
; Addr[0]    ; Q[2]        ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Addr[0]    ; Q[3]        ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; Addr[0]    ; Q[4]        ; 5.777 ; 5.777 ; 5.777 ; 5.777 ;
; Addr[0]    ; Q[5]        ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; Addr[0]    ; Q[6]        ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; Addr[0]    ; Q[7]        ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; Addr[0]    ; Q[8]        ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Addr[0]    ; Q[9]        ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; Addr[1]    ; Q[0]        ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
; Addr[1]    ; Q[1]        ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; Addr[1]    ; Q[2]        ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; Addr[1]    ; Q[3]        ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; Addr[1]    ; Q[4]        ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; Addr[1]    ; Q[5]        ; 5.787 ; 5.787 ; 5.787 ; 5.787 ;
; Addr[1]    ; Q[6]        ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; Addr[1]    ; Q[7]        ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; Addr[1]    ; Q[8]        ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; Addr[1]    ; Q[9]        ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; Addr[2]    ; Q[0]        ; 6.054 ; 6.054 ; 6.054 ; 6.054 ;
; Addr[2]    ; Q[1]        ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; Addr[2]    ; Q[2]        ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; Addr[2]    ; Q[3]        ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Addr[2]    ; Q[4]        ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; Addr[2]    ; Q[5]        ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; Addr[2]    ; Q[6]        ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; Addr[2]    ; Q[7]        ; 6.044 ; 6.044 ; 6.044 ; 6.044 ;
; Addr[2]    ; Q[8]        ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; Addr[2]    ; Q[9]        ; 6.051 ; 6.051 ; 6.051 ; 6.051 ;
; Addr[3]    ; Q[0]        ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; Addr[3]    ; Q[1]        ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; Addr[3]    ; Q[2]        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; Addr[3]    ; Q[3]        ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Addr[3]    ; Q[4]        ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; Addr[3]    ; Q[5]        ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; Addr[3]    ; Q[6]        ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Addr[3]    ; Q[7]        ; 5.906 ; 5.906 ; 5.906 ; 5.906 ;
; Addr[3]    ; Q[8]        ; 5.852 ; 5.852 ; 5.852 ; 5.852 ;
; Addr[3]    ; Q[9]        ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; Addr[4]    ; Q[0]        ; 6.403 ; 6.403 ; 6.403 ; 6.403 ;
; Addr[4]    ; Q[1]        ; 6.268 ; 6.268 ; 6.268 ; 6.268 ;
; Addr[4]    ; Q[2]        ; 6.339 ; 6.339 ; 6.339 ; 6.339 ;
; Addr[4]    ; Q[3]        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Addr[4]    ; Q[4]        ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; Addr[4]    ; Q[5]        ; 6.287 ; 6.287 ; 6.287 ; 6.287 ;
; Addr[4]    ; Q[6]        ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Addr[4]    ; Q[7]        ; 6.393 ; 6.393 ; 6.393 ; 6.393 ;
; Addr[4]    ; Q[8]        ; 6.339 ; 6.339 ; 6.339 ; 6.339 ;
; Addr[4]    ; Q[9]        ; 6.400 ; 6.400 ; 6.400 ; 6.400 ;
; Addr[5]    ; Q[0]        ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; Addr[5]    ; Q[1]        ; 6.211 ; 6.211 ; 6.211 ; 6.211 ;
; Addr[5]    ; Q[2]        ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Addr[5]    ; Q[3]        ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; Addr[5]    ; Q[4]        ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; Addr[5]    ; Q[5]        ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; Addr[5]    ; Q[6]        ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; Addr[5]    ; Q[7]        ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; Addr[5]    ; Q[8]        ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Addr[5]    ; Q[9]        ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; Addr[6]    ; Q[0]        ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Addr[6]    ; Q[1]        ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Addr[6]    ; Q[2]        ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Addr[6]    ; Q[3]        ; 3.975 ; 3.975 ; 3.975 ; 3.975 ;
; Addr[6]    ; Q[4]        ; 3.890 ; 3.890 ; 3.890 ; 3.890 ;
; Addr[6]    ; Q[5]        ; 3.880 ; 3.880 ; 3.880 ; 3.880 ;
; Addr[6]    ; Q[6]        ; 3.975 ; 3.975 ; 3.975 ; 3.975 ;
; Addr[6]    ; Q[7]        ; 3.986 ; 3.986 ; 3.986 ; 3.986 ;
; Addr[6]    ; Q[8]        ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Addr[6]    ; Q[9]        ; 3.993 ; 3.993 ; 3.993 ; 3.993 ;
; Addr[7]    ; Q[0]        ; 4.085 ; 4.085 ; 4.085 ; 4.085 ;
; Addr[7]    ; Q[1]        ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; Addr[7]    ; Q[2]        ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; Addr[7]    ; Q[3]        ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; Addr[7]    ; Q[4]        ; 3.979 ; 3.979 ; 3.979 ; 3.979 ;
; Addr[7]    ; Q[5]        ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; Addr[7]    ; Q[6]        ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; Addr[7]    ; Q[7]        ; 4.075 ; 4.075 ; 4.075 ; 4.075 ;
; Addr[7]    ; Q[8]        ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; Addr[7]    ; Q[9]        ; 4.082 ; 4.082 ; 4.082 ; 4.082 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 84       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 84       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 9        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 9        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 158   ; 158  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 189   ; 189  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 21 15:07:51 2023
Info: Command: quartus_sta 2 -c 2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.674
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.674       -37.796 Clock 
Info (332146): Worst-case hold slack is 0.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.749         0.000 Clock 
Info (332146): Worst-case recovery slack is -0.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.914        -8.226 Clock 
Info (332146): Worst-case removal slack is 1.648
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.648         0.000 Clock 
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277      -156.369 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.067
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.067         0.000 Clock 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 Clock 
Info (332146): Worst-case recovery slack is 0.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.161         0.000 Clock 
Info (332146): Worst-case removal slack is 0.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.719         0.000 Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -98.760 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Sun May 21 15:07:52 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


