
---------- Begin Simulation Statistics ----------
final_tick                                61235148500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236497                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444612                       # Number of bytes of host memory used
host_op_rate                                   343145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.42                       # Real time elapsed on the host
host_tick_rate                              725376473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19964670                       # Number of instructions simulated
sim_ops                                      28967720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061235                       # Number of seconds simulated
sim_ticks                                 61235148500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               82                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     82                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9964669                       # Number of instructions committed
system.cpu0.committedOps                     14458352                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.290451                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1913763                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1864462                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       364253                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7269628                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28347                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102568991                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081364                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2305155                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu0.numCycles                       122470278                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4962372     34.32%     34.34% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.34% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.35% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1086471      7.51%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.20% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               387930      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1088553      7.53%     52.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6880925     47.59%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14458352                       # Class of committed instruction
system.cpu0.tickCycles                       19901287                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.247028                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365558                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28454                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102500164                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081652                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313333                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          278                       # TLB misses on write requests
system.cpu1.numCycles                       122470297                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970133                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3653413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1857999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3716065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1353                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              12109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1814390                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11786                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1815128                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1815127                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5480649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5480649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5480649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233064064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233064064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233064064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827237                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827237    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827237                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11541644500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9469643750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2294036                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2294036                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2294036                       # number of overall hits
system.cpu0.icache.overall_hits::total        2294036                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11052                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11052                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11052                       # number of overall misses
system.cpu0.icache.overall_misses::total        11052                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    379661500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    379661500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    379661500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    379661500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2305088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2305088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2305088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2305088                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004795                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004795                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004795                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004795                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34352.289178                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34352.289178                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34352.289178                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34352.289178                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11036                       # number of writebacks
system.cpu0.icache.writebacks::total            11036                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11052                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11052                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11052                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11052                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    368609500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    368609500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    368609500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    368609500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004795                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004795                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004795                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004795                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33352.289178                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33352.289178                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33352.289178                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33352.289178                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11036                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2294036                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2294036                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11052                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11052                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    379661500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    379661500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2305088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2305088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004795                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004795                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34352.289178                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34352.289178                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11052                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11052                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    368609500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    368609500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33352.289178                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33352.289178                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999777                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2305088                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11052                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.567499                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999777                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18451756                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18451756                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7293954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7293954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7293954                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7293954                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1460530                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1460530                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1460530                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1460530                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105952455500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105952455500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105952455500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105952455500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8754484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8754484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8754484                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8754484                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166832                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166832                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166832                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166832                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72543.840592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72543.840592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72543.840592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72543.840592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       909727                       # number of writebacks
system.cpu0.dcache.writebacks::total           909727                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       544215                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       544215                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       544215                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       544215                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       916315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       916315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       916315                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       916315                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83811657500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83811657500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83811657500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83811657500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104668                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104668                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104668                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104668                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91465.988770                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91465.988770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91465.988770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91465.988770                       # average overall mshr miss latency
system.cpu0.dcache.replacements                916297                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1490407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1490407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    462082000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    462082000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1499785                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1499785                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006253                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006253                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 49272.979313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49272.979313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          337                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          337                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    436401500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    436401500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 48269.162703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48269.162703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5803547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5803547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1451152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1451152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105490373500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105490373500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7254699                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7254699                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72694.227414                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72694.227414                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       543878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       543878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       907274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       907274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83375256000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83375256000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91896.445837                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91896.445837                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999791                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8210267                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           916313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960112                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         70952185                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        70952185                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302148                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302148                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11118                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11118                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11118                       # number of overall misses
system.cpu1.icache.overall_misses::total        11118                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    274692500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    274692500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    274692500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    274692500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313266                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313266                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313266                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313266                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004806                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004806                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004806                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004806                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24707.006656                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24707.006656                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24707.006656                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24707.006656                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11102                       # number of writebacks
system.cpu1.icache.writebacks::total            11102                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11118                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11118                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11118                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11118                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    263574500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    263574500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    263574500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    263574500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004806                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004806                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004806                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004806                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23707.006656                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23707.006656                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23707.006656                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23707.006656                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11102                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    274692500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    274692500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004806                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004806                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24707.006656                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24707.006656                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11118                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11118                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    263574500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    263574500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004806                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004806                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23707.006656                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23707.006656                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999767                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313266                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11118                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.064940                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999767                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517246                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517246                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320148                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320148                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465693                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465693                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465693                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465693                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 106160987000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 106160987000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 106160987000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 106160987000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785841                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785841                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166824                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166824                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166824                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166824                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72430.575161                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72430.575161                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72430.575161                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72430.575161                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912986                       # number of writebacks
system.cpu1.dcache.writebacks::total           912986                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546112                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546112                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919581                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83960198000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83960198000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83960198000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83960198000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91302.667193                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91302.667193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91302.667193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91302.667193                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919564                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495634                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495634                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    333177000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333177000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35538.880000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35538.880000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    310014500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    310014500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34289.846256                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34289.846256                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824514                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824514                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105827810000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105827810000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72668.064255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72668.064255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545778                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545778                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83650183500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83650183500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91868.763042                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91868.763042                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999782                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239728                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919580                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960317                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999782                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206308                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206308                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                5876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7727                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30827                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7873                       # number of overall hits
system.l2.overall_hits::.cpu0.data               5876                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9351                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7727                       # number of overall hits
system.l2.overall_hits::total                   30827                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            910439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911854                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827239                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3179                       # number of overall misses
system.l2.overall_misses::.cpu0.data           910439                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1767                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911854                       # number of overall misses
system.l2.overall_misses::total               1827239                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    262519500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82351966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82478121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     165235993500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    262519500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82351966500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82478121000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    165235993500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          916315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1858066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         916315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1858066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.287640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.993587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.287640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.993587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82579.270211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90453.030351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81146.859083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90451.016281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90429.327253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82579.270211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90453.030351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81146.859083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90451.016281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90429.327253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1814390                       # number of writebacks
system.l2.writebacks::total                   1814390                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       910439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827239                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       910439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827239                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    230729500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  73247596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    125716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73359591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146963633500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    230729500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  73247596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    125716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73359591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146963633500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.287640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.993587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.158931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.287640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.993587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.158931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72579.270211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80453.052319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71146.859083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80451.027248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80429.343671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72579.270211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80453.052319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71146.859083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80451.027248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80429.343671                       # average overall mshr miss latency
system.l2.replacements                        1826879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1822713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1822713                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1822713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1822713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22138                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22138                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22138                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22138                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2684                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         905997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1815130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81979196500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82250360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164229556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       907274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1817814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90485.063968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90471.207183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90478.123605                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       905997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1815130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72919246500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  73159040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 146078286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80485.086043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80471.218183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80478.140133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    262519500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    405906000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.287640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158931                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.223094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82579.270211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81146.859083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82067.529317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    230729500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    125716500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    356446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.287640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.158931                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223094                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72579.270211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71146.859083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72067.529317                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         4599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    372770000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    227761000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    600531000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.491317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.300962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.396140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83919.405673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83704.887909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83837.917074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    328350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    200551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    528901000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.491317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.300962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.396140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73919.405673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73704.887909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73837.917074                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.437299                       # Cycle average of tags in use
system.l2.tags.total_refs                     3715412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1827903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.032609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.477783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.765769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      127.218754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.667914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      891.307079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.870417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31556423                       # Number of tag accesses
system.l2.tags.data_accesses                 31556423                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        203456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58267968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58358592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116943104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       203456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        316544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116120960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116120960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         910437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1814390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1814390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3322536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        951544488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1846782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        953024422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1909738228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3322536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1846782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5169319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1896312214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1896312214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1896312214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3322536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       951544488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1846782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       953024422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3806050442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1814338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    910280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000173717250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113020                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113020                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4962754                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1704221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827237                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1814390                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827237                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1814390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    52                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113379                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37120687500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9135290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             71378025000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20317.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39067.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1685155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1698211                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827237                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1814390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  611968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  620644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  399636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  194801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 118180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 129972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 172344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 121113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 120673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 128745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       258005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.261875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   816.383361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.135340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6034      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8030      3.11%      5.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7151      2.77%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7977      3.09%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9174      3.56%     14.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5948      2.31%     17.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5414      2.10%     19.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6126      2.37%     21.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202151     78.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       258005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.165758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.029727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.995257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         112920     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            31      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.444704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111086     98.29%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              362      0.32%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              347      0.31%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              415      0.37%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              413      0.37%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              339      0.30%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               57      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113020                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116931712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116116288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116943168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116120960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1909.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1896.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1909.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1896.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61235127500                       # Total gap between requests
system.mem_ctrls.avgGap                      16815.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       203456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58257920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58357248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116116288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3322536.239133967087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 951380398.791716814041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1846782.489635017235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 953002473.734508872032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1896235917.513942003250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       910438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1814390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    100063500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35579496250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53236500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35645228750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1560558963000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31476.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39079.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30128.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39090.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    860101.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            919731960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            488837745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6521404680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4734675720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4833528960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23344001730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3856190400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44698371195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        729.946318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9652472750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2044640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49538035750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            922452300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            490291230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6523789440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4736059020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4833528960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23485761300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3736813920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44728696170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.441540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9342883250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2044640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49847625250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3637103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1817814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1817811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2748925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5574128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1413632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    116866560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1422080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117284224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              236986496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1826879                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116120960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3684945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000367                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3683592     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1353      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3684945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3702883500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379391956                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16687478                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1374508921                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16633389                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61235148500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
