Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 18 13:06:28 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   156 |
|    Minimum number of control sets                        |   156 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   156 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   135 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           92 |
| Yes          | No                    | No                     |            4046 |          857 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+--------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en                 |                    |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                 |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                 |                    |                2 |              2 |
|  clk         | fsm6/fsm6_write_en                 |                    |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                 |                    |                1 |              2 |
|  clk         | fsm10/fsm10_write_en               |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                 |                    |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                    |                1 |              2 |
|  clk         | fsm11/fsm11_write_en               |                    |                2 |              2 |
|  clk         | fsm2/fsm2_write_en                 |                    |                1 |              3 |
|  clk         | fsm12/fsm12_write_en               |                    |                1 |              3 |
|  clk         | fsm9/fsm9_write_en                 |                    |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                 |                    |                1 |              3 |
|  clk         | fsm11/j01_write_en                 | fsm11/out_reg[0]_8 |                2 |              4 |
|  clk         | fsm8/k0_write_en                   | fsm8/out_reg[0]_3  |                1 |              4 |
|  clk         | fsm1/j00_write_en                  | fsm1/out_reg[0]_10 |                3 |              4 |
|  clk         | fsm12/i0_write_en                  | fsm12/done_reg_0   |                1 |              4 |
|  clk         | fsm12/E[0]                         |                    |                1 |              4 |
|  clk         | fsm12/out_reg[1]_1[0]              |                    |                2 |              4 |
|  clk         | fsm9/E[0]                          |                    |                1 |              4 |
|  clk         | fsm9/out_reg[1]_2[0]               |                    |                1 |              4 |
|  clk         | cond_stored2/out_reg[1]_0          |                    |               29 |             32 |
|  clk         | par_done_reg4/out_reg[1]_4         |                    |               27 |             32 |
|  clk         | cond_stored2/out_reg[1]            |                    |               28 |             32 |
|  clk         | cond_stored2/out_reg[1]_1          |                    |               29 |             32 |
|  clk         | cond_stored2/out_reg[0]_6          |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[0]_5          |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[1]_10         |                    |               25 |             32 |
|  clk         | cond_stored2/out_reg[0]_4          |                    |               27 |             32 |
|  clk         | par_done_reg4/out_reg[0]_6         |                    |               29 |             32 |
|  clk         | fsm9/out_reg[3]_3                  |                    |               27 |             32 |
|  clk         | i0/out_reg[3]_5                    |                    |               29 |             32 |
|  clk         | i0/out_reg[3]_6                    |                    |               29 |             32 |
|  clk         | i0/out_reg[3]_7                    |                    |               26 |             32 |
|  clk         | par_done_reg14/A_read0_20_write_en |                    |               11 |             32 |
|  clk         | par_done_reg4/out_reg[0]_1         |                    |               25 |             32 |
|  clk         | par_done_reg4/out_reg[0]_2         |                    |               25 |             32 |
|  clk         | par_done_reg4/out_reg[0]_3         |                    |               26 |             32 |
|  clk         | par_done_reg4/out_reg[0]_4         |                    |               23 |             32 |
|  clk         | par_done_reg4/out_reg[0]_5         |                    |               27 |             32 |
|  clk         | cond_stored2/out_reg[0]_3          |                    |               24 |             32 |
|  clk         | par_done_reg4/out_reg[0]_7         |                    |               25 |             32 |
|  clk         | par_done_reg4/out_reg[0]_8         |                    |               26 |             32 |
|  clk         | par_done_reg4/out_reg[1]_0         |                    |               27 |             32 |
|  clk         | par_done_reg4/out_reg[1]_1         |                    |               26 |             32 |
|  clk         | par_done_reg4/out_reg[1]_2         |                    |               25 |             32 |
|  clk         | par_done_reg4/out_reg[1]_3         |                    |               28 |             32 |
|  clk         | i0/out_reg[3]_4                    |                    |               26 |             32 |
|  clk         | par_done_reg4/out_reg[1]_5         |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[0]_1          |                    |               27 |             32 |
|  clk         | cond_stored2/out_reg[0]_2          |                    |               29 |             32 |
|  clk         | done_reg3/out_reg[2]_1             |                    |               23 |             32 |
|  clk         | done_reg3/out_reg[0]_8             |                    |               24 |             32 |
|  clk         | done_reg3/out_reg[0]_9             |                    |               24 |             32 |
|  clk         | done_reg3/out_reg[1]_0             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[1]_1             |                    |               26 |             32 |
|  clk         | done_reg3/out_reg[1]_2             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[1]_3             |                    |               22 |             32 |
|  clk         | done_reg3/out_reg[1]_4             |                    |               24 |             32 |
|  clk         | done_reg3/out_reg[1]_5             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[2]_0             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[0]_7             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[2]_2             |                    |               24 |             32 |
|  clk         | done_reg3/out_reg[2]_3             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[3]_0             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[3]_1             |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[3]_2             |                    |               24 |             32 |
|  clk         | done_reg3/out_reg[3]_3             |                    |               26 |             32 |
|  clk         | done_reg3/out_reg[3]_4             |                    |               27 |             32 |
|  clk         | done_reg3/out_reg[3]_5             |                    |               24 |             32 |
|  clk         | cond_stored2/out_reg[3]            |                    |               25 |             32 |
|  clk         | cond_stored2/out_reg[1]_3          |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[1]_4          |                    |               25 |             32 |
|  clk         | cond_stored2/out_reg[1]_5          |                    |               27 |             32 |
|  clk         | cond_stored2/out_reg[1]_6          |                    |               25 |             32 |
|  clk         | cond_stored2/out_reg[1]_7          |                    |               23 |             32 |
|  clk         | cond_stored2/out_reg[1]_8          |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[1]_9          |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[2]            |                    |               27 |             32 |
|  clk         | cond_stored2/out_reg[2]_0          |                    |               24 |             32 |
|  clk         | cond_stored2/out_reg[1]_2          |                    |               28 |             32 |
|  clk         | cond_stored2/out_reg[3]_0          |                    |               26 |             32 |
|  clk         | cond_stored2/out_reg[3]_1          |                    |               25 |             32 |
|  clk         | cond_stored2/out_reg[3]_2          |                    |               25 |             32 |
|  clk         | done_reg3/out_reg[0]_2             |                    |               24 |             32 |
|  clk         | done_reg3/out_reg[0]_3             |                    |               23 |             32 |
|  clk         | done_reg3/out_reg[0]_4             |                    |               27 |             32 |
|  clk         | done_reg3/out_reg[0]_5             |                    |               23 |             32 |
|  clk         | done_reg3/out_reg[0]_6             |                    |               23 |             32 |
|  clk         | fsm10/out_reg[0]_5                 |                    |               28 |             32 |
|  clk         | fsm3/t_00_write_en                 |                    |                8 |             32 |
|  clk         | fsm2/out_reg[2]_0                  |                    |               10 |             32 |
|  clk         | fsm2/C_i_j_0_write_en              |                    |               10 |             32 |
|  clk         | fsm11/E[0]                         |                    |               13 |             32 |
|  clk         | fsm10/out_reg[1]_6                 |                    |               25 |             32 |
|  clk         | fsm10/out_reg[1]_5                 |                    |               27 |             32 |
|  clk         | fsm10/out_reg[1]_4                 |                    |               27 |             32 |
|  clk         | fsm10/out_reg[1]_3                 |                    |               29 |             32 |
|  clk         | fsm10/out_reg[1]_2                 |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_1                 |                    |               27 |             32 |
|  clk         | fsm10/out_reg[0]_9                 |                    |               24 |             32 |
|  clk         | fsm10/out_reg[0]_8                 |                    |               26 |             32 |
|  clk         | fsm10/out_reg[0]_7                 |                    |               26 |             32 |
|  clk         | fsm10/out_reg[0]_6                 |                    |               27 |             32 |
|  clk         | i0/out_reg[3]_2                    |                    |               25 |             32 |
|  clk         | fsm10/out_reg[0]_4                 |                    |               28 |             32 |
|  clk         | fsm10/out_reg[0]_11                |                    |               26 |             32 |
|  clk         | fsm10/out_reg[0]_10                |                    |               25 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en        |                    |                9 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en    |                    |               10 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                    |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                    |                7 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                    |               13 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                    |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                    |                5 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                    |                9 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                    |               10 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                    |               10 |             32 |
|  clk         | fsm5/t_20_write_en                 |                    |               10 |             32 |
|  clk         | i0/out_reg[3]_3                    |                    |               24 |             32 |
|  clk         | i0/out_reg[2]_4                    |                    |               25 |             32 |
|  clk         | i0/out_reg[2]_3                    |                    |               26 |             32 |
|  clk         | i0/out_reg[2]_2                    |                    |               27 |             32 |
|  clk         | i0/out_reg[2]_1                    |                    |               29 |             32 |
|  clk         | fsm9/out_reg[3]_5                  |                    |               23 |             32 |
|  clk         | fsm9/out_reg[3]_4                  |                    |               24 |             32 |
|  clk         | fsm9/out_reg[3]_2                  |                    |               23 |             32 |
|  clk         | fsm9/out_reg[3]_1                  |                    |               23 |             32 |
|  clk         | fsm9/out_reg[3]_0                  |                    |               24 |             32 |
|  clk         | fsm9/out_reg[2]_5                  |                    |               28 |             32 |
|  clk         | fsm9/out_reg[2]_4                  |                    |               28 |             32 |
|  clk         | fsm9/out_reg[2]_3                  |                    |               25 |             32 |
|  clk         | fsm9/A_read0_30_write_en           |                    |               12 |             32 |
|  clk         | fsm4/t_10_write_en                 |                    |               10 |             32 |
|  clk         | fsm6/t_30_write_en                 |                    |                6 |             32 |
|  clk         | fsm7/done_reg                      |                    |                7 |             32 |
|  clk         | fsm7/out_reg[0]_4                  |                    |                7 |             32 |
|  clk         | fsm7/out_reg[0]_5                  |                    |               11 |             32 |
|  clk         | fsm7/out_reg[0]_6                  |                    |                8 |             32 |
|  clk         | fsm9/A_i_k_00_write_en             |                    |               12 |             32 |
|  clk         | fsm9/A_i_k_10_write_en             |                    |               12 |             32 |
|  clk         | fsm9/A_i_k_20_write_en             |                    |               10 |             32 |
|  clk         | fsm9/A_i_k_30_write_en             |                    |               14 |             32 |
|  clk         | fsm9/A_read0_00_write_en           |                    |               12 |             32 |
|  clk         | fsm9/A_read0_10_write_en           |                    |               14 |             32 |
|  clk         | fsm9/out_reg[2]_2                  |                    |               25 |             32 |
|  clk         |                                    | mult_pipe4/p_0_in  |               10 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in  |               10 |             51 |
|  clk         |                                    | mult_pipe5/p_0_in  |               10 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in  |                9 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in  |                9 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in  |               12 |             51 |
|  clk         |                                    | mult_pipe8/p_0_in  |               15 |             51 |
|  clk         |                                    | mult_pipe7/p_0_in  |               10 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in  |                8 |             51 |
|  clk         |                                    |                    |               61 |            128 |
+--------------+------------------------------------+--------------------+------------------+----------------+


