

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Altering name case formats</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Altering name case formats">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Altering name case formats" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Alteringnamecaseformats1"
		  data-hnd-context="608"
		  data-hnd-title="Altering name case formats"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="ApplicationNotes.html">Application Notes</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="ApplicationNotes.html" title="Application Notes" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="TopLevelUDPflowinIDS.html" title="Top Level UDP flow in IDS" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="AddressCalculationinIDS.html" title="Address Calculation in IDS" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Altering name case formats</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts14">This part of Section contains IDS-Batch Switches for generating port signals in Upper or lower case formats.&nbsp;</span></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts16">Register Port Case</span><a name="reg_name_format"></a><span class="rvts16">:</span></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps12"><a name="docs-internal-guid-f531eae0-7fff-da37-c1af-5abf548ddad8"></a><span class="rvts34">In IDesignSpec™ creation of ports/nets (in verilog) are in accordance with the input specification but users could convert the ports and signals name case to upper or lower using the switch “-reg_port_case” by providing argument. Possible Argument of Switch are - upper/lower</span></p>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts34">This switch can be added with IDS-Batch command line to generate various output.&nbsp;</span></p>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts34">Example:</span></p>
<p class="rvps12"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;1)To &nbsp;generate signals in Lower case format.</span></p>
<p class="rvps12"><span class="rvts34">Command Line: IDS-Batch &lt;input_file&gt; -bus &lt;bus_name&gt; -out &lt;output_files&gt; -dir &lt;dir_name&gt; -reg_port_case lower</span></p>
<p class="rvps12"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;2)To generate signals in Upper case fromat.</span></p>
<p class="rvps12"><span class="rvts34">Command line: IDS-Batch &lt;input_file&gt; -bus &lt;bus_name&gt; -out &lt;output_files&gt; -dir &lt;dir_name&gt; -reg_port_case upper</span></p>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps12"><a name="docs-internal-guid-17656a72-7fff-a175-2970-49ceec60e072"></a><span class="rvts126">RDL Example:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;name&nbsp; = "Block1 Address Map";</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;addrmap Section1 {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;name&nbsp; = "Section1 Address Map";</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;reg Reg1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} Field1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;reg Reg2 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} Field2[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;Reg1 Reg1 @0x0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;Reg2 Reg2 @0x4;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;Section1&nbsp; Section1 @0x0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts430">};</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts27">Generated Verilog Output:</span></p>
<p class="rvps28"><span class="rvts1386"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1386"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1386"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps28"><span class="rvts1385">-&gt;For Upper Case:</span></p>
<p class="rvps28"><span class="rvts1385"><br/></span></p>
<p class="rvps28"><span class="rvts502">// REGISTER &nbsp;: REG1 SIGNALS</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire SECTION1_REG1_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire SECTION1_REG1_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [63 : 0] SECTION1_REG1_offset; &nbsp; &nbsp; &nbsp; &nbsp;// Offset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire SECTION1_REG1_rd_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Read Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [bus_width-1 : 0] SECTION1_REG1_rd_data; &nbsp; &nbsp; &nbsp; &nbsp;// Read Data</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output SECTION1_REG1_enb; // REGISTER ENABLE</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; reg [31 : 0] SECTION1_REG1_FIELD1_q; // FIELD : FIELD1</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input [32- 1 : 0] SECTION1_REG1_FIELD1_in;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input SECTION1_REG1_FIELD1_in_enb;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output [31 : 0] SECTION1_REG1_FIELD1_r;</span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; // REGISTER &nbsp;: REG2 SIGNALS</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire SECTION1_REG2_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire SECTION1_REG2_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [63 : 0] SECTION1_REG2_offset; &nbsp; &nbsp; &nbsp; &nbsp;// Offset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire SECTION1_REG2_rd_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Read Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [bus_width-1 : 0] SECTION1_REG2_rd_data; &nbsp; &nbsp; &nbsp; &nbsp;// Read Data</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output SECTION1_REG2_enb; // REGISTER ENABLE</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; reg [31 : 0] SECTION1_REG2_FIELD2_q; // FIELD : FIELD2</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input [32- 1 : 0] SECTION1_REG2_FIELD2_in;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input SECTION1_REG2_FIELD2_in_enb;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output [31 : 0] SECTION1_REG2_FIELD2_r;</span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps28"><span class="rvts1386"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps28"><span class="rvts1385">-&gt;For Lower Case</span></p>
<p class="rvps28"><span class="rvts1385"><br/></span></p>
<p class="rvps28"><span class="rvts502">// REGISTER &nbsp;: REG1 SIGNALS</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire section1_reg1_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire section1_reg1_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [63 : 0] section1_reg1_offset; &nbsp; &nbsp; &nbsp; &nbsp;// Offset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire section1_reg1_rd_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Read Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [bus_width-1 : 0] section1_reg1_rd_data; &nbsp; &nbsp; &nbsp; &nbsp;// Read Data</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output section1_reg1_enb; // REGISTER ENABLE</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; reg [31 : 0] section1_reg1_field1_q; // FIELD : field1</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input [32- 1 : 0] section1_reg1_field1_in;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input section1_reg1_field1_in_enb;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output [31 : 0] section1_reg1_field1_r;</span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; // REGISTER &nbsp;: REG2 SIGNALS</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire section1_reg2_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire section1_reg2_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [63 : 0] section1_reg2_offset; &nbsp; &nbsp; &nbsp; &nbsp;// Offset</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire section1_reg2_rd_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Read Valid</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; wire [bus_width-1 : 0] section1_reg2_rd_data; &nbsp; &nbsp; &nbsp; &nbsp;// Read Data</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output section1_reg2_enb; // REGISTER ENABLE</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; reg [31 : 0] section1_reg2_field2_q; // FIELD : field2</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input [32- 1 : 0] section1_reg2_field2_in;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; input section1_reg2_field2_in_enb;</span></p>
<p class="rvps28"><span class="rvts502">&nbsp; &nbsp; output [31 : 0] section1_reg2_field2_r;</span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps154"><span class="rvts126">Support of the -reg_p</span><a name="reg_port_case_66"></a><span class="rvts126">ort_case switch in UVM</span></p>
<p class="rvps154"><span class="rvts34"><br/></span></p>
<p class="rvps154"><span class="rvts34">In IDesignSpec, the creation of ports/nets (in Verilog) is in accordance with the input specification, but users could convert the port and signal names to upper or lower case using the switch “-reg_port_case” by providing an argument. Possible arguments for switching are upper/lower. The switch "-reg_port_case" also changes the upper and lower of the &lt;upper/lower&gt; _q register with port.&nbsp;</span></p>
<p class="rvps702"><span class="rvts34">In order to enable the use of the -reg_port_case property in UVM, the IDS HDL path must be adjusted accordingly.</span></p>
<p class="rvps702"><span class="rvts36">To align with the IDS implementation of upper and lower case register ports, including &lt;upper/lower register name&gt;_q in Verilog, it is necessary for IDS to modify the HDL path accordingly. This modification will enable IDS to correctly handle and support upper and lower case register ports, ensuring proper functionality and compatibility with the desired register naming convention.&nbsp;</span></p>
<p class="rvps702"><span class="rvts36"><br/></span></p>
<p class="rvps702"><span class="rvts31">Command Line:</span></p>
<p class="rvps702"><span class="rvts31"><br/></span></p>
<p class="rvps702"><span class="rvts36">idsbatch &lt;inp_file&gt; </span><span class="rvts34">-reg_port_case -dir ids</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps702"><span class="rvts31">IDS-Word Input</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps149"><img alt="" style="width : 602px; height : 321px;" src="lib/NewItem5061.png"></p>
<p class="rvps149"><span class="rvts126"><br/></span></p>
<p class="rvps149"><span class="rvts35">IDS-Excel</span></p>
<p class="rvps149"><span class="rvts126"><br/></span></p>
<p class="rvps149"><img alt="" style="width : 779px; height : 244px; padding : 1px;" src="lib/NewItem5065.png"></p>
<p class="rvps702"><span class="rvts31"><br/></span></p>
<p class="rvps702"><span class="rvts31">SystemRDL Input</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps149"><span class="rvts370">addrmap block_name {</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "block_name Address Map";</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;reg Reg_n1 {&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = r;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=rclr;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} Fld[31:0] = 32'h0;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;reg Reg_n2 {&nbsp;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} Fld2[31:16] = 16'h0;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} Fld3[15:0] = 16'h0;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;Reg_n1 Reg_n1 @0x0;</span></p>
<p class="rvps149"><span class="rvts370">&nbsp;&nbsp;Reg_n2 Reg_n2 @0x4;</span></p>
<p class="rvps149"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps149"><span class="rvts35">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">virtual function void build();</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//REG_N1</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n1 = block_name_Reg_n1::type_id::create("Reg_n1");</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n1.configure(this, null, "Reg_n1");</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n1.build();</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_reg( Reg_n1, 'h0, "RW");</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//REG_N2</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n2 = block_name_Reg_n2::type_id::create("Reg_n2");</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n2.configure(this, null, "Reg_n2");</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n2.build();</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_reg( Reg_n2, 'h4, "RW");</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(Reg_n1.has_hdl_path()) begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n1.clear_hdl_path();</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;Reg_n1.add_hdl_path_slice("</span><span class="rvts1387">REG_N1_FLD_q</span><span class="rvts373">", 0, 32);</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(Reg_n2.has_hdl_path()) begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n2.clear_hdl_path();</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n2.add_hdl_path_slice("</span><span class="rvts1387">REG_N2_FLD2_q</span><span class="rvts373">", 16, 16);</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg_n2.add_hdl_path_slice("</span><span class="rvts1388">REG_N2_FLD3_q</span><span class="rvts373">", 0, 16);</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
<p class="rvps28"><span class="rvts1329"><br/></span></p>
<p class="rvps28"><span class="rvts143">NOTE:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li style="text-indent: 0px" class="rvps194 noindent"><span class="rvts670">This</span><span class="rvts143"> </span><span class="rvts670">Switch does not work for IDSng input format.&nbsp;</span></li>
 <li style="text-indent: 0px" class="rvps194 noindent"><span class="rvts670">Component name should be unique while using this switch to avoid conflict, i.e. working of this switch is case insensitive, hence capital and small letter format for same name will be consider as one. For eg: "reg2" and "REG2" will be considered same.</span></li>
 <li style="text-indent: 0px" class="rvps194 noindent"><span class="rvts670">For customizing the name of the ports and signals, please refer here </span><a class="rvts1389" href="RTLNameFormat.html#RTL%20Name%20Format%20Pattern">(more details)</a><span class="rvts502">.&nbsp;</span></li>
</ul>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps28"><span class="rvts502"><br/></span></p>
<p class="rvps129"><span class="rvts370"><br/></span></p>
<p class="rvps129"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpauthoringsoftware.com/articles/what-is-a-help-authoring-tool/">Simplify Your Help Documentation Process with a Help Authoring Tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

