#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe48d804c70 .scope module, "testSim" "testSim" 2 1;
 .timescale 0 0;
P_0x7fe48d804a20 .param/l "half_period" 0 2 2, +C4<00000000000000000000000111110100>;
v0x7fe48d804e50_0 .var "clock", 0 0;
E_0x7fe48d8048d0 .event edge, v0x7fe48d804e50_0;
    .scope S_0x7fe48d804c70;
T_0 ;
    %wait E_0x7fe48d8048d0;
    %vpi_call 2 13 "$display", "clock changed" {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe48d804c70;
T_1 ;
    %delay 1400, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "testSim.v";
