{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:51:28 2021 " "Info: Processing started: Wed Nov 24 21:51:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_io0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_io0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_io0-SYN " "Info: Found design unit 1: lpm_ram_io0-SYN" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_io0 " "Info: Found entity 1: lpm_ram_io0" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structural " "Info: Found design unit 1: datapath-Structural" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-rtl " "Info: Found design unit 1: display-rtl" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_r_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_r_alu-rtl " "Info: Found design unit 1: exp_r_alu-rtl" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-RTL " "Info: Found design unit 1: fsm-RTL" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath1.vhd " "Warning: Can't analyze file -- file C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset datapath.vhd(109) " "Warning (10492): VHDL Process Statement warning at datapath.vhd(109): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:U0 " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:U0\"" {  } { { "datapath.vhd" "U0" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset fsm.vhd(46) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(46): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar sw_pc_ar:U1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"sw_pc_ar:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sw_pc_ar.vhd(23) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sw_pc_ar.vhd(33) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(33): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pcclr sw_pc_ar.vhd(42) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(42): signal \"pcclr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/sw_pc_ar.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io0 lpm_ram_io0:U2 " "Info: Elaborating entity \"lpm_ram_io0\" for hierarchy \"lpm_ram_io0:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborating entity \"lpm_ram_io\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "lpm_ram_io_component" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Instantiated megafunction \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX3000A " "Info: Parameter \"intended_device_family\" = \"MAX3000A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file initial_file.mif " "Info: Parameter \"lpm_file\" = \"initial_file.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_IO " "Info: Parameter \"lpm_type\" = \"LPM_RAM_IO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 149 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_86a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86a1 " "Info: Found entity 1: altsyncram_86a1" {  } { { "db/altsyncram_86a1.tdf" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/db/altsyncram_86a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86a1 lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated " "Info: Elaborating entity \"altsyncram_86a1\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_r_alu exp_r_alu:U3 " "Info: Elaborating entity \"exp_r_alu\" for hierarchy \"exp_r_alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset exp_r_alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at exp_r_alu.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U4 " "Info: Elaborating entity \"display\" for hierarchy \"display:U4\"" {  } { { "datapath.vhd" "U4" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(81) " "Warning (10492): VHDL Process Statement warning at display.vhd(81): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(82) " "Warning (10492): VHDL Process Statement warning at display.vhd(82): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(83) " "Warning (10492): VHDL Process Statement warning at display.vhd(83): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(84) " "Warning (10492): VHDL Process Statement warning at display.vhd(84): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(85) " "Warning (10492): VHDL Process Statement warning at display.vhd(85): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(86) " "Warning (10492): VHDL Process Statement warning at display.vhd(86): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(87) " "Warning (10492): VHDL Process Statement warning at display.vhd(87): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(88) " "Warning (10492): VHDL Process Statement warning at display.vhd(88): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[0\] " "Warning: Bidir \"dout\[0\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[1\] " "Warning: Bidir \"dout\[1\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[2\] " "Warning: Bidir \"dout\[2\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[3\] " "Warning: Bidir \"dout\[3\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[4\] " "Warning: Bidir \"dout\[4\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[5\] " "Warning: Bidir \"dout\[5\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[6\] " "Warning: Bidir \"dout\[6\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[7\] " "Warning: Bidir \"dout\[7\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[4\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[4\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[0\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[0\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[5\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[5\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[1\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[1\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[6\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[6\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[2\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[2\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[7\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[7\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[3\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[3\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_86a1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fsm.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/fsm.vhd" 76 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/exp_r_alu.vhd" 18 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[0\] GND " "Warning (13410): Pin \"seg\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_5/exp_5_fsm_dataway01/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[0\] " "Info: Register \"exp_r_alu:U3\|r5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[1\] " "Info: Register \"exp_r_alu:U3\|r5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[2\] " "Info: Register \"exp_r_alu:U3\|r5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[3\] " "Info: Register \"exp_r_alu:U3\|r5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[4\] " "Info: Register \"exp_r_alu:U3\|r5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[5\] " "Info: Register \"exp_r_alu:U3\|r5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[6\] " "Info: Register \"exp_r_alu:U3\|r5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r5\[7\] " "Info: Register \"exp_r_alu:U3\|r5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[0\] " "Info: Register \"exp_r_alu:U3\|r4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[1\] " "Info: Register \"exp_r_alu:U3\|r4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[2\] " "Info: Register \"exp_r_alu:U3\|r4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[3\] " "Info: Register \"exp_r_alu:U3\|r4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[4\] " "Info: Register \"exp_r_alu:U3\|r4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[5\] " "Info: Register \"exp_r_alu:U3\|r4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[6\] " "Info: Register \"exp_r_alu:U3\|r4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[7\] " "Info: Register \"exp_r_alu:U3\|r4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:U0\|mcode\[13\] " "Info: Register \"fsm:U0\|mcode\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:51:30 2021 " "Info: Processing ended: Wed Nov 24 21:51:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
