Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Mon May 12 20:59:58 2014
| Host         : joel-MacBookPro running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -file leon3mp_timing_summary_postroute_physopted.rpt -pb leon3mp_timing_summary_postroute_physopted.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q (HIGH)

 There are 478 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk705kHz_reg/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 54 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2089 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.380     -398.355                    218                46055       -0.570       -3.265                     12                46055        2.845        0.000                       0                 20289  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                           -6.380     -389.983                    177                19290       -0.072       -0.072                      1                19290        3.000        0.000                       0                 12886  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 17.845        0.000                       0                     2  
  CLKOUT0_1                                                    4.127        0.000                      0                12599        0.055        0.000                      0                12599        8.750        0.000                       0                  6784  
  CLKOUT1                                                     11.599        0.000                      0                  679        0.092        0.000                      0                  679        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               17.845        0.000                       0                     2  
  CLKOUT2                                                                                                                                                                                                  2.845        0.000                       0                     2  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         23.312        0.000                      0                  534        0.087        0.000                      0                  534       13.750        0.000                       0                   270  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.931        0.000                      0                    1        0.270        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                           -0.096       -0.775                      9                 4340        0.060        0.000                      0                 4340  
clk                                                      CLKOUT0_1                                                      1.151        0.000                      0                 4109       -0.570       -3.193                     11                 4109  
CLKOUT1                                                  CLKOUT0_1                                                      4.594        0.000                      0                  191        4.707        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                       -0.394       -7.597                     32                  103       14.347        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.147        0.000                      0                   18       28.727        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                    8.165        0.000                      0                 2222        1.807        0.000                      0                 2222  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                      1.096        0.000                      0                    6       15.085        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                          1.575        0.000                      0                 4268        0.896        0.000                      0                 4268  
**async_default**                                      clk                                                    clk                                                          5.464        0.000                      0                   99        0.356        0.000                      0                   99  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.289        0.000                      0                   98        0.364        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          177  Failing Endpoints,  Worst Slack       -6.380ns,  Total Violation     -389.983ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.072ns,  Total Violation       -0.072ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.380ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/x_array_reg[123][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.960ns  (logic 9.197ns (61.476%)  route 5.763ns (38.524%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       3.549     5.031    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X49Y90                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[123][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.456     5.487 r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[123][8]/Q
                         net (fo=2, routed)           1.163     6.650    io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[8]
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.774 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_431/O
                         net (fo=1, routed)           0.800     7.573    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_431
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.697 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_157/O
                         net (fo=1, routed)           0.000     7.697    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_157
    SLICE_X48Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     7.914 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_71/O
                         net (fo=1, routed)           0.000     7.914    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_71
    SLICE_X48Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     8.008 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_28/O
                         net (fo=1, routed)           1.146     9.154    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_28
    SLICE_X50Y108        LUT6 (Prop_lut6_I0_O)        0.316     9.470 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_7/O
                         net (fo=2, routed)           0.790    10.261    io0/n_268_inst_ADC_TOP
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.297 r  io0/y_array1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.299    io0/n_106_y_array1__1
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.817 r  io0/y_array1__2/P[1]
                         net (fo=4, routed)           0.945    16.762    io0/inst_ADC_TOP/isnt_filter/I61[1]
    SLICE_X55Y110        LUT3 (Prop_lut3_I1_O)        0.124    16.886 r  io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_4/O
                         net (fo=1, routed)           0.334    17.220    io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_4
    SLICE_X56Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.616 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.616    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[19]_i_2
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.733 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.733    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[23]_i_2
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.850 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.850    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[27]_i_2
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.967    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[31]_i_2
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.084    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[35]_i_2
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[39]_i_2
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.318 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.318    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[43]_i_2
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.435 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.435    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[47]_i_2
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.552 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.552    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[51]_i_2
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.669 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.669    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_3
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.786 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.786    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_2
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.101 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]_i_4/O[3]
                         net (fo=1, routed)           0.583    19.684    io0/inst_ADC_TOP/isnt_filter/y_array0[63]
    SLICE_X57Y120        LUT3 (Prop_lut3_I1_O)        0.307    19.991 r  io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_2/O
                         net (fo=1, routed)           0.000    19.991    io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_2
    SLICE_X57Y120        FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12879, routed)       2.080    13.491    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X57Y120                                                     r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]/C
                         clock pessimism              0.123    13.614    
                         clock uncertainty           -0.035    13.578    
    SLICE_X57Y120        FDCE (Setup_fdce_C_D)        0.032    13.610    io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                 -6.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/x_array_reg[100][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[101][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12879, routed)       1.495     1.745    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X49Y91                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[100][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[100][9]/Q
                         net (fo=2, routed)           0.112     1.998    io0/inst_ADC_TOP/isnt_filter/x_array_reg[100]_100[9]
    SLICE_X49Y92         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[101][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       1.781     2.218    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X49Y92                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[101][9]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.070     2.069    io0/inst_ADC_TOP/isnt_filter/x_array_reg[101][9]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     10.000  6.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y0   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[m][icc][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 3.176ns (21.405%)  route 11.662ns (78.595%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 25.536 - 20.000 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.704     5.933    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X75Y70                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[m][icc][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y70         FDRE (Prop_fdre_C_Q)         0.456     6.389 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[m][icc][1]/Q
                         net (fo=9, routed)           1.695     8.084    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r_reg[m][icc][1]
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.124     8.208 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[e][bp]_i_6/O
                         net (fo=1, routed)           0.000     8.208    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[e][bp]_i_6
    SLICE_X68Y81         MUXF7 (Prop_muxf7_I1_O)      0.217     8.425 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][bp]_i_3/O
                         net (fo=1, routed)           0.823     9.248    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r_reg[e][bp]_i_3
    SLICE_X75Y81         LUT6 (Prop_lut6_I0_O)        0.299     9.547 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[e][bp]_i_2/O
                         net (fo=35, routed)          1.312    10.859    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[e][bp]_i_2
    SLICE_X61Y75         LUT3 (Prop_lut3_I1_O)        0.118    10.977 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][5]_i_31/O
                         net (fo=2, routed)           0.699    11.676    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][5]_i_31
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.326    12.002 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][5]_i_10/O
                         net (fo=1, routed)           0.477    12.479    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][5]_i_10
    SLICE_X59Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.005 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[f][pc][5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.005    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r_reg[f][pc][5]_i_7
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.318 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[f][pc][9]_i_7/O[3]
                         net (fo=2, routed)           1.088    14.406    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_4_r_reg[f][pc][9]_i_7
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.306    14.712 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][9]_i_3/O
                         net (fo=1, routed)           0.586    15.298    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][9]_i_3
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.422 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][9]_i_1/O
                         net (fo=2, routed)           1.489    16.911    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][9]_i_1
    SLICE_X64Y91         LUT3 (Prop_lut3_I0_O)        0.124    17.035 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a9.x[0].r_i_70/O
                         net (fo=1, routed)           1.277    18.312    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/ici[rpc][5]
    SLICE_X78Y102        LUT6 (Prop_lut6_I3_O)        0.124    18.436 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_59/O
                         net (fo=1, routed)           0.710    19.146    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_a9.x[0].r_i_59
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.119    19.265 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_28/O
                         net (fo=10, routed)          1.505    20.771    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/ADDR[7]
    RAMB18_X1Y50         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12879, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.525    25.536    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/I1
    RAMB18_X1Y50                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/CLKARDCLK
                         clock pessimism              0.217    25.753    
                         clock uncertainty           -0.082    25.672    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    24.898    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                         -20.771    
  -------------------------------------------------------------------
                         slack                                  4.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][16]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.964%)  route 0.201ns (49.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12879, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.566     1.710    leon3gen.dsugen.dsu0/x0/I1
    SLICE_X62Y89                                                      r  leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164     1.874 r  leon3gen.dsugen.dsu0/x0/tb0.tr_reg[haddr][16]/Q
                         net (fo=3, routed)           0.095     1.970    leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/I4[6]
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.045     2.015 r  leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/a8.r0_i_51__2/O
                         net (fo=1, routed)           0.106     2.120    leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/vabufi[data][16]
    RAMB36_X1Y18         RAMB36E1                                     r  leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       0.428     0.866    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.880     2.291    leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/I62
    RAMB36_X1Y18                                                      r  leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLK
                         clock pessimism             -0.521     1.770    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     2.066    leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[0].ram0/nopar.s64.xc2v.x0/a8.r0
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     20.000  17.056   RAMB18_X2Y22    selector/your_instance_name/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X30Y114   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X34Y116   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.599ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crs][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.798ns  (logic 1.182ns (15.157%)  route 6.616ns (84.843%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 30.957 - 25.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  IBUF/O
                         net (fo=12879, routed)       1.316     7.798    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.812    11.508    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X26Y160                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crs][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y160        FDRE (Prop_fdre_C_Q)         0.456    11.964 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crs][0]/Q
                         net (fo=13, routed)          2.813    14.776    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crs][0]
    SLICE_X36Y127        LUT5 (Prop_lut5_I0_O)        0.124    14.900 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][7]_i_5/O
                         net (fo=3, routed)           0.674    15.574    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][7]_i_5
    SLICE_X36Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.698 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][6]_i_2/O
                         net (fo=21, routed)          1.542    17.240    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][6]_i_2
    SLICE_X31Y123        LUT3 (Prop_lut3_I0_O)        0.152    17.392 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[dataout][31]_i_2/O
                         net (fo=3, routed)           0.414    17.806    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_2
    SLICE_X33Y123        LUT5 (Prop_lut5_I3_O)        0.326    18.132 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[dataout][31]_i_1/O
                         net (fo=32, routed)          1.174    19.306    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_1
    SLICE_X29Y120        FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  IBUF/O
                         net (fo=12879, routed)       1.241    27.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.460 r  bufgclk45/O
                         net (fo=343, routed)         1.497    30.957    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X29Y120                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][1]/C
                         clock pessimism              0.242    31.199    
                         clock uncertainty           -0.089    31.110    
    SLICE_X29Y120        FDRE (Setup_fdre_C_CE)      -0.205    30.905    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][1]
  -------------------------------------------------------------------
                         required time                         30.905    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                 11.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.642%)  route 0.241ns (65.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 7.404 - 5.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=12879, routed)       0.463     5.713    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.552     6.854    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X49Y128                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.128     6.982 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][2]/Q
                         net (fo=3, routed)           0.241     7.224    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random]__0[2]
    SLICE_X53Y128        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=12879, routed)       0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.817     7.404    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X53Y128                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][3]/C
                         clock pessimism             -0.288     7.115    
    SLICE_X53Y128        FDRE (Hold_fdre_C_D)         0.017     7.132    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][3]
  -------------------------------------------------------------------
                         required time                         -7.132    
                         arrival time                           7.224    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X33Y133   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X34Y128   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y17  clkgen0/xc7l.v/bufgclk90/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     5.000   2.845    BUFGCTRL_X0Y18  clkgen0/xc7l.v/bufgclkio/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 1.343ns (21.726%)  route 4.838ns (78.274%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.436ns = ( 33.436 - 30.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936     1.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.813     3.846    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X25Y38                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.419     4.265 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.786     5.051    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.296     5.347 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=11, routed)          1.105     6.452    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_reg_in[3]_i_2
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.576 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, routed)           1.445     8.020    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I1[0]
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.150     8.170 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.829     8.999    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.354     9.353 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.674    10.027    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I3
    SLICE_X11Y33         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    31.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.683    33.436    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X11Y33                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.367    33.804    
                         clock uncertainty           -0.035    33.768    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.429    33.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         33.339    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 23.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.476%)  route 0.216ns (60.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.776     0.776    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.802 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.637     1.439    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X15Y39                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.216     1.797    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y38         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.926 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.912     1.838    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y38                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.382     1.455    
    SLICE_X14Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.709    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X14Y38   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X14Y38   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.464ns (47.873%)  route 0.505ns (52.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 61.565 - 60.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X23Y38                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.340     2.197 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.505     2.703    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.827 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     2.827    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X23Y38         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.565    61.565    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X23Y38                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.292    61.857    
                         clock uncertainty           -0.035    61.822    
    SLICE_X23Y38         FDCE (Setup_fdce_C_D)       -0.064    61.758    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.758    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 58.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.700     0.700    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X23Y38                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.112     0.812 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.168     0.981    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     1.026    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X23Y38         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X23Y38                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.129     0.700    
    SLICE_X23Y38         FDCE (Hold_fdce_C_D)         0.055     0.755    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X23Y38  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X23Y38  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X23Y38  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.096ns,  Total Violation       -0.775ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[30][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 0.642ns (7.181%)  route 8.298ns (92.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.618     5.846    io0/I1
    SLICE_X46Y103                                                     r  io0/ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     6.364 r  io0/ADDR_reg[3]/Q
                         net (fo=256, routed)         6.264    12.628    io0/inst_top/inst_DAC_BUFFER/I3[3]
    SLICE_X54Y42         LUT5 (Prop_lut5_I2_O)        0.124    12.752 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[30][15]_i_1__0/O
                         net (fo=16, routed)          2.034    14.786    io0/inst_top/inst_DAC_BUFFER/n_0_Memory_array[30][15]_i_1__0
    SLICE_X62Y42         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[30][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12879, routed)       3.558    14.969    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X62Y42                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[30][13]/C
                         clock pessimism              0.071    15.040    
                         clock uncertainty           -0.180    14.859    
    SLICE_X62Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.690    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[30][13]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                 -0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 io0/sLED_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[121][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.141ns (11.997%)  route 1.034ns (88.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12879, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.558     1.702    io0/I1
    SLICE_X47Y69                                                      r  io0/sLED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDCE (Prop_fdce_C_Q)         0.141     1.843 r  io0/sLED_reg[3]/Q
                         net (fo=64, routed)          1.034     2.878    io0/inst_top/inst_DAC_BUFFER/Q[3]
    SLICE_X47Y43         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[121][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       2.322     2.759    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X47Y43                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[121][3]/C
                         clock pessimism             -0.188     2.572    
                         clock uncertainty            0.180     2.752    
    SLICE_X47Y43         FDCE (Hold_fdce_C_D)         0.066     2.818    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[121][3]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.570ns,  Total Violation       -3.193ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[30][8]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        10.266ns  (logic 0.456ns (4.442%)  route 9.810ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 25.502 - 20.000 ) 
    Source Clock Delay      (SCD):    3.946ns = ( 13.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=12879, routed)       2.464    13.946    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X52Y116                                                     r  io0/inst_ADC_TOP/isnt_filter/y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456    14.402 r  io0/inst_ADC_TOP/isnt_filter/y_reg[24]/Q
                         net (fo=131, routed)         9.810    24.212    io0/inst_ADC_TOP/inst_Buffer/D[8]
    SLICE_X14Y124        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[30][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12879, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.491    25.502    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X14Y124                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[30][8]/C
                         clock pessimism              0.071    25.573    
                         clock uncertainty           -0.180    25.392    
    SLICE_X14Y124        FDCE (Setup_fdce_C_D)       -0.030    25.362    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[30][8]
  -------------------------------------------------------------------
                         required time                         25.362    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                  1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.570ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[32][5]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.418ns (21.243%)  route 1.550ns (78.757%))
  Logic Levels:           0  
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.846ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  IBUF/O
                         net (fo=12879, routed)       2.168     3.579    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X54Y116                                                     r  io0/inst_ADC_TOP/isnt_filter/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.418     3.997 r  io0/inst_ADC_TOP/isnt_filter/y_reg[21]/Q
                         net (fo=131, routed)         1.550     5.547    io0/inst_ADC_TOP/inst_Buffer/D[5]
    SLICE_X47Y105        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[32][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.618     5.846    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X47Y105                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[32][5]/C
                         clock pessimism             -0.071     5.776    
                         clock uncertainty            0.180     5.956    
    SLICE_X47Y105        FDCE (Hold_fdce_C_D)         0.161     6.117    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[32][5]
  -------------------------------------------------------------------
                         required time                         -6.117    
                         arrival time                           5.547    
  -------------------------------------------------------------------
                         slack                                 -0.570    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.687ns  (logic 2.044ns (23.531%)  route 6.643ns (76.469%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 25.561 - 20.000 ) 
    Source Clock Delay      (SCD):    6.304ns = ( 11.304 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  IBUF/O
                         net (fo=12879, routed)       1.316     7.798    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.609    11.304    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X34Y122                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.518    11.822 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][23]/Q
                         net (fo=11, routed)          3.027    14.850    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O5[23]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.124    14.974 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000    14.974    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[nak]_i_7
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.507 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.507    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[nak]_i_3
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.761 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_2/CO[0]
                         net (fo=30, routed)          0.763    16.524    eth0.e1/m100.u0/ethc0/n_7_rx_rmii1.rx0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.367    16.891 r  eth0.e1/m100.u0/ethc0/a9.x[0].r0_i_64/O
                         net (fo=14, routed)          1.125    18.017    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I31
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.141 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_53__1/O
                         net (fo=1, routed)           1.051    19.191    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_53__1
    SLICE_X7Y100         LUT6 (Prop_lut6_I1_O)        0.124    19.315 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_14__2/O
                         net (fo=1, routed)           0.676    19.991    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/DIA[3]
    RAMB36_X0Y20         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12879, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.550    25.561    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/I1
    RAMB36_X0Y20                                                      r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.071    25.632    
                         clock uncertainty           -0.310    25.322    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    24.585    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         24.585    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.733%)  route 0.214ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.859ns = ( 6.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=12879, routed)       0.463     5.713    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.557     6.859    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X31Y122                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.141     7.000 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][0]/Q
                         net (fo=10, routed)          0.214     7.214    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/DIA0
    SLICE_X34Y116        RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       0.428     0.866    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.827     2.239    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/WCLK
    SLICE_X34Y116                                                     r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.188     2.051    
                         clock uncertainty            0.310     2.361    
    SLICE_X34Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.508    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  4.707    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           32  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation       -7.597ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.803ns (35.630%)  route 3.257ns (64.370%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 10.955 - 5.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.616     5.844    eth0.e1/m100.u0/ethc0/I1
    SLICE_X49Y109                                                     r  eth0.e1/m100.u0/ethc0/r_reg[txlength][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.419     6.263 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][2]/Q
                         net (fo=10, routed)          1.210     7.473    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I6[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I1_O)        0.299     7.772 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_9/O
                         net (fo=1, routed)           0.000     7.772    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_9
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.304 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][9]_i_5/CO[3]
                         net (fo=8, routed)           0.371     8.675    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][9]_i_5
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.429     9.104 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0/O
                         net (fo=2, routed)           0.415     9.519    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__0
    SLICE_X51Y121        LUT6 (Prop_lut6_I2_O)        0.124     9.643 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1/O
                         net (fo=33, routed)          1.261    10.905    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__1
    SLICE_X61Y107        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  IBUF/O
                         net (fo=12879, routed)       1.241     7.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.495    10.955    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X61Y107                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/C
                         clock pessimism              0.071    11.026    
                         clock uncertainty           -0.310    10.716    
    SLICE_X61Y107        FDRE (Setup_fdre_C_CE)      -0.205    10.511    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                 -0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.347ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 7.418 - 5.000 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 21.704 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=12879, routed)       0.391    20.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.560    21.704    eth0.e1/m100.u0/ethc0/I1
    SLICE_X61Y106                                                     r  eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141    21.845 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/Q
                         net (fo=1, routed)           0.112    21.957    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I13[29]
    SLICE_X61Y107        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=12879, routed)       0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.831     7.418    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X61Y107                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/C
                         clock pessimism             -0.188     7.230    
                         clock uncertainty            0.310     7.540    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.071     7.611    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]
  -------------------------------------------------------------------
                         required time                         -7.611    
                         arrival time                          21.957    
  -------------------------------------------------------------------
                         slack                                 14.347    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.464ns (23.683%)  route 1.495ns (76.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 33.428 - 30.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X23Y38                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.340     2.197 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.505     2.703    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.827 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.990     3.817    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y31         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    61.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    61.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.675    63.428    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X25Y31                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.428    
                         clock uncertainty           -0.035    63.393    
    SLICE_X25Y31         FDRE (Setup_fdre_C_R)       -0.429    62.964    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.964    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                 59.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.727ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.310ns  (logic 0.374ns (28.559%)  route 0.936ns (71.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.844ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.565    61.565    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X23Y38                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDCE (Prop_fdce_C_Q)         0.274    61.839 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.936    62.775    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X23Y36         LUT5 (Prop_lut5_I0_O)        0.100    62.875 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    62.875    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X23Y36         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936    31.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    32.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.811    33.844    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X23Y36                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    33.844    
                         clock uncertainty            0.035    33.879    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.269    34.148    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.148    
                         arrival time                          62.875    
  -------------------------------------------------------------------
                         slack                                 28.727    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.165ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][1]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.580ns (5.198%)  route 10.577ns (94.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 25.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.695     5.923    rst0/I3
    SLICE_X72Y137                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  rst0/async.rstoutl_reg/Q
                         net (fo=93, routed)          3.105     9.485    rst0/O2
    SLICE_X69Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.609 f  rst0/last_start_i_1/O
                         net (fo=2516, routed)        7.472    17.081    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X49Y107        FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12879, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.496    25.507    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X49Y107                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][1]/C
                         clock pessimism              0.225    25.732    
                         clock uncertainty           -0.082    25.650    
    SLICE_X49Y107        FDCE (Recov_fdce_C_CLR)     -0.405    25.245    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][1]
  -------------------------------------------------------------------
                         required time                         25.245    
                         arrival time                         -17.081    
  -------------------------------------------------------------------
                         slack                                  8.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mg2.sr1/r_reg[oen]/PRE
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.186ns (9.369%)  route 1.799ns (90.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12879, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.586     1.730    rst0/I3
    SLICE_X72Y137                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.141     1.871 r  rst0/async.rstoutl_reg/Q
                         net (fo=93, routed)          1.443     3.315    rst0/O2
    SLICE_X61Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.360 f  rst0/last_start_i_1_replica_8/O
                         net (fo=430, routed)         0.356     3.716    mg2.sr1/p_0_in_0_repN_8_alias
    SLICE_X56Y95         FDPE                                         f  mg2.sr1/r_reg[oen]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       0.428     0.866    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.835     2.246    mg2.sr1/I2
    SLICE_X56Y95                                                      r  mg2.sr1/r_reg[oen]/C
                         clock pessimism             -0.266     1.979    
    SLICE_X56Y95         FDPE (Remov_fdpe_C_PRE)     -0.071     1.908    mg2.sr1/r_reg[oen]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  1.807    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.675%)  route 2.701ns (82.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 10.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.695     5.923    rst0/I3
    SLICE_X72Y137                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  rst0/async.rstoutl_reg/Q
                         net (fo=93, routed)          1.808     8.187    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I158
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.124     8.311 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.894     9.205    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X55Y115        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  IBUF/O
                         net (fo=12879, routed)       1.241     7.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.485    10.945    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I102
    SLICE_X55Y115                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.071    11.016    
                         clock uncertainty           -0.310    10.706    
    SLICE_X55Y115        FDCE (Recov_fdce_C_CLR)     -0.405    10.301    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  1.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.085ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.086%)  route 0.656ns (77.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 21.705 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=12879, routed)       0.391    20.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.561    21.705    eth0.e1/m100.u0/ethc0/I1
    SLICE_X40Y107                                                     r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.141    21.846 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=9, routed)           0.288    22.135    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I9
    SLICE_X40Y112        LUT2 (Prop_lut2_I0_O)        0.045    22.180 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.368    22.548    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X50Y118        FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=12879, routed)       0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.822     7.408    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I102
    SLICE_X50Y118                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism             -0.188     7.220    
                         clock uncertainty            0.310     7.530    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.067     7.463    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.463    
                         arrival time                          22.548    
  -------------------------------------------------------------------
                         slack                                 15.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[16][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.580ns (10.399%)  route 4.998ns (89.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 13.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        1.695     5.923    rst0/I3
    SLICE_X72Y137                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  rst0/async.rstoutl_reg/Q
                         net (fo=93, routed)          3.276     9.655    rst0/O2
    SLICE_X44Y125        LUT1 (Prop_lut1_I0_O)        0.124     9.779 f  rst0/last_start_i_1_replica_4/O
                         net (fo=250, routed)         1.721    11.501    io0/inst_ADC_TOP/isnt_filter/p_0_in_0_repN_4_alias
    SLICE_X40Y118        FDCE                                         f  io0/inst_ADC_TOP/isnt_filter/x_array_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12879, routed)       2.179    13.590    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X40Y118                                                     r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[16][6]/C
                         clock pessimism              0.071    13.661    
                         clock uncertainty           -0.180    13.480    
    SLICE_X40Y118        FDCE (Recov_fdce_C_CLR)     -0.405    13.075    io0/inst_ADC_TOP/isnt_filter/x_array_reg[16][6]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[68][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.186ns (11.224%)  route 1.471ns (88.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12879, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6782, routed)        0.586     1.730    rst0/I3
    SLICE_X72Y137                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_fdce_C_Q)         0.141     1.871 r  rst0/async.rstoutl_reg/Q
                         net (fo=93, routed)          1.275     3.147    rst0/O2
    SLICE_X69Y49         LUT1 (Prop_lut1_I0_O)        0.045     3.192 f  rst0/last_start_i_1/O
                         net (fo=2516, routed)        0.196     3.388    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X69Y49         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[68][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       2.154     2.591    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X69Y49                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[68][11]/C
                         clock pessimism             -0.188     2.403    
                         clock uncertainty            0.180     2.584    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.492    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[68][11]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.604ns (13.847%)  route 3.758ns (86.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.078ns = ( 16.078 - 10.000 ) 
    Source Clock Delay      (SCD):    6.200ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12879, routed)       4.718     6.200    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y35                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     6.656 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=171, routed)         1.571     8.226    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.148     8.374 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.187    10.561    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X13Y31         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12879, routed)       4.666    16.078    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y31                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.546    16.623    
                         clock uncertainty           -0.035    16.588    
    SLICE_X13Y31         FDPE (Recov_fdpe_C_PRE)     -0.563    16.025    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         16.025    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  5.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.234%)  route 0.248ns (63.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12879, routed)       2.480     2.730    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y34                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDPE (Prop_fdpe_C_Q)         0.141     2.871 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.248     3.119    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X17Y33         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12879, routed)       2.741     3.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y33                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.323     2.856    
    SLICE_X17Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.764    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.989ns (16.420%)  route 5.034ns (83.580%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 33.434 - 30.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.936     1.936    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.032 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.813     3.846    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X25Y38                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.419     4.265 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.786     5.051    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.296     5.347 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=11, routed)          1.167     6.514    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_reg_in[3]_i_2
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.638 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          1.257     7.895    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X34Y37         LUT2 (Prop_lut2_I0_O)        0.150     8.045 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.824     9.869    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y32          FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.662    31.662    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.753 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.681    33.434    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X9Y32                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.367    33.802    
                         clock uncertainty           -0.035    33.766    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.609    33.157    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 23.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.005%)  route 0.145ns (46.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.776     0.776    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.802 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.638     1.440    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X14Y40                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.604 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     1.750    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X17Y40         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.926 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.913     1.839    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X17Y40                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.361     1.477    
    SLICE_X17Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.364    





