Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:33:56 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_route_timing.rpt
| Design       : LUControl
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mdivk_reg[0]/C                 msIdx_reg[0]/CE                4.297         
mdivk_reg[0]/C                 msIdx_reg[2]/CE                4.315         
mdivk_reg[0]/C                 msIdx_reg[3]/CE                4.315         
mdivk_reg[0]/C                 msIdx_reg[4]/CE                4.315         
mdivk_reg[0]/C                 msIdx_reg[5]/CE                4.315         
mdivk_reg[0]/C                 msIdx_reg[6]/CE                4.319         
mdivk_reg[0]/C                 curTopIdx_reg[0]/CE            4.507         
mdivk_reg[0]/C                 curTopIdx_reg[1]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[2]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[3]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[4]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[5]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[6]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[7]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[8]/CE            4.602         
mdivk_reg[0]/C                 curTopIdx_reg[10]/CE           4.615         
mdivk_reg[0]/C                 curTopIdx_reg[9]/CE            4.615         
mdivk_reg[0]/C                 msIdx_reg[1]/CE                4.627         
mdivk_reg[0]/C                 curTopIdx_reg[11]/CE           4.717         
mdivk_reg[0]/C                 byteEn_reg[107]/S              4.745         
mdivk_reg[0]/C                 byteEn_reg[111]/S              4.745         
mdivk_reg[0]/C                 byteEn_reg[119]/S              4.745         
mdivk_reg[0]/C                 byteEn_reg[123]/S              4.745         
mdivk_reg[0]/C                 byteEn_reg[127]/S              4.745         
mdivk_reg[0]/C                 byteEn_reg[103]/S              4.836         
mdivk_reg[0]/C                 byteEn_reg[115]/S              4.836         
mdivk_reg[0]/C                 FSM_sequential_currentRowState_reg[0]/D
                                                              4.934         
mdivk_reg[0]/C                 FSM_sequential_currentRowState_reg[1]/D
                                                              4.968         
counter_reg[1]/C               leftIdxCounter_reg[0]/D        5.063         
counter_reg[1]/C               leftIdxCounter_reg[1]/D        5.081         
counter_reg[1]/C               leftIdxCounter_reg[4]/D        5.108         
mode_reg[0]/C                  nextTopIdxCounter_reg[3]/CE    5.131         
mode_reg[0]/C                  nextTopIdxCounter_reg[1]/CE    5.142         
counter_reg[1]/C               leftIdxCounter_reg[2]/D        5.144         
counter_reg[1]/C               msIdxCounter_reg[2]/D          5.177         
counter_reg[1]/C               leftIdxCounter_reg[6]/D        5.230         
mode_reg[0]/C                  nextTopIdxCounter_reg[2]/CE    5.233         
counter_reg[1]/C               leftIdxCounter_reg[5]/D        5.233         
counter_reg[1]/C               leftIdxCounter_reg[3]/D        5.269         
mode_reg[0]/C                  nextTopIdxCounter_reg[4]/CE    5.298         
mode_reg[0]/C                  nextTopIdxCounter_reg[6]/CE    5.298         
counter_reg[1]/C               msIdxCounter_reg[3]/D          5.301         
counter_reg[1]/C               msIdxCounter_reg[6]/D          5.317         
mode_reg[0]/C                  nextTopIdxCounter_reg[0]/CE    5.324         
counter_reg[1]/C               msIdxCounter_reg[0]/D          5.340         
counter_reg[1]/C               topIdxCounter_reg[0]/D         5.348         
counter_reg[1]/C               topIdxCounter_reg[1]/D         5.362         
stop_reg[5]/C                  waitCycles_reg[3]/D            5.363         
counter_reg[1]/C               msIdxCounter_reg[1]/D          5.366         
counter_reg[1]/C               msIdxCounter_reg[5]/D          5.368         
counter_reg[1]/C               msIdxCounter_reg[4]/D          5.383         
stop_reg[5]/C                  waitCycles_reg[0]/D            5.459         
stop_reg[5]/C                  waitCycles_reg[2]/D            5.461         
stop_reg[5]/C                  waitCycles_reg[1]/D            5.463         
stop_reg[5]/C                  waitCycles_reg[6]/D            5.466         
stop_reg[5]/C                  waitCycles_reg[4]/D            5.477         
nextTopIdx_reg[0]/C            nextTopIdx_reg[11]/D           5.529         
mode_reg[0]/C                  nextTopIdxCounter_reg[7]/CE    5.532         
stop_reg[5]/C                  waitCycles_reg[5]/D            5.542         
nextTopIdx_reg[0]/C            nextTopIdx_reg[9]/D            5.543         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[8]/D     5.569         
nextTopIdx_reg[0]/C            nextTopIdx_reg[10]/D           5.586         
mode_reg[0]/C                  nextTopIdxCounter_reg[9]/CE    5.589         
mode_reg[0]/C                  nextTopIdxCounter_reg[11]/CE   5.590         
mode_reg[0]/C                  nextTopIdxCounter_reg[8]/CE    5.590         
nextTopIdx_reg[0]/C            nextTopIdx_reg[8]/D            5.609         
counter_reg[1]/C               counter_reg[3]/R               5.675         
counter_reg[1]/C               counter_reg[4]/R               5.675         
counter_reg[1]/C               counter_reg[5]/R               5.675         
nextTopIdx_reg[0]/C            nextTopIdx_reg[7]/D            5.687         
counter_reg[1]/C               counter_reg[0]/R               5.702         
counter_reg[1]/C               counter_reg[1]/R               5.702         
mode_reg[0]/C                  nextTopIdxCounter_reg[10]/CE   5.704         
mode_reg[0]/C                  nextTopIdxCounter_reg[5]/CE    5.704         
counter_reg[1]/C               counter_reg[2]/R               5.734         
counter_reg[1]/C               counter_reg[6]/R               5.734         
nextTopIdx_reg[0]/C            nextTopIdx_reg[6]/D            5.736         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[9]/D     5.740         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[6]/D     5.835         
nextTopIdx_reg[0]/C            nextTopIdx_reg[5]/D            5.891         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[3]/D     5.902         
mode_reg[0]/C                  readRowCounter_reg[0]/D        5.904         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[4]/D     5.906         
mode_reg[0]/C                  readRowCounter_reg[2]/CE       5.944         
mode_reg[0]/C                  readRowCounter_reg[6]/CE       5.944         
counter_reg[1]/C               diagIdxCounter_reg[0]/D        5.956         
nextTopIdx_reg[0]/C            nextTopIdx_reg[4]/D            5.957         
counter_reg[1]/C               diagIdxCounter_reg[1]/D        5.972         
mode_reg[1]/C                  diagIdx_reg[5]/D               5.974         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[2]/D     5.986         
topIdxCounter_reg[1]/C         FSM_onehot_currentState_reg[10]/D
                                                              5.989         
mode_reg[1]/C                  diagIdx_reg[6]/D               6.004         
mdivk_reg[0]/C                 FSM_onehot_currentState_reg[1]/D
                                                              6.042         
mode_reg[0]/C                  readRowCounter_reg[3]/CE       6.063         
mode_reg[0]/C                  readRowCounter_reg[4]/CE       6.063         
mode_reg[0]/C                  readRowCounter_reg[5]/CE       6.063         
mode_reg[0]/C                  readRowCounter_reg[1]/D        6.065         
counter_reg[1]/C               diagIdxCounter_reg[3]/D        6.068         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[1]/D     6.104         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[11]/D    6.104         



