\hypertarget{classDRAMSimMemory}{\section{D\-R\-A\-M\-Sim\-Memory Class Reference}
\label{classDRAMSimMemory}\index{D\-R\-A\-M\-Sim\-Memory@{D\-R\-A\-M\-Sim\-Memory}}
}
Inheritance diagram for D\-R\-A\-M\-Sim\-Memory\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classDRAMSimMemory}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classDRAMSimMemory_a62c51e3bd12940fd4ab74a8d5b8de1ed}{{\bfseries D\-R\-A\-M\-Sim\-Memory} (std\-::string \&dram\-Tech\-Ini, std\-::string \&dram\-System\-Ini, std\-::string \&output\-Dir, std\-::string \&trace\-Name, uint32\-\_\-t capacity\-M\-B, uint64\-\_\-t cpu\-Freq\-Hz, uint32\-\_\-t \-\_\-min\-Latency, uint32\-\_\-t \-\_\-domain, const g\-\_\-string \&\-\_\-name)}\label{classDRAMSimMemory_a62c51e3bd12940fd4ab74a8d5b8de1ed}

\item 
\hypertarget{classDRAMSimMemory_a712837b00ca1ff452c6b314d0eac70ec}{const char $\ast$ {\bfseries get\-Name} ()}\label{classDRAMSimMemory_a712837b00ca1ff452c6b314d0eac70ec}

\item 
\hypertarget{classDRAMSimMemory_a270e07a2c22746179abb8d1e0ae442f6}{void {\bfseries init\-Stats} (\hyperlink{classAggregateStat}{Aggregate\-Stat} $\ast$parent\-Stat)}\label{classDRAMSimMemory_a270e07a2c22746179abb8d1e0ae442f6}

\item 
\hypertarget{classDRAMSimMemory_a0360046055a613f6fcf21abe76d68ac6}{uint64\-\_\-t {\bfseries access} (\hyperlink{structMemReq}{Mem\-Req} \&req, int type, uint32\-\_\-t data\-\_\-size=4)}\label{classDRAMSimMemory_a0360046055a613f6fcf21abe76d68ac6}

\item 
\hypertarget{classDRAMSimMemory_aec4b3a71bfa1e021e34d6091c31ffb97}{uint64\-\_\-t {\bfseries access} (\hyperlink{structMemReq}{Mem\-Req} \&req)}\label{classDRAMSimMemory_aec4b3a71bfa1e021e34d6091c31ffb97}

\item 
\hypertarget{classDRAMSimMemory_ae3e9517bb81acd6cc17961f210490db5}{uint32\-\_\-t {\bfseries tick} (uint64\-\_\-t cycle)}\label{classDRAMSimMemory_ae3e9517bb81acd6cc17961f210490db5}

\item 
\hypertarget{classDRAMSimMemory_a71ba63111322818f232cd1efc04a5aff}{void {\bfseries enqueue} (D\-R\-A\-M\-Sim\-Acc\-Event $\ast$ev, uint64\-\_\-t cycle)}\label{classDRAMSimMemory_a71ba63111322818f232cd1efc04a5aff}

\end{DoxyCompactItemize}


The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
dramsim\-\_\-mem\-\_\-ctrl.\-h\item 
dramsim\-\_\-mem\-\_\-ctrl.\-cpp\end{DoxyCompactItemize}
