module counter(
    input clk,
    input rst,
    output reg [3:0] count_out
    );
       
always @ (posedge(clk) || rst) begin
    if (rst == 1'b1) begin
        count_out = 4'd0;
    end else begin
        count_out = count_out + 1'b1; 
    end
end   
endmodule
