

================================================================
== Vitis HLS Report for 'OP_AL_32I'
================================================================
* Date:           Mon Mar 11 08:38:11 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem7
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.900 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     847|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      79|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     926|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |grp_fu_231_p2        |         +|   0|  0|   38|          31|          31|
    |rd_val_16_fu_345_p2  |         -|   0|  0|   38|          31|          31|
    |grp_fu_237_p2        |       and|   0|  0|   31|          31|          31|
    |rd_val_17_fu_334_p2  |      ashr|   0|  0|  100|          32|          32|
    |rd_val_19_fu_267_p2  |      ashr|   0|  0|  100|          32|          32|
    |grp_fu_219_p2        |      icmp|   0|  0|   39|          32|          32|
    |grp_fu_225_p2        |      icmp|   0|  0|   39|          32|          32|
    |rd_val_14_fu_360_p2  |      lshr|   0|  0|  100|          32|          32|
    |rd_val_18_fu_286_p2  |      lshr|   0|  0|  100|          32|          32|
    |grp_fu_207_p2        |        or|   0|  0|   31|          31|          31|
    |rd_val_10_fu_389_p2  |       shl|   0|  0|  100|          32|          32|
    |rd_val_2_fu_315_p2   |       shl|   0|  0|  100|          32|          32|
    |grp_fu_213_p2        |       xor|   0|  0|   31|          31|          31|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  847|         411|         411|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_error_phi_fu_136_p46    |  14|          3|    1|          3|
    |ap_phi_mux_rd_val_5_phi_fu_81_p46  |  65|         16|   31|        496|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  79|         19|   32|        499|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_ready    |  out|    1|  ap_ctrl_hs|     OP_AL_32I|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|     OP_AL_32I|  return value|
|opcode_val  |   in|    6|     ap_none|    opcode_val|        scalar|
|func7_val   |   in|    7|     ap_none|     func7_val|        scalar|
|func3_val   |   in|    3|     ap_none|     func3_val|        scalar|
|op1_val     |   in|   32|     ap_none|       op1_val|        scalar|
|op2_val     |   in|   32|     ap_none|       op2_val|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val"   --->   Operation 2 'read' 'op2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val"   --->   Operation 3 'read' 'op1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val"   --->   Operation 4 'read' 'func3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val"   --->   Operation 5 'read' 'func7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %opcode_val"   --->   Operation 6 'read' 'opcode_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %op1_val_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %op2_val_read"   --->   Operation 8 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.71ns)   --->   "%switch_ln9 = switch i6 %opcode_val_read, void %sw.epilog106, i6 51, void %sw.bb, i6 19, void %sw.bb55" [OP_AL_32I.cpp:9]   --->   Operation 9 'switch' 'switch_ln9' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%switch_ln36 = switch i3 %func3_val_read, void %sw.bb97, i3 0, void %sw.bb57, i3 1, void %sw.bb61, i3 2, void %sw.bb66, i3 3, void %sw.bb70, i3 4, void %sw.bb74, i3 5, void %sw.bb78, i3 6, void %sw.bb93" [OP_AL_32I.cpp:36]   --->   Operation 10 'switch' 'switch_ln36' <Predicate = (opcode_val_read == 19)> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.28ns)   --->   "%rd_val_7 = or i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:113->OP_AL_32I.cpp:49]   --->   Operation 11 'or' 'rd_val_7' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%br_ln49 = br void %sw.epilog106" [OP_AL_32I.cpp:49]   --->   Operation 12 'br' 'br_ln49' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.71>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%switch_ln43 = switch i7 %func7_val_read, void %sw.epilog106, i7 0, void %sw.bb80, i7 32, void %sw.bb85" [OP_AL_32I.cpp:43]   --->   Operation 13 'switch' 'switch_ln43' <Predicate = (opcode_val_read == 19 & func3_val_read == 5)> <Delay = 0.71>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%op2_6 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:45]   --->   Operation 14 'trunc' 'op2_6' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i5 %op2_6" [OP_AL_32I.cpp:109->OP_AL_32I.cpp:45]   --->   Operation 15 'zext' 'zext_ln109_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.18ns)   --->   "%rd_val_19 = ashr i32 %op1_val_read, i32 %zext_ln109_1" [OP_AL_32I.cpp:109->OP_AL_32I.cpp:45]   --->   Operation 16 'ashr' 'rd_val_19' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln7_5 = trunc i32 %rd_val_19" [OP_AL_32I.cpp:7]   --->   Operation 17 'trunc' 'trunc_ln7_5' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%br_ln45 = br void %sw.epilog106" [OP_AL_32I.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.71>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%op2_5 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:44]   --->   Operation 19 'trunc' 'op2_5' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i5 %op2_5" [OP_AL_32I.cpp:105->OP_AL_32I.cpp:44]   --->   Operation 20 'zext' 'zext_ln105_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "%rd_val_18 = lshr i32 %op1_val_read, i32 %zext_ln105_1" [OP_AL_32I.cpp:105->OP_AL_32I.cpp:44]   --->   Operation 21 'lshr' 'rd_val_18' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln7_4 = trunc i32 %rd_val_18" [OP_AL_32I.cpp:7]   --->   Operation 22 'trunc' 'trunc_ln7_4' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%br_ln44 = br void %sw.epilog106" [OP_AL_32I.cpp:44]   --->   Operation 23 'br' 'br_ln44' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 24 [1/1] (0.28ns)   --->   "%rd_val_6 = xor i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:101->OP_AL_32I.cpp:41]   --->   Operation 24 'xor' 'rd_val_6' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%br_ln41 = br void %sw.epilog106" [OP_AL_32I.cpp:41]   --->   Operation 25 'br' 'br_ln41' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.71>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%rd_val_4 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:96->OP_AL_32I.cpp:40]   --->   Operation 26 'icmp' 'rd_val_4' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i1 %rd_val_4" [OP_AL_32I.cpp:7]   --->   Operation 27 'zext' 'zext_ln7_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%br_ln40 = br void %sw.epilog106" [OP_AL_32I.cpp:40]   --->   Operation 28 'br' 'br_ln40' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.71>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%rd_val_3 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:92->OP_AL_32I.cpp:39]   --->   Operation 29 'icmp' 'rd_val_3' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i1 %rd_val_3" [OP_AL_32I.cpp:7]   --->   Operation 30 'zext' 'zext_ln7' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.71ns)   --->   "%br_ln39 = br void %sw.epilog106" [OP_AL_32I.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.71>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%op2 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:38]   --->   Operation 32 'trunc' 'op2' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %op2" [OP_AL_32I.cpp:88->OP_AL_32I.cpp:38]   --->   Operation 33 'zext' 'zext_ln88' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.18ns)   --->   "%rd_val_2 = shl i32 %op1_val_read, i32 %zext_ln88" [OP_AL_32I.cpp:88->OP_AL_32I.cpp:38]   --->   Operation 34 'shl' 'rd_val_2' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %rd_val_2" [OP_AL_32I.cpp:7]   --->   Operation 35 'trunc' 'trunc_ln7' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%br_ln38 = br void %sw.epilog106" [OP_AL_32I.cpp:38]   --->   Operation 36 'br' 'br_ln38' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.71>
ST_1 : Operation 37 [1/1] (0.94ns)   --->   "%rd_val_1 = add i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:80->OP_AL_32I.cpp:37]   --->   Operation 37 'add' 'rd_val_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%br_ln37 = br void %sw.epilog106" [OP_AL_32I.cpp:37]   --->   Operation 38 'br' 'br_ln37' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%rd_val = and i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:117->OP_AL_32I.cpp:50]   --->   Operation 39 'and' 'rd_val' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%br_ln50 = br void %sw.epilog106" [OP_AL_32I.cpp:50]   --->   Operation 40 'br' 'br_ln50' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.71>
ST_1 : Operation 41 [1/1] (0.71ns)   --->   "%switch_ln11 = switch i7 %func7_val_read, void %sw.epilog106, i7 0, void %sw.bb2, i7 32, void %sw.bb37" [OP_AL_32I.cpp:11]   --->   Operation 41 'switch' 'switch_ln11' <Predicate = (opcode_val_read == 51)> <Delay = 0.71>
ST_1 : Operation 42 [1/1] (0.71ns)   --->   "%switch_ln26 = switch i3 %func3_val_read, void %sw.epilog106, i3 0, void %sw.bb39, i3 5, void %sw.bb44" [OP_AL_32I.cpp:26]   --->   Operation 42 'switch' 'switch_ln26' <Predicate = (opcode_val_read == 51 & func7_val_read == 32)> <Delay = 0.71>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%op2_4 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:28]   --->   Operation 43 'trunc' 'op2_4' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i5 %op2_4" [OP_AL_32I.cpp:109->OP_AL_32I.cpp:28]   --->   Operation 44 'zext' 'zext_ln109' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%rd_val_17 = ashr i32 %op1_val_read, i32 %zext_ln109" [OP_AL_32I.cpp:109->OP_AL_32I.cpp:28]   --->   Operation 45 'ashr' 'rd_val_17' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = trunc i32 %rd_val_17" [OP_AL_32I.cpp:7]   --->   Operation 46 'trunc' 'trunc_ln7_3' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.71ns)   --->   "%br_ln28 = br void %sw.epilog106" [OP_AL_32I.cpp:28]   --->   Operation 47 'br' 'br_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.71>
ST_1 : Operation 48 [1/1] (0.94ns)   --->   "%rd_val_16 = sub i31 %empty, i31 %empty_61" [OP_AL_32I.cpp:80->OP_AL_32I.cpp:27]   --->   Operation 48 'sub' 'rd_val_16' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.71ns)   --->   "%br_ln27 = br void %sw.epilog106" [OP_AL_32I.cpp:27]   --->   Operation 49 'br' 'br_ln27' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.71>
ST_1 : Operation 50 [1/1] (0.69ns)   --->   "%switch_ln13 = switch i3 %func3_val_read, void %sw.bb32, i3 0, void %sw.bb4, i3 1, void %sw.bb6, i3 2, void %sw.bb11, i3 3, void %sw.bb15, i3 4, void %sw.bb19, i3 5, void %sw.bb23, i3 6, void %sw.bb28" [OP_AL_32I.cpp:13]   --->   Operation 50 'switch' 'switch_ln13' <Predicate = (opcode_val_read == 51 & func7_val_read == 0)> <Delay = 0.69>
ST_1 : Operation 51 [1/1] (0.28ns)   --->   "%rd_val_15 = or i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:113->OP_AL_32I.cpp:20]   --->   Operation 51 'or' 'rd_val_15' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.71ns)   --->   "%br_ln20 = br void %sw.epilog106" [OP_AL_32I.cpp:20]   --->   Operation 52 'br' 'br_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%op2_3 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:19]   --->   Operation 53 'trunc' 'op2_3' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i5 %op2_3" [OP_AL_32I.cpp:105->OP_AL_32I.cpp:19]   --->   Operation 54 'zext' 'zext_ln105' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.18ns)   --->   "%rd_val_14 = lshr i32 %op1_val_read, i32 %zext_ln105" [OP_AL_32I.cpp:105->OP_AL_32I.cpp:19]   --->   Operation 55 'lshr' 'rd_val_14' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %rd_val_14" [OP_AL_32I.cpp:7]   --->   Operation 56 'trunc' 'trunc_ln7_2' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.71ns)   --->   "%br_ln19 = br void %sw.epilog106" [OP_AL_32I.cpp:19]   --->   Operation 57 'br' 'br_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 58 [1/1] (0.28ns)   --->   "%rd_val_13 = xor i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:101->OP_AL_32I.cpp:18]   --->   Operation 58 'xor' 'rd_val_13' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.71ns)   --->   "%br_ln18 = br void %sw.epilog106" [OP_AL_32I.cpp:18]   --->   Operation 59 'br' 'br_ln18' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 60 [1/1] (0.95ns)   --->   "%rd_val_12 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:96->OP_AL_32I.cpp:17]   --->   Operation 60 'icmp' 'rd_val_12' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i1 %rd_val_12" [OP_AL_32I.cpp:7]   --->   Operation 61 'zext' 'zext_ln7_3' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.71ns)   --->   "%br_ln17 = br void %sw.epilog106" [OP_AL_32I.cpp:17]   --->   Operation 62 'br' 'br_ln17' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 63 [1/1] (0.95ns)   --->   "%rd_val_11 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:92->OP_AL_32I.cpp:16]   --->   Operation 63 'icmp' 'rd_val_11' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i1 %rd_val_11" [OP_AL_32I.cpp:7]   --->   Operation 64 'zext' 'zext_ln7_2' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.71ns)   --->   "%br_ln16 = br void %sw.epilog106" [OP_AL_32I.cpp:16]   --->   Operation 65 'br' 'br_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%op2_2 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:15]   --->   Operation 66 'trunc' 'op2_2' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i5 %op2_2" [OP_AL_32I.cpp:88->OP_AL_32I.cpp:15]   --->   Operation 67 'zext' 'zext_ln88_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.18ns)   --->   "%rd_val_10 = shl i32 %op1_val_read, i32 %zext_ln88_1" [OP_AL_32I.cpp:88->OP_AL_32I.cpp:15]   --->   Operation 68 'shl' 'rd_val_10' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %rd_val_10" [OP_AL_32I.cpp:7]   --->   Operation 69 'trunc' 'trunc_ln7_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.71ns)   --->   "%br_ln15 = br void %sw.epilog106" [OP_AL_32I.cpp:15]   --->   Operation 70 'br' 'br_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 71 [1/1] (0.94ns)   --->   "%rd_val_9 = add i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:80->OP_AL_32I.cpp:14]   --->   Operation 71 'add' 'rd_val_9' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.71ns)   --->   "%br_ln14 = br void %sw.epilog106" [OP_AL_32I.cpp:14]   --->   Operation 72 'br' 'br_ln14' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 73 [1/1] (0.28ns)   --->   "%rd_val_8 = and i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:117->OP_AL_32I.cpp:21]   --->   Operation 73 'and' 'rd_val_8' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.71ns)   --->   "%br_ln21 = br void %sw.epilog106" [OP_AL_32I.cpp:21]   --->   Operation 74 'br' 'br_ln21' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.71>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%rd_val_5 = phi i31 %rd_val, void %sw.bb97, i31 %rd_val_7, void %sw.bb93, i31 %rd_val_6, void %sw.bb74, i31 %zext_ln7_1, void %sw.bb70, i31 %zext_ln7, void %sw.bb66, i31 %trunc_ln7, void %sw.bb61, i31 %rd_val_1, void %sw.bb57, i31 %trunc_ln7_5, void %sw.bb85, i31 %trunc_ln7_4, void %sw.bb80, i31 %trunc_ln7_3, void %sw.bb44, i31 %rd_val_16, void %sw.bb39, i31 %rd_val_8, void %sw.bb32, i31 %rd_val_15, void %sw.bb28, i31 %trunc_ln7_2, void %sw.bb23, i31 %rd_val_13, void %sw.bb19, i31 %zext_ln7_3, void %sw.bb15, i31 %zext_ln7_2, void %sw.bb11, i31 %trunc_ln7_1, void %sw.bb6, i31 %rd_val_9, void %sw.bb4, i31 0, void %entry, i31 0, void %sw.bb, i31 0, void %sw.bb37, i31 0, void %sw.bb78"   --->   Operation 75 'phi' 'rd_val_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%error = phi i1 0, void %sw.bb97, i1 0, void %sw.bb93, i1 0, void %sw.bb74, i1 0, void %sw.bb70, i1 0, void %sw.bb66, i1 0, void %sw.bb61, i1 0, void %sw.bb57, i1 0, void %sw.bb85, i1 0, void %sw.bb80, i1 0, void %sw.bb44, i1 0, void %sw.bb39, i1 0, void %sw.bb32, i1 0, void %sw.bb28, i1 0, void %sw.bb23, i1 0, void %sw.bb19, i1 0, void %sw.bb15, i1 0, void %sw.bb11, i1 0, void %sw.bb6, i1 0, void %sw.bb4, i1 1, void %entry, i1 1, void %sw.bb, i1 1, void %sw.bb37, i1 1, void %sw.bb78"   --->   Operation 76 'phi' 'error' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rd_val_5, i1 %error" [OP_AL_32I.cpp:56]   --->   Operation 77 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln57 = ret i32 %or_ln" [OP_AL_32I.cpp:57]   --->   Operation 78 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ opcode_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_val_read    (read          ) [ 00]
op1_val_read    (read          ) [ 00]
func3_val_read  (read          ) [ 01]
func7_val_read  (read          ) [ 01]
opcode_val_read (read          ) [ 01]
empty           (trunc         ) [ 00]
empty_61        (trunc         ) [ 00]
switch_ln9      (switch        ) [ 00]
switch_ln36     (switch        ) [ 00]
rd_val_7        (or            ) [ 00]
br_ln49         (br            ) [ 00]
switch_ln43     (switch        ) [ 00]
op2_6           (trunc         ) [ 00]
zext_ln109_1    (zext          ) [ 00]
rd_val_19       (ashr          ) [ 00]
trunc_ln7_5     (trunc         ) [ 00]
br_ln45         (br            ) [ 00]
op2_5           (trunc         ) [ 00]
zext_ln105_1    (zext          ) [ 00]
rd_val_18       (lshr          ) [ 00]
trunc_ln7_4     (trunc         ) [ 00]
br_ln44         (br            ) [ 00]
rd_val_6        (xor           ) [ 00]
br_ln41         (br            ) [ 00]
rd_val_4        (icmp          ) [ 00]
zext_ln7_1      (zext          ) [ 00]
br_ln40         (br            ) [ 00]
rd_val_3        (icmp          ) [ 00]
zext_ln7        (zext          ) [ 00]
br_ln39         (br            ) [ 00]
op2             (trunc         ) [ 00]
zext_ln88       (zext          ) [ 00]
rd_val_2        (shl           ) [ 00]
trunc_ln7       (trunc         ) [ 00]
br_ln38         (br            ) [ 00]
rd_val_1        (add           ) [ 00]
br_ln37         (br            ) [ 00]
rd_val          (and           ) [ 00]
br_ln50         (br            ) [ 00]
switch_ln11     (switch        ) [ 00]
switch_ln26     (switch        ) [ 00]
op2_4           (trunc         ) [ 00]
zext_ln109      (zext          ) [ 00]
rd_val_17       (ashr          ) [ 00]
trunc_ln7_3     (trunc         ) [ 00]
br_ln28         (br            ) [ 00]
rd_val_16       (sub           ) [ 00]
br_ln27         (br            ) [ 00]
switch_ln13     (switch        ) [ 00]
rd_val_15       (or            ) [ 00]
br_ln20         (br            ) [ 00]
op2_3           (trunc         ) [ 00]
zext_ln105      (zext          ) [ 00]
rd_val_14       (lshr          ) [ 00]
trunc_ln7_2     (trunc         ) [ 00]
br_ln19         (br            ) [ 00]
rd_val_13       (xor           ) [ 00]
br_ln18         (br            ) [ 00]
rd_val_12       (icmp          ) [ 00]
zext_ln7_3      (zext          ) [ 00]
br_ln17         (br            ) [ 00]
rd_val_11       (icmp          ) [ 00]
zext_ln7_2      (zext          ) [ 00]
br_ln16         (br            ) [ 00]
op2_2           (trunc         ) [ 00]
zext_ln88_1     (zext          ) [ 00]
rd_val_10       (shl           ) [ 00]
trunc_ln7_1     (trunc         ) [ 00]
br_ln15         (br            ) [ 00]
rd_val_9        (add           ) [ 00]
br_ln14         (br            ) [ 00]
rd_val_8        (and           ) [ 00]
br_ln21         (br            ) [ 00]
rd_val_5        (phi           ) [ 00]
error           (phi           ) [ 00]
or_ln           (bitconcatenate) [ 00]
ret_ln57        (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="opcode_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opcode_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="func7_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func7_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="func3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func3_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="op2_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="op1_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="func3_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="3" slack="0"/>
<pin id="63" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func3_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="func7_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func7_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="opcode_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opcode_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="rd_val_5_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="80" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_val_5 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="rd_val_5_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="31" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="31" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="4" bw="31" slack="0"/>
<pin id="87" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="1" slack="0"/>
<pin id="89" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="8" bw="1" slack="0"/>
<pin id="91" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="10" bw="31" slack="0"/>
<pin id="93" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="12" bw="31" slack="0"/>
<pin id="95" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="14" bw="31" slack="0"/>
<pin id="97" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="16" bw="31" slack="0"/>
<pin id="99" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="18" bw="31" slack="0"/>
<pin id="101" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="20" bw="31" slack="0"/>
<pin id="103" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="22" bw="31" slack="0"/>
<pin id="105" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="24" bw="31" slack="0"/>
<pin id="107" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="26" bw="31" slack="0"/>
<pin id="109" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="28" bw="31" slack="0"/>
<pin id="111" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="30" bw="1" slack="0"/>
<pin id="113" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="32" bw="1" slack="0"/>
<pin id="115" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="34" bw="31" slack="0"/>
<pin id="117" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="36" bw="31" slack="0"/>
<pin id="119" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="38" bw="1" slack="0"/>
<pin id="121" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="40" bw="1" slack="0"/>
<pin id="123" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="42" bw="1" slack="0"/>
<pin id="125" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="44" bw="1" slack="0"/>
<pin id="127" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="46" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_val_5/1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="error_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="error_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="8" bw="1" slack="0"/>
<pin id="146" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="10" bw="1" slack="0"/>
<pin id="148" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="12" bw="1" slack="0"/>
<pin id="150" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="14" bw="1" slack="0"/>
<pin id="152" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="16" bw="1" slack="0"/>
<pin id="154" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="18" bw="1" slack="0"/>
<pin id="156" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="20" bw="1" slack="0"/>
<pin id="158" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="22" bw="1" slack="0"/>
<pin id="160" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="24" bw="1" slack="0"/>
<pin id="162" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="26" bw="1" slack="0"/>
<pin id="164" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="28" bw="1" slack="0"/>
<pin id="166" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="30" bw="1" slack="0"/>
<pin id="168" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="32" bw="1" slack="0"/>
<pin id="170" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="34" bw="1" slack="0"/>
<pin id="172" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="36" bw="1" slack="0"/>
<pin id="174" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="38" bw="1" slack="0"/>
<pin id="176" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="40" bw="1" slack="0"/>
<pin id="178" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="42" bw="1" slack="0"/>
<pin id="180" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="44" bw="1" slack="0"/>
<pin id="182" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="46" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="0" index="1" bw="31" slack="0"/>
<pin id="210" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="rd_val_7/1 rd_val_15/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="31" slack="0"/>
<pin id="216" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rd_val_6/1 rd_val_13/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_4/1 rd_val_12/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_3/1 rd_val_11/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="0" index="1" bw="31" slack="0"/>
<pin id="234" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val_1/1 rd_val_9/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="0" index="1" bw="31" slack="0"/>
<pin id="240" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rd_val/1 rd_val_8/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_61_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="op2_6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_6/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln109_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="rd_val_19_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="rd_val_19/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln7_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="op2_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_5/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln105_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="rd_val_18_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rd_val_18/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln7_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_4/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln7_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="op2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln88_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="rd_val_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rd_val_2/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="op2_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_4/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln109_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="rd_val_17_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="rd_val_17/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln7_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_3/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="rd_val_16_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="0" index="1" bw="31" slack="0"/>
<pin id="348" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rd_val_16/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="op2_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_3/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln105_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="rd_val_14_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rd_val_14/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln7_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln7_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_3/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln7_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_2/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="op2_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_2/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln88_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="rd_val_10_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rd_val_10/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln7_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="0"/>
<pin id="397" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="31" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="81" pin=38"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="81" pin=40"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="81" pin=42"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="81" pin=44"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="136" pin=10"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="136" pin=14"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="136" pin=16"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="136" pin=18"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="136" pin=20"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="136" pin=22"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="136" pin=24"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="136" pin=26"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="136" pin=28"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="136" pin=30"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="136" pin=32"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="136" pin=34"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="136" pin=36"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="136" pin=38"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="136" pin=40"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="136" pin=42"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="136" pin=44"/></net>

<net id="211"><net_src comp="207" pin="2"/><net_sink comp="81" pin=2"/></net>

<net id="212"><net_src comp="207" pin="2"/><net_sink comp="81" pin=24"/></net>

<net id="217"><net_src comp="213" pin="2"/><net_sink comp="81" pin=4"/></net>

<net id="218"><net_src comp="213" pin="2"/><net_sink comp="81" pin=28"/></net>

<net id="223"><net_src comp="54" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="48" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="54" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="48" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="231" pin="2"/><net_sink comp="81" pin=12"/></net>

<net id="236"><net_src comp="231" pin="2"/><net_sink comp="81" pin=36"/></net>

<net id="241"><net_src comp="237" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="242"><net_src comp="237" pin="2"/><net_sink comp="81" pin=22"/></net>

<net id="246"><net_src comp="54" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="254"><net_src comp="48" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="262"><net_src comp="48" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="54" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="81" pin=14"/></net>

<net id="281"><net_src comp="48" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="54" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="81" pin=16"/></net>

<net id="300"><net_src comp="219" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="81" pin=6"/></net>

<net id="305"><net_src comp="225" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="81" pin=8"/></net>

<net id="310"><net_src comp="48" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="54" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="81" pin=10"/></net>

<net id="329"><net_src comp="48" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="54" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="81" pin=18"/></net>

<net id="349"><net_src comp="243" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="251" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="81" pin=20"/></net>

<net id="355"><net_src comp="48" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="54" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="81" pin=26"/></net>

<net id="374"><net_src comp="219" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="81" pin=30"/></net>

<net id="379"><net_src comp="225" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="81" pin=32"/></net>

<net id="384"><net_src comp="48" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="54" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="81" pin=34"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="81" pin="46"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="136" pin="46"/><net_sink comp="400" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: OP_AL_32I : opcode_val | {1 }
	Port: OP_AL_32I : func7_val | {1 }
	Port: OP_AL_32I : func3_val | {1 }
	Port: OP_AL_32I : op1_val | {1 }
	Port: OP_AL_32I : op2_val | {1 }
  - Chain level:
	State 1
		rd_val_7 : 1
		zext_ln109_1 : 1
		rd_val_19 : 2
		trunc_ln7_5 : 3
		zext_ln105_1 : 1
		rd_val_18 : 2
		trunc_ln7_4 : 3
		rd_val_6 : 1
		zext_ln7_1 : 1
		zext_ln7 : 1
		zext_ln88 : 1
		rd_val_2 : 2
		trunc_ln7 : 3
		rd_val_1 : 1
		rd_val : 1
		zext_ln109 : 1
		rd_val_17 : 2
		trunc_ln7_3 : 3
		rd_val_16 : 1
		rd_val_15 : 1
		zext_ln105 : 1
		rd_val_14 : 2
		trunc_ln7_2 : 3
		rd_val_13 : 1
		zext_ln7_3 : 1
		zext_ln7_2 : 1
		zext_ln88_1 : 1
		rd_val_10 : 2
		trunc_ln7_1 : 3
		rd_val_9 : 1
		rd_val_8 : 1
		rd_val_5 : 4
		error : 1
		or_ln : 5
		ret_ln57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   ashr   |      rd_val_19_fu_267      |    0    |   100   |
|          |      rd_val_17_fu_334      |    0    |   100   |
|----------|----------------------------|---------|---------|
|   lshr   |      rd_val_18_fu_286      |    0    |   100   |
|          |      rd_val_14_fu_360      |    0    |   100   |
|----------|----------------------------|---------|---------|
|    shl   |       rd_val_2_fu_315      |    0    |   100   |
|          |      rd_val_10_fu_389      |    0    |   100   |
|----------|----------------------------|---------|---------|
|   icmp   |         grp_fu_219         |    0    |    39   |
|          |         grp_fu_225         |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |         grp_fu_231         |    0    |    38   |
|----------|----------------------------|---------|---------|
|    sub   |      rd_val_16_fu_345      |    0    |    38   |
|----------|----------------------------|---------|---------|
|    or    |         grp_fu_207         |    0    |    31   |
|----------|----------------------------|---------|---------|
|    xor   |         grp_fu_213         |    0    |    31   |
|----------|----------------------------|---------|---------|
|    and   |         grp_fu_237         |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |   op2_val_read_read_fu_48  |    0    |    0    |
|          |   op1_val_read_read_fu_54  |    0    |    0    |
|   read   |  func3_val_read_read_fu_60 |    0    |    0    |
|          |  func7_val_read_read_fu_66 |    0    |    0    |
|          | opcode_val_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_243        |    0    |    0    |
|          |       empty_61_fu_251      |    0    |    0    |
|          |        op2_6_fu_259        |    0    |    0    |
|          |     trunc_ln7_5_fu_273     |    0    |    0    |
|          |        op2_5_fu_278        |    0    |    0    |
|          |     trunc_ln7_4_fu_292     |    0    |    0    |
|   trunc  |         op2_fu_307         |    0    |    0    |
|          |      trunc_ln7_fu_321      |    0    |    0    |
|          |        op2_4_fu_326        |    0    |    0    |
|          |     trunc_ln7_3_fu_340     |    0    |    0    |
|          |        op2_3_fu_352        |    0    |    0    |
|          |     trunc_ln7_2_fu_366     |    0    |    0    |
|          |        op2_2_fu_381        |    0    |    0    |
|          |     trunc_ln7_1_fu_395     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln109_1_fu_263    |    0    |    0    |
|          |     zext_ln105_1_fu_282    |    0    |    0    |
|          |      zext_ln7_1_fu_297     |    0    |    0    |
|          |       zext_ln7_fu_302      |    0    |    0    |
|   zext   |      zext_ln88_fu_311      |    0    |    0    |
|          |      zext_ln109_fu_330     |    0    |    0    |
|          |      zext_ln105_fu_356     |    0    |    0    |
|          |      zext_ln7_3_fu_371     |    0    |    0    |
|          |      zext_ln7_2_fu_376     |    0    |    0    |
|          |     zext_ln88_1_fu_385     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_400        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   847   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| error_reg_133 |    1   |
|rd_val_5_reg_78|   31   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   847  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   847  |
+-----------+--------+--------+
