\hypertarget{union__hw__i2s__rcsr}{}\section{\+\_\+hw\+\_\+i2s\+\_\+rcsr Union Reference}
\label{union__hw__i2s__rcsr}\index{\+\_\+hw\+\_\+i2s\+\_\+rcsr@{\+\_\+hw\+\_\+i2s\+\_\+rcsr}}


H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+SR -\/ S\+AI Receive Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcsr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__rcsr_a104a339e5bfa831c5aacc582a3b73df9}{}\label{union__hw__i2s__rcsr_a104a339e5bfa831c5aacc582a3b73df9}

\item 
struct \hyperlink{struct__hw__i2s__rcsr_1_1__hw__i2s__rcsr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcsr\+::\+\_\+hw\+\_\+i2s\+\_\+rcsr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__rcsr_adfa8ac1da1e9834d0abd64162633d30a}{}\label{union__hw__i2s__rcsr_adfa8ac1da1e9834d0abd64162633d30a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+SR -\/ S\+AI Receive Control Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
