#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 10 14:04:26 2017
# Process ID: 10416
# Current directory: C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9744 C:\github\FPGA_Research\JPEG_Compression_PR\PRLab\JPEG\JPEG.xpr
# Log file: C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/vivado.log
# Journal file: C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.xpr
INFO: [Project 1-313] Project file moved from 'C:/JPEG_Thesis/JPEG_PR/PRLab/PRLab/JPEG' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.cache/ip', nor could it be found using path 'C:/JPEG_Thesis/JPEG_PR/PRLab/PRLab/JPEG/JPEG.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/FPGA_Research/JPEG_Compression_PR/PRLab/Sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 829.109 ; gain = 193.762
launch_sdk -workspace C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk -hwspec C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk -hwspec C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782397
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 847.004 ; gain = 13.879
set_property PROGRAM.FILE {C:\JPEG_Thesis\JPEG_PR\PRLab\PRLab\Bitstreams\Config_blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/JPEG_PR/PRLab/PRLab/Bitstreams/Config_blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248782397.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397
write_hwdef -force  -file C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper.hdf
launch_sdk -workspace C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk -hwspec C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk -hwspec C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 15:09:08 2017...
