

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Fri Nov 15 13:47:51 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  749|  749|  749|  749|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_popcntdata_fu_512  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_517  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_522  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_527  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_532  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_537  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_542  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_547  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcnt_fu_552      |popcnt      |    1|    1|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop         |  748|  748|       187|          -|          -|     4|    no    |
        | + data_read_loop  |   34|   34|         4|          1|          1|    32|    yes   |
        | + subloop         |  141|  141|        16|          2|          1|    64|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|    16305|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       30|      -|     2172|    37208|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      728|    -|
|Register             |        0|      -|    35210|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       30|      0|    37382|    54305|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      0|        4|       13|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|        1|        4|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+------+------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------+--------------------------+---------+-------+------+------+-----+
    |grp_popcnt_fu_552            |popcnt                    |        0|      0|    43|  2077|    0|
    |grp_popcntdata_fu_512        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_517        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_522        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_527        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_532        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_537        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_542        |popcntdata                |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_547        |popcntdata                |        0|      0|    76|  4156|    0|
    |tancalc_control_s_axi_U      |tancalc_control_s_axi     |        0|      0|   106|   168|    0|
    |tancalc_gmem0_m_axi_U        |tancalc_gmem0_m_axi       |       30|      0|  1415|  1585|    0|
    |tancalc_mux_164_1024_1_1_U3  |tancalc_mux_164_1024_1_1  |        0|      0|     0|    65|    0|
    |tancalc_mux_164_11_1_1_U4    |tancalc_mux_164_11_1_1    |        0|      0|     0|    65|    0|
    +-----------------------------+--------------------------+---------+-------+------+------+-----+
    |Total                        |                          |       30|      0|  2172| 37208|    0|
    +-----------------------------+--------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln1353_10_fu_1727_p2           |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_11_fu_1751_p2           |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_12_fu_1775_p2           |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_13_fu_1799_p2           |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_14_fu_1823_p2           |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_1_fu_1439_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_2_fu_1464_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_3_fu_1489_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_4_fu_1514_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_5_fu_1539_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_6_fu_1564_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_7_fu_1589_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_8_fu_1679_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_9_fu_1703_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_fu_1414_p2              |     +    |      0|  0|    12|          12|          12|
    |add_ln219_1_fu_1270_p2             |     +    |      0|  0|    59|          59|          59|
    |add_ln219_2_fu_1294_p2             |     +    |      0|  0|    59|          59|          59|
    |add_ln219_fu_719_p2                |     +    |      0|  0|    59|          59|          59|
    |cmpr_chunk_num_fu_695_p2           |     +    |      0|  0|     4|           3|           1|
    |cmprpop_local_0_V_1_fu_1102_p2     |     +    |      0|  0|    11|          11|          11|
    |data_num_fu_1254_p2                |     +    |      0|  0|     7|           7|           1|
    |data_part_num_fu_740_p2            |     +    |      0|  0|     6|           6|           1|
    |refpop_local_0_V_1_fu_1370_p2      |     +    |      0|  0|    11|          11|          11|
    |sub_ln1354_10_fu_1739_p2           |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_11_fu_1763_p2           |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_12_fu_1787_p2           |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_13_fu_1811_p2           |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_14_fu_1835_p2           |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_1_fu_1452_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_2_fu_1477_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_3_fu_1502_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_4_fu_1527_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_5_fu_1552_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_6_fu_1577_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_7_fu_1601_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_8_fu_1691_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_9_fu_1715_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_fu_1427_p2              |     -    |      0|  0|    13|          13|          13|
    |and_ln1355_10_fu_1386_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_11_fu_1391_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_12_fu_1396_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_13_fu_1401_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_14_fu_1406_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_1_fu_1321_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_2_fu_1327_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_3_fu_1333_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_4_fu_1339_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_5_fu_1345_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_6_fu_1351_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_7_fu_1357_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_8_fu_1376_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_9_fu_1381_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_fu_1315_p2              |    and   |      0|  0|  1023|        1024|        1024|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state16_io                |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2092                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2095                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2098                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2101                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2104                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2107                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2110                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2113                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2116                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2119                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2122                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2125                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2128                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2131                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2134                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2137                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2140                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2143                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2146                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2149                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2152                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2155                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2158                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2161                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2164                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2167                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2170                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2173                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2176                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2179                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2182                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_2185                  |    and   |      0|  0|     2|           1|           1|
    |icmp_ln100_fu_1248_p2              |   icmp   |      0|  0|    11|           7|           8|
    |icmp_ln27_fu_734_p2                |   icmp   |      0|  0|    11|           6|           7|
    |icmp_ln891_10_fu_1745_p2           |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_11_fu_1769_p2           |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_12_fu_1793_p2           |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_13_fu_1817_p2           |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_14_fu_1841_p2           |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_1_fu_1458_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_2_fu_1483_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_3_fu_1508_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_4_fu_1533_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_5_fu_1558_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_6_fu_1583_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_7_fu_1607_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_8_fu_1697_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_9_fu_1721_p2            |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln891_fu_1433_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln97_fu_689_p2                |   icmp   |      0|  0|     9|           3|           4|
    |ap_block_pp1_stage0_01001          |    or    |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage1_01001          |    or    |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage1_11001          |    or    |      0|  0|     2|           1|           1|
    |ap_block_state29_pp1_stage0_iter7  |    or    |      0|  0|     2|           1|           1|
    |ap_block_state30_pp1_stage1_iter7  |    or    |      0|  0|     2|           1|           1|
    |or_ln219_fu_1285_p2                |    or    |      0|  0|     7|           7|           1|
    |output_line_10_V_V_din             |  select  |      0|  0|     4|           1|           1|
    |output_line_11_V_V_din             |  select  |      0|  0|     4|           1|           1|
    |output_line_12_V_V_din             |  select  |      0|  0|     4|           1|           1|
    |output_line_13_V_V_din             |  select  |      0|  0|     4|           1|           1|
    |output_line_14_V_V_din             |  select  |      0|  0|     4|           1|           1|
    |output_line_15_V_V_din             |  select  |      0|  0|     4|           1|           1|
    |output_line_2_V_V_din              |  select  |      0|  0|     2|           1|           1|
    |output_line_3_V_V_din              |  select  |      0|  0|     2|           1|           1|
    |output_line_4_V_V_din              |  select  |      0|  0|     3|           1|           1|
    |output_line_5_V_V_din              |  select  |      0|  0|     3|           1|           1|
    |output_line_6_V_V_din              |  select  |      0|  0|     3|           1|           1|
    |output_line_7_V_V_din              |  select  |      0|  0|     3|           1|           1|
    |output_line_8_V_V_din              |  select  |      0|  0|     4|           1|           1|
    |output_line_9_V_V_din              |  select  |      0|  0|     4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|     2|           2|           1|
    |result_local_1_V_fu_1613_p2        |    xor   |      0|  0|     2|           1|           2|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0| 16305|       16227|       16213|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+------+-----------+
    |                 Name                | LUT| Input Size| Bits | Total Bits|
    +-------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                            |  62|         15|     1|         15|
    |ap_enable_reg_pp0_iter1              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter7              |   9|          2|     1|          2|
    |ap_phi_mux_data_num_0_phi_fu_505_p4  |   9|          2|     7|         14|
    |cmpr_chunk_num_0_reg_479             |   9|          2|     3|          6|
    |cmpr_local_15_V_10_fu_244            |   9|          2|  1024|       2048|
    |cmpr_local_15_V_11_fu_248            |   9|          2|  1024|       2048|
    |cmpr_local_15_V_12_fu_252            |   9|          2|  1024|       2048|
    |cmpr_local_15_V_13_fu_256            |   9|          2|  1024|       2048|
    |cmpr_local_15_V_14_fu_260            |   9|          2|  1024|       2048|
    |cmpr_local_15_V_15_fu_264            |   9|          2|  1024|       2048|
    |cmpr_local_15_V_1_fu_208             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_2_fu_212             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_3_fu_216             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_4_fu_220             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_5_fu_224             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_6_fu_228             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_7_fu_232             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_8_fu_236             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_9_fu_240             |   9|          2|  1024|       2048|
    |cmpr_local_15_V_fu_204               |   9|          2|  1024|       2048|
    |cmprpop_local_15_V_10_fu_308         |   9|          2|    11|         22|
    |cmprpop_local_15_V_11_fu_312         |   9|          2|    11|         22|
    |cmprpop_local_15_V_12_fu_316         |   9|          2|    11|         22|
    |cmprpop_local_15_V_13_fu_320         |   9|          2|    11|         22|
    |cmprpop_local_15_V_14_fu_324         |   9|          2|    11|         22|
    |cmprpop_local_15_V_15_fu_328         |   9|          2|    11|         22|
    |cmprpop_local_15_V_1_fu_272          |   9|          2|    11|         22|
    |cmprpop_local_15_V_2_fu_276          |   9|          2|    11|         22|
    |cmprpop_local_15_V_3_fu_280          |   9|          2|    11|         22|
    |cmprpop_local_15_V_4_fu_284          |   9|          2|    11|         22|
    |cmprpop_local_15_V_5_fu_288          |   9|          2|    11|         22|
    |cmprpop_local_15_V_6_fu_292          |   9|          2|    11|         22|
    |cmprpop_local_15_V_7_fu_296          |   9|          2|    11|         22|
    |cmprpop_local_15_V_8_fu_300          |   9|          2|    11|         22|
    |cmprpop_local_15_V_9_fu_304          |   9|          2|    11|         22|
    |cmprpop_local_15_V_fu_268            |   9|          2|    11|         22|
    |data_num_0_reg_501                   |   9|          2|     7|         14|
    |data_part_num_0_i23_reg_490          |   9|          2|     6|         12|
    |gmem0_ARADDR                         |  21|          4|    64|        256|
    |gmem0_ARLEN                          |  15|          3|    32|         96|
    |gmem0_blk_n_AR                       |   9|          2|     1|          2|
    |gmem0_blk_n_R                        |   9|          2|     1|          2|
    |grp_popcnt_fu_552_x_V                |  21|          4|   512|       2048|
    |grp_popcntdata_fu_512_x_V            |  15|          3|  1024|       3072|
    |grp_popcntdata_fu_517_x_V            |  15|          3|  1024|       3072|
    |grp_popcntdata_fu_522_x_V            |  15|          3|  1024|       3072|
    |grp_popcntdata_fu_527_x_V            |  15|          3|  1024|       3072|
    |grp_popcntdata_fu_532_x_V            |  15|          3|  1024|       3072|
    |grp_popcntdata_fu_537_x_V            |  15|          3|  1024|       3072|
    |grp_popcntdata_fu_542_x_V            |  15|          3|  1024|       3072|
    |output_line_10_V_V_blk_n             |   9|          2|     1|          2|
    |output_line_11_V_V_blk_n             |   9|          2|     1|          2|
    |output_line_12_V_V_blk_n             |   9|          2|     1|          2|
    |output_line_13_V_V_blk_n             |   9|          2|     1|          2|
    |output_line_14_V_V_blk_n             |   9|          2|     1|          2|
    |output_line_15_V_V_blk_n             |   9|          2|     1|          2|
    |output_line_1_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_2_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_3_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_4_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_5_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_6_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_7_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_8_V_V_blk_n              |   9|          2|     1|          2|
    |output_line_9_V_V_blk_n              |   9|          2|     1|          2|
    +-------------------------------------+----+-----------+------+-----------+
    |Total                                | 728|        159| 24380|      57125|
    +-------------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------+------+----+------+-----------+
    |             Name             |  FF  | LUT| Bits | Const Bits|
    +------------------------------+------+----+------+-----------+
    |add_ln219_1_reg_2268          |    59|   0|    59|          0|
    |add_ln219_2_reg_2279          |    59|   0|    59|          0|
    |add_ln219_reg_2142            |    59|   0|    59|          0|
    |and_ln1355_10_reg_2373        |  1024|   0|  1024|          0|
    |and_ln1355_11_reg_2378        |  1024|   0|  1024|          0|
    |and_ln1355_12_reg_2383        |  1024|   0|  1024|          0|
    |and_ln1355_13_reg_2388        |  1024|   0|  1024|          0|
    |and_ln1355_14_reg_2393        |  1024|   0|  1024|          0|
    |and_ln1355_1_reg_2323         |  1024|   0|  1024|          0|
    |and_ln1355_2_reg_2328         |  1024|   0|  1024|          0|
    |and_ln1355_3_reg_2333         |  1024|   0|  1024|          0|
    |and_ln1355_4_reg_2338         |  1024|   0|  1024|          0|
    |and_ln1355_5_reg_2343         |  1024|   0|  1024|          0|
    |and_ln1355_6_reg_2348         |  1024|   0|  1024|          0|
    |and_ln1355_7_reg_2353         |  1024|   0|  1024|          0|
    |and_ln1355_8_reg_2363         |  1024|   0|  1024|          0|
    |and_ln1355_9_reg_2368         |  1024|   0|  1024|          0|
    |and_ln1355_reg_2318           |  1024|   0|  1024|          0|
    |ap_CS_fsm                     |    14|   0|    14|          0|
    |ap_enable_reg_pp0_iter0       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter0       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter1       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter2       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter3       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter4       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter5       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter6       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter7       |     1|   0|     1|          0|
    |ap_rst_n_inv                  |     1|   0|     1|          0|
    |ap_rst_reg_1                  |     1|   0|     1|          0|
    |ap_rst_reg_2                  |     1|   0|     1|          0|
    |cmpr_chunk_num_0_reg_479      |     3|   0|     3|          0|
    |cmpr_chunk_num_reg_2137       |     3|   0|     3|          0|
    |cmpr_local_15_V_10_fu_244     |  1024|   0|  1024|          0|
    |cmpr_local_15_V_11_fu_248     |  1024|   0|  1024|          0|
    |cmpr_local_15_V_12_fu_252     |  1024|   0|  1024|          0|
    |cmpr_local_15_V_13_fu_256     |  1024|   0|  1024|          0|
    |cmpr_local_15_V_14_fu_260     |  1024|   0|  1024|          0|
    |cmpr_local_15_V_15_fu_264     |  1024|   0|  1024|          0|
    |cmpr_local_15_V_1_fu_208      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_2_fu_212      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_3_fu_216      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_4_fu_220      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_5_fu_224      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_6_fu_228      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_7_fu_232      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_8_fu_236      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_9_fu_240      |  1024|   0|  1024|          0|
    |cmpr_local_15_V_fu_204        |  1024|   0|  1024|          0|
    |cmprpop_local_15_V_10_fu_308  |    11|   0|    11|          0|
    |cmprpop_local_15_V_11_fu_312  |    11|   0|    11|          0|
    |cmprpop_local_15_V_12_fu_316  |    11|   0|    11|          0|
    |cmprpop_local_15_V_13_fu_320  |    11|   0|    11|          0|
    |cmprpop_local_15_V_14_fu_324  |    11|   0|    11|          0|
    |cmprpop_local_15_V_15_fu_328  |    11|   0|    11|          0|
    |cmprpop_local_15_V_1_fu_272   |    11|   0|    11|          0|
    |cmprpop_local_15_V_2_fu_276   |    11|   0|    11|          0|
    |cmprpop_local_15_V_3_fu_280   |    11|   0|    11|          0|
    |cmprpop_local_15_V_4_fu_284   |    11|   0|    11|          0|
    |cmprpop_local_15_V_5_fu_288   |    11|   0|    11|          0|
    |cmprpop_local_15_V_6_fu_292   |    11|   0|    11|          0|
    |cmprpop_local_15_V_7_fu_296   |    11|   0|    11|          0|
    |cmprpop_local_15_V_8_fu_300   |    11|   0|    11|          0|
    |cmprpop_local_15_V_9_fu_304   |    11|   0|    11|          0|
    |cmprpop_local_15_V_fu_268     |    11|   0|    11|          0|
    |data_num_0_reg_501            |     7|   0|     7|          0|
    |data_num_reg_2258             |     7|   0|     7|          0|
    |data_part_num_0_i23_reg_490   |     6|   0|     6|          0|
    |gmem0_addr_1_read_reg_2290    |   512|   0|   512|          0|
    |gmem0_addr_2_read_reg_2296    |   512|   0|   512|          0|
    |icmp_ln100_reg_2254           |     1|   0|     1|          0|
    |icmp_ln891_10_reg_2464        |     1|   0|     1|          0|
    |icmp_ln891_11_reg_2469        |     1|   0|     1|          0|
    |icmp_ln891_12_reg_2474        |     1|   0|     1|          0|
    |icmp_ln891_13_reg_2479        |     1|   0|     1|          0|
    |icmp_ln891_14_reg_2484        |     1|   0|     1|          0|
    |icmp_ln891_1_reg_2419         |     1|   0|     1|          0|
    |icmp_ln891_2_reg_2424         |     1|   0|     1|          0|
    |icmp_ln891_3_reg_2429         |     1|   0|     1|          0|
    |icmp_ln891_4_reg_2434         |     1|   0|     1|          0|
    |icmp_ln891_5_reg_2439         |     1|   0|     1|          0|
    |icmp_ln891_6_reg_2444         |     1|   0|     1|          0|
    |icmp_ln891_7_reg_2449         |     1|   0|     1|          0|
    |icmp_ln891_8_reg_2454         |     1|   0|     1|          0|
    |icmp_ln891_9_reg_2459         |     1|   0|     1|          0|
    |icmp_ln891_reg_2414           |     1|   0|     1|          0|
    |p_cast_reg_2127               |    58|   0|    59|          1|
    |ref_local_0_V_reg_2307        |  1024|   0|  1024|          0|
    |refpop_local_0_V_1_reg_2358   |    11|   0|    11|          0|
    |refpop_local_0_V_reg_2302     |    10|   0|    10|          0|
    |reg_647                       |    11|   0|    11|          0|
    |reg_651                       |    11|   0|    11|          0|
    |reg_655                       |    11|   0|    11|          0|
    |reg_659                       |    11|   0|    11|          0|
    |reg_663                       |    11|   0|    11|          0|
    |reg_667                       |    11|   0|    11|          0|
    |reg_671                       |    11|   0|    11|          0|
    |shl_ln103_reg_2263            |     6|   0|     7|          1|
    |temp_V_0_8_reg_2398           |    11|   0|    11|          0|
    |temp_input_V_reg_2172         |   512|   0|   512|          0|
    |trunc_ln27_reg_2162           |     1|   0|     1|          0|
    |trunc_ln29_1_reg_2166         |     4|   0|     4|          0|
    |zext_ln215_10_reg_2194        |    11|   0|    12|          1|
    |zext_ln215_13_reg_2199        |    11|   0|    12|          1|
    |zext_ln215_16_reg_2204        |    11|   0|    12|          1|
    |zext_ln215_19_reg_2209        |    11|   0|    12|          1|
    |zext_ln215_1_reg_2179         |    11|   0|    12|          1|
    |zext_ln215_22_reg_2214        |    11|   0|    12|          1|
    |zext_ln215_25_reg_2219        |    11|   0|    12|          1|
    |zext_ln215_28_reg_2224        |    11|   0|    12|          1|
    |zext_ln215_31_reg_2229        |    11|   0|    12|          1|
    |zext_ln215_34_reg_2234        |    11|   0|    12|          1|
    |zext_ln215_37_reg_2239        |    11|   0|    12|          1|
    |zext_ln215_40_reg_2244        |    11|   0|    12|          1|
    |zext_ln215_43_reg_2249        |    11|   0|    12|          1|
    |zext_ln215_4_reg_2184         |    11|   0|    12|          1|
    |zext_ln215_7_reg_2189         |    11|   0|    12|          1|
    |zext_ln215_reg_2403           |    11|   0|    12|          1|
    |trunc_ln27_reg_2162           |    64|  32|     1|          0|
    |trunc_ln29_1_reg_2166         |    64|  32|     4|          0|
    +------------------------------+------+----+------+-----------+
    |Total                         | 35210|  64| 35105|         18|
    +------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID      |  in |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_AWREADY      | out |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_AWADDR       |  in |    5|    s_axi   |       control      |    scalar    |
|s_axi_control_WVALID       |  in |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_WREADY       | out |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_WDATA        |  in |   32|    s_axi   |       control      |    scalar    |
|s_axi_control_WSTRB        |  in |    4|    s_axi   |       control      |    scalar    |
|s_axi_control_ARVALID      |  in |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_ARREADY      | out |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_ARADDR       |  in |    5|    s_axi   |       control      |    scalar    |
|s_axi_control_RVALID       | out |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_RREADY       |  in |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_RDATA        | out |   32|    s_axi   |       control      |    scalar    |
|s_axi_control_RRESP        | out |    2|    s_axi   |       control      |    scalar    |
|s_axi_control_BVALID       | out |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_BREADY       |  in |    1|    s_axi   |       control      |    scalar    |
|s_axi_control_BRESP        | out |    2|    s_axi   |       control      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |       tancalc      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |       tancalc      | return value |
|interrupt                  | out |    1| ap_ctrl_hs |       tancalc      | return value |
|m_axi_gmem0_AWVALID        | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWREADY        |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWADDR         | out |   64|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWID           | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWLEN          | out |    8|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWSIZE         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWBURST        | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWLOCK         | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWCACHE        | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWPROT         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWQOS          | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWREGION       | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWUSER         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WVALID         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WREADY         |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WDATA          | out |  512|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WSTRB          | out |   64|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WLAST          | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WID            | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WUSER          | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARVALID        | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARREADY        |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARADDR         | out |   64|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARID           | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARLEN          | out |    8|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARSIZE         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARBURST        | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARLOCK         | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARCACHE        | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARPROT         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARQOS          | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARREGION       | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARUSER         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RVALID         |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RREADY         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RDATA          |  in |  512|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RLAST          |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RID            |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RUSER          |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RRESP          |  in |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BVALID         |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BREADY         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BRESP          |  in |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BID            |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BUSER          |  in |    1|    m_axi   |        gmem0       |    pointer   |
|output_line_0_V_V_dout     |  in |   10|   ap_fifo  |  output_line_0_V_V |    pointer   |
|output_line_0_V_V_empty_n  |  in |    1|   ap_fifo  |  output_line_0_V_V |    pointer   |
|output_line_0_V_V_read     | out |    1|   ap_fifo  |  output_line_0_V_V |    pointer   |
|output_line_1_V_V_din      | out |   10|   ap_fifo  |  output_line_1_V_V |    pointer   |
|output_line_1_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_1_V_V |    pointer   |
|output_line_1_V_V_write    | out |    1|   ap_fifo  |  output_line_1_V_V |    pointer   |
|output_line_2_V_V_din      | out |   10|   ap_fifo  |  output_line_2_V_V |    pointer   |
|output_line_2_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_2_V_V |    pointer   |
|output_line_2_V_V_write    | out |    1|   ap_fifo  |  output_line_2_V_V |    pointer   |
|output_line_3_V_V_din      | out |   10|   ap_fifo  |  output_line_3_V_V |    pointer   |
|output_line_3_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_3_V_V |    pointer   |
|output_line_3_V_V_write    | out |    1|   ap_fifo  |  output_line_3_V_V |    pointer   |
|output_line_4_V_V_din      | out |   10|   ap_fifo  |  output_line_4_V_V |    pointer   |
|output_line_4_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_4_V_V |    pointer   |
|output_line_4_V_V_write    | out |    1|   ap_fifo  |  output_line_4_V_V |    pointer   |
|output_line_5_V_V_din      | out |   10|   ap_fifo  |  output_line_5_V_V |    pointer   |
|output_line_5_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_5_V_V |    pointer   |
|output_line_5_V_V_write    | out |    1|   ap_fifo  |  output_line_5_V_V |    pointer   |
|output_line_6_V_V_din      | out |   10|   ap_fifo  |  output_line_6_V_V |    pointer   |
|output_line_6_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_6_V_V |    pointer   |
|output_line_6_V_V_write    | out |    1|   ap_fifo  |  output_line_6_V_V |    pointer   |
|output_line_7_V_V_din      | out |   10|   ap_fifo  |  output_line_7_V_V |    pointer   |
|output_line_7_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_7_V_V |    pointer   |
|output_line_7_V_V_write    | out |    1|   ap_fifo  |  output_line_7_V_V |    pointer   |
|output_line_8_V_V_din      | out |   10|   ap_fifo  |  output_line_8_V_V |    pointer   |
|output_line_8_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_8_V_V |    pointer   |
|output_line_8_V_V_write    | out |    1|   ap_fifo  |  output_line_8_V_V |    pointer   |
|output_line_9_V_V_din      | out |   10|   ap_fifo  |  output_line_9_V_V |    pointer   |
|output_line_9_V_V_full_n   |  in |    1|   ap_fifo  |  output_line_9_V_V |    pointer   |
|output_line_9_V_V_write    | out |    1|   ap_fifo  |  output_line_9_V_V |    pointer   |
|output_line_10_V_V_din     | out |   10|   ap_fifo  | output_line_10_V_V |    pointer   |
|output_line_10_V_V_full_n  |  in |    1|   ap_fifo  | output_line_10_V_V |    pointer   |
|output_line_10_V_V_write   | out |    1|   ap_fifo  | output_line_10_V_V |    pointer   |
|output_line_11_V_V_din     | out |   10|   ap_fifo  | output_line_11_V_V |    pointer   |
|output_line_11_V_V_full_n  |  in |    1|   ap_fifo  | output_line_11_V_V |    pointer   |
|output_line_11_V_V_write   | out |    1|   ap_fifo  | output_line_11_V_V |    pointer   |
|output_line_12_V_V_din     | out |   10|   ap_fifo  | output_line_12_V_V |    pointer   |
|output_line_12_V_V_full_n  |  in |    1|   ap_fifo  | output_line_12_V_V |    pointer   |
|output_line_12_V_V_write   | out |    1|   ap_fifo  | output_line_12_V_V |    pointer   |
|output_line_13_V_V_din     | out |   10|   ap_fifo  | output_line_13_V_V |    pointer   |
|output_line_13_V_V_full_n  |  in |    1|   ap_fifo  | output_line_13_V_V |    pointer   |
|output_line_13_V_V_write   | out |    1|   ap_fifo  | output_line_13_V_V |    pointer   |
|output_line_14_V_V_din     | out |   10|   ap_fifo  | output_line_14_V_V |    pointer   |
|output_line_14_V_V_full_n  |  in |    1|   ap_fifo  | output_line_14_V_V |    pointer   |
|output_line_14_V_V_write   | out |    1|   ap_fifo  | output_line_14_V_V |    pointer   |
|output_line_15_V_V_din     | out |   10|   ap_fifo  | output_line_15_V_V |    pointer   |
|output_line_15_V_V_full_n  |  in |    1|   ap_fifo  | output_line_15_V_V |    pointer   |
|output_line_15_V_V_write   | out |    1|   ap_fifo  | output_line_15_V_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

