
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004838  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080048f4  080048f4  000058f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049c8  080049c8  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080049c8  080049c8  000059c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049d0  080049d0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049d0  080049d0  000059d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049d4  080049d4  000059d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080049d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  20000068  08004a40  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08004a40  000062d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf7d  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f9d  00000000  00000000  0001300d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  00014fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086d  00000000  00000000  00015ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c75  00000000  00000000  0001631d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da99  00000000  00000000  0002ff92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2acc  00000000  00000000  0003da2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e04f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e1c  00000000  00000000  000e053c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000039  00000000  00000000  000e3358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080048dc 	.word	0x080048dc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	080048dc 	.word	0x080048dc

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800063c:	4b0b      	ldr	r3, [pc, #44]	@ (800066c <HAL_Init+0x3c>)
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	4b0a      	ldr	r3, [pc, #40]	@ (800066c <HAL_Init+0x3c>)
 8000642:	2180      	movs	r1, #128	@ 0x80
 8000644:	0049      	lsls	r1, r1, #1
 8000646:	430a      	orrs	r2, r1
 8000648:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800064a:	2000      	movs	r0, #0
 800064c:	f000 f810 	bl	8000670 <HAL_InitTick>
 8000650:	1e03      	subs	r3, r0, #0
 8000652:	d003      	beq.n	800065c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000654:	1dfb      	adds	r3, r7, #7
 8000656:	2201      	movs	r2, #1
 8000658:	701a      	strb	r2, [r3, #0]
 800065a:	e001      	b.n	8000660 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800065c:	f003 f84c 	bl	80036f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000660:	1dfb      	adds	r3, r7, #7
 8000662:	781b      	ldrb	r3, [r3, #0]
}
 8000664:	0018      	movs	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	b002      	add	sp, #8
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40022000 	.word	0x40022000

08000670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000670:	b590      	push	{r4, r7, lr}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000678:	230f      	movs	r3, #15
 800067a:	18fb      	adds	r3, r7, r3
 800067c:	2200      	movs	r2, #0
 800067e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000680:	4b1d      	ldr	r3, [pc, #116]	@ (80006f8 <HAL_InitTick+0x88>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d02b      	beq.n	80006e0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000688:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <HAL_InitTick+0x8c>)
 800068a:	681c      	ldr	r4, [r3, #0]
 800068c:	4b1a      	ldr	r3, [pc, #104]	@ (80006f8 <HAL_InitTick+0x88>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	0019      	movs	r1, r3
 8000692:	23fa      	movs	r3, #250	@ 0xfa
 8000694:	0098      	lsls	r0, r3, #2
 8000696:	f7ff fd3f 	bl	8000118 <__udivsi3>
 800069a:	0003      	movs	r3, r0
 800069c:	0019      	movs	r1, r3
 800069e:	0020      	movs	r0, r4
 80006a0:	f7ff fd3a 	bl	8000118 <__udivsi3>
 80006a4:	0003      	movs	r3, r0
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 ff19 	bl	80014de <HAL_SYSTICK_Config>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d112      	bne.n	80006d6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2b03      	cmp	r3, #3
 80006b4:	d80a      	bhi.n	80006cc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	2301      	movs	r3, #1
 80006ba:	425b      	negs	r3, r3
 80006bc:	2200      	movs	r2, #0
 80006be:	0018      	movs	r0, r3
 80006c0:	f000 fef8 	bl	80014b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <HAL_InitTick+0x90>)
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	e00d      	b.n	80006e8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80006cc:	230f      	movs	r3, #15
 80006ce:	18fb      	adds	r3, r7, r3
 80006d0:	2201      	movs	r2, #1
 80006d2:	701a      	strb	r2, [r3, #0]
 80006d4:	e008      	b.n	80006e8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006d6:	230f      	movs	r3, #15
 80006d8:	18fb      	adds	r3, r7, r3
 80006da:	2201      	movs	r2, #1
 80006dc:	701a      	strb	r2, [r3, #0]
 80006de:	e003      	b.n	80006e8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006e0:	230f      	movs	r3, #15
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	2201      	movs	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80006e8:	230f      	movs	r3, #15
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	781b      	ldrb	r3, [r3, #0]
}
 80006ee:	0018      	movs	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b005      	add	sp, #20
 80006f4:	bd90      	pop	{r4, r7, pc}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	20000004 	.word	0x20000004
 80006fc:	20000008 	.word	0x20000008
 8000700:	20000000 	.word	0x20000000

08000704 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <HAL_IncTick+0x1c>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	001a      	movs	r2, r3
 800070e:	4b05      	ldr	r3, [pc, #20]	@ (8000724 <HAL_IncTick+0x20>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	18d2      	adds	r2, r2, r3
 8000714:	4b03      	ldr	r3, [pc, #12]	@ (8000724 <HAL_IncTick+0x20>)
 8000716:	601a      	str	r2, [r3, #0]
}
 8000718:	46c0      	nop			@ (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	20000004 	.word	0x20000004
 8000724:	20000084 	.word	0x20000084

08000728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  return uwTick;
 800072c:	4b02      	ldr	r3, [pc, #8]	@ (8000738 <HAL_GetTick+0x10>)
 800072e:	681b      	ldr	r3, [r3, #0]
}
 8000730:	0018      	movs	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	20000084 	.word	0x20000084

0800073c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a05      	ldr	r2, [pc, #20]	@ (8000760 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800074c:	401a      	ands	r2, r3
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	431a      	orrs	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	601a      	str	r2, [r3, #0]
}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b002      	add	sp, #8
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	fe3fffff 	.word	0xfe3fffff

08000764 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	23e0      	movs	r3, #224	@ 0xe0
 8000772:	045b      	lsls	r3, r3, #17
 8000774:	4013      	ands	r3, r2
}
 8000776:	0018      	movs	r0, r3
 8000778:	46bd      	mov	sp, r7
 800077a:	b002      	add	sp, #8
 800077c:	bd80      	pop	{r7, pc}

0800077e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b084      	sub	sp, #16
 8000782:	af00      	add	r7, sp, #0
 8000784:	60f8      	str	r0, [r7, #12]
 8000786:	60b9      	str	r1, [r7, #8]
 8000788:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	695b      	ldr	r3, [r3, #20]
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	2104      	movs	r1, #4
 8000792:	400a      	ands	r2, r1
 8000794:	2107      	movs	r1, #7
 8000796:	4091      	lsls	r1, r2
 8000798:	000a      	movs	r2, r1
 800079a:	43d2      	mvns	r2, r2
 800079c:	401a      	ands	r2, r3
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2104      	movs	r1, #4
 80007a2:	400b      	ands	r3, r1
 80007a4:	6879      	ldr	r1, [r7, #4]
 80007a6:	4099      	lsls	r1, r3
 80007a8:	000b      	movs	r3, r1
 80007aa:	431a      	orrs	r2, r3
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80007b0:	46c0      	nop			@ (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b004      	add	sp, #16
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	683a      	ldr	r2, [r7, #0]
 80007c8:	2104      	movs	r1, #4
 80007ca:	400a      	ands	r2, r1
 80007cc:	2107      	movs	r1, #7
 80007ce:	4091      	lsls	r1, r2
 80007d0:	000a      	movs	r2, r1
 80007d2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2104      	movs	r1, #4
 80007d8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80007da:	40da      	lsrs	r2, r3
 80007dc:	0013      	movs	r3, r2
}
 80007de:	0018      	movs	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	b002      	add	sp, #8
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b082      	sub	sp, #8
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	68da      	ldr	r2, [r3, #12]
 80007f2:	23c0      	movs	r3, #192	@ 0xc0
 80007f4:	011b      	lsls	r3, r3, #4
 80007f6:	4013      	ands	r3, r2
 80007f8:	d101      	bne.n	80007fe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80007fa:	2301      	movs	r3, #1
 80007fc:	e000      	b.n	8000800 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80007fe:	2300      	movs	r3, #0
}
 8000800:	0018      	movs	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	b002      	add	sp, #8
 8000806:	bd80      	pop	{r7, pc}

08000808 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	211f      	movs	r1, #31
 800081c:	400a      	ands	r2, r1
 800081e:	210f      	movs	r1, #15
 8000820:	4091      	lsls	r1, r2
 8000822:	000a      	movs	r2, r1
 8000824:	43d2      	mvns	r2, r2
 8000826:	401a      	ands	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	0e9b      	lsrs	r3, r3, #26
 800082c:	210f      	movs	r1, #15
 800082e:	4019      	ands	r1, r3
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	201f      	movs	r0, #31
 8000834:	4003      	ands	r3, r0
 8000836:	4099      	lsls	r1, r3
 8000838:	000b      	movs	r3, r1
 800083a:	431a      	orrs	r2, r3
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b004      	add	sp, #16
 8000846:	bd80      	pop	{r7, pc}

08000848 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	035b      	lsls	r3, r3, #13
 800085a:	0b5b      	lsrs	r3, r3, #13
 800085c:	431a      	orrs	r2, r3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b002      	add	sp, #8
 8000868:	bd80      	pop	{r7, pc}

0800086a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
 8000872:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000878:	683a      	ldr	r2, [r7, #0]
 800087a:	0352      	lsls	r2, r2, #13
 800087c:	0b52      	lsrs	r2, r2, #13
 800087e:	43d2      	mvns	r2, r2
 8000880:	401a      	ands	r2, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	46bd      	mov	sp, r7
 800088a:	b002      	add	sp, #8
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	695b      	ldr	r3, [r3, #20]
 80008a0:	68ba      	ldr	r2, [r7, #8]
 80008a2:	0212      	lsls	r2, r2, #8
 80008a4:	43d2      	mvns	r2, r2
 80008a6:	401a      	ands	r2, r3
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	021b      	lsls	r3, r3, #8
 80008ac:	6879      	ldr	r1, [r7, #4]
 80008ae:	400b      	ands	r3, r1
 80008b0:	4904      	ldr	r1, [pc, #16]	@ (80008c4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80008b2:	400b      	ands	r3, r1
 80008b4:	431a      	orrs	r2, r3
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80008ba:	46c0      	nop			@ (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	b004      	add	sp, #16
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	07ffff00 	.word	0x07ffff00

080008c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	4a05      	ldr	r2, [pc, #20]	@ (80008ec <LL_ADC_EnableInternalRegulator+0x24>)
 80008d6:	4013      	ands	r3, r2
 80008d8:	2280      	movs	r2, #128	@ 0x80
 80008da:	0552      	lsls	r2, r2, #21
 80008dc:	431a      	orrs	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b002      	add	sp, #8
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	6fffffe8 	.word	0x6fffffe8

080008f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	689a      	ldr	r2, [r3, #8]
 80008fc:	2380      	movs	r3, #128	@ 0x80
 80008fe:	055b      	lsls	r3, r3, #21
 8000900:	401a      	ands	r2, r3
 8000902:	2380      	movs	r3, #128	@ 0x80
 8000904:	055b      	lsls	r3, r3, #21
 8000906:	429a      	cmp	r2, r3
 8000908:	d101      	bne.n	800090e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800090a:	2301      	movs	r3, #1
 800090c:	e000      	b.n	8000910 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800090e:	2300      	movs	r3, #0
}
 8000910:	0018      	movs	r0, r3
 8000912:	46bd      	mov	sp, r7
 8000914:	b002      	add	sp, #8
 8000916:	bd80      	pop	{r7, pc}

08000918 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	689b      	ldr	r3, [r3, #8]
 8000924:	4a04      	ldr	r2, [pc, #16]	@ (8000938 <LL_ADC_Enable+0x20>)
 8000926:	4013      	ands	r3, r2
 8000928:	2201      	movs	r2, #1
 800092a:	431a      	orrs	r2, r3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000930:	46c0      	nop			@ (mov r8, r8)
 8000932:	46bd      	mov	sp, r7
 8000934:	b002      	add	sp, #8
 8000936:	bd80      	pop	{r7, pc}
 8000938:	7fffffe8 	.word	0x7fffffe8

0800093c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	2201      	movs	r2, #1
 800094a:	4013      	ands	r3, r2
 800094c:	2b01      	cmp	r3, #1
 800094e:	d101      	bne.n	8000954 <LL_ADC_IsEnabled+0x18>
 8000950:	2301      	movs	r3, #1
 8000952:	e000      	b.n	8000956 <LL_ADC_IsEnabled+0x1a>
 8000954:	2300      	movs	r3, #0
}
 8000956:	0018      	movs	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	4a04      	ldr	r2, [pc, #16]	@ (8000980 <LL_ADC_REG_StartConversion+0x20>)
 800096e:	4013      	ands	r3, r2
 8000970:	2204      	movs	r2, #4
 8000972:	431a      	orrs	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000978:	46c0      	nop			@ (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	b002      	add	sp, #8
 800097e:	bd80      	pop	{r7, pc}
 8000980:	7fffffe8 	.word	0x7fffffe8

08000984 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	689b      	ldr	r3, [r3, #8]
 8000990:	2204      	movs	r2, #4
 8000992:	4013      	ands	r3, r2
 8000994:	2b04      	cmp	r3, #4
 8000996:	d101      	bne.n	800099c <LL_ADC_REG_IsConversionOngoing+0x18>
 8000998:	2301      	movs	r3, #1
 800099a:	e000      	b.n	800099e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800099c:	2300      	movs	r3, #0
}
 800099e:	0018      	movs	r0, r3
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
	...

080009a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b088      	sub	sp, #32
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009b0:	231f      	movs	r3, #31
 80009b2:	18fb      	adds	r3, r7, r3
 80009b4:	2200      	movs	r2, #0
 80009b6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d101      	bne.n	80009ce <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e17f      	b.n	8000cce <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d10a      	bne.n	80009ec <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	0018      	movs	r0, r3
 80009da:	f002 feb1 	bl	8003740 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	2200      	movs	r2, #0
 80009e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2254      	movs	r2, #84	@ 0x54
 80009e8:	2100      	movs	r1, #0
 80009ea:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	0018      	movs	r0, r3
 80009f2:	f7ff ff7d 	bl	80008f0 <LL_ADC_IsInternalRegulatorEnabled>
 80009f6:	1e03      	subs	r3, r0, #0
 80009f8:	d115      	bne.n	8000a26 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	0018      	movs	r0, r3
 8000a00:	f7ff ff62 	bl	80008c8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000a04:	4bb4      	ldr	r3, [pc, #720]	@ (8000cd8 <HAL_ADC_Init+0x330>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	49b4      	ldr	r1, [pc, #720]	@ (8000cdc <HAL_ADC_Init+0x334>)
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f7ff fb84 	bl	8000118 <__udivsi3>
 8000a10:	0003      	movs	r3, r0
 8000a12:	3301      	adds	r3, #1
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000a18:	e002      	b.n	8000a20 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d1f9      	bne.n	8000a1a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff ff60 	bl	80008f0 <LL_ADC_IsInternalRegulatorEnabled>
 8000a30:	1e03      	subs	r3, r0, #0
 8000a32:	d10f      	bne.n	8000a54 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a38:	2210      	movs	r2, #16
 8000a3a:	431a      	orrs	r2, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000a44:	2201      	movs	r2, #1
 8000a46:	431a      	orrs	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000a4c:	231f      	movs	r3, #31
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	2201      	movs	r2, #1
 8000a52:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f7ff ff93 	bl	8000984 <LL_ADC_REG_IsConversionOngoing>
 8000a5e:	0003      	movs	r3, r0
 8000a60:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a66:	2210      	movs	r2, #16
 8000a68:	4013      	ands	r3, r2
 8000a6a:	d000      	beq.n	8000a6e <HAL_ADC_Init+0xc6>
 8000a6c:	e122      	b.n	8000cb4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d000      	beq.n	8000a76 <HAL_ADC_Init+0xce>
 8000a74:	e11e      	b.n	8000cb4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7a:	4a99      	ldr	r2, [pc, #612]	@ (8000ce0 <HAL_ADC_Init+0x338>)
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	2202      	movs	r2, #2
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f7ff ff56 	bl	800093c <LL_ADC_IsEnabled>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d000      	beq.n	8000a96 <HAL_ADC_Init+0xee>
 8000a94:	e0ad      	b.n	8000bf2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7e1b      	ldrb	r3, [r3, #24]
 8000a9e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000aa0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	7e5b      	ldrb	r3, [r3, #25]
 8000aa6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000aa8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	7e9b      	ldrb	r3, [r3, #26]
 8000aae:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000ab0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d002      	beq.n	8000ac0 <HAL_ADC_Init+0x118>
 8000aba:	2380      	movs	r3, #128	@ 0x80
 8000abc:	015b      	lsls	r3, r3, #5
 8000abe:	e000      	b.n	8000ac2 <HAL_ADC_Init+0x11a>
 8000ac0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000ac2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000ac8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	691b      	ldr	r3, [r3, #16]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	da04      	bge.n	8000adc <HAL_ADC_Init+0x134>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	691b      	ldr	r3, [r3, #16]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	085b      	lsrs	r3, r3, #1
 8000ada:	e001      	b.n	8000ae0 <HAL_ADC_Init+0x138>
 8000adc:	2380      	movs	r3, #128	@ 0x80
 8000ade:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8000ae0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	212c      	movs	r1, #44	@ 0x2c
 8000ae6:	5c5b      	ldrb	r3, [r3, r1]
 8000ae8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000aea:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000aec:	69ba      	ldr	r2, [r7, #24]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2220      	movs	r2, #32
 8000af6:	5c9b      	ldrb	r3, [r3, r2]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d115      	bne.n	8000b28 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7e9b      	ldrb	r3, [r3, #26]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d105      	bne.n	8000b10 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	2280      	movs	r2, #128	@ 0x80
 8000b08:	0252      	lsls	r2, r2, #9
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	61bb      	str	r3, [r7, #24]
 8000b0e:	e00b      	b.n	8000b28 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b14:	2220      	movs	r2, #32
 8000b16:	431a      	orrs	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b20:	2201      	movs	r2, #1
 8000b22:	431a      	orrs	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d00a      	beq.n	8000b46 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000b34:	23e0      	movs	r3, #224	@ 0xe0
 8000b36:	005b      	lsls	r3, r3, #1
 8000b38:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	69ba      	ldr	r2, [r7, #24]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	4a65      	ldr	r2, [pc, #404]	@ (8000ce4 <HAL_ADC_Init+0x33c>)
 8000b4e:	4013      	ands	r3, r2
 8000b50:	0019      	movs	r1, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	69ba      	ldr	r2, [r7, #24]
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	0f9b      	lsrs	r3, r3, #30
 8000b62:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	697a      	ldr	r2, [r7, #20]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	223c      	movs	r2, #60	@ 0x3c
 8000b74:	5c9b      	ldrb	r3, [r3, r2]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d111      	bne.n	8000b9e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	0f9b      	lsrs	r3, r3, #30
 8000b80:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000b86:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8000b8c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8000b92:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	4313      	orrs	r3, r2
 8000b98:	2201      	movs	r2, #1
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	691b      	ldr	r3, [r3, #16]
 8000ba4:	4a50      	ldr	r2, [pc, #320]	@ (8000ce8 <HAL_ADC_Init+0x340>)
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	0019      	movs	r1, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	697a      	ldr	r2, [r7, #20]
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685a      	ldr	r2, [r3, #4]
 8000bb8:	23c0      	movs	r3, #192	@ 0xc0
 8000bba:	061b      	lsls	r3, r3, #24
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d018      	beq.n	8000bf2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000bc4:	2380      	movs	r3, #128	@ 0x80
 8000bc6:	05db      	lsls	r3, r3, #23
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d012      	beq.n	8000bf2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000bd0:	2380      	movs	r3, #128	@ 0x80
 8000bd2:	061b      	lsls	r3, r3, #24
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d00c      	beq.n	8000bf2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000bd8:	4b44      	ldr	r3, [pc, #272]	@ (8000cec <HAL_ADC_Init+0x344>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a44      	ldr	r2, [pc, #272]	@ (8000cf0 <HAL_ADC_Init+0x348>)
 8000bde:	4013      	ands	r3, r2
 8000be0:	0019      	movs	r1, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	685a      	ldr	r2, [r3, #4]
 8000be6:	23f0      	movs	r3, #240	@ 0xf0
 8000be8:	039b      	lsls	r3, r3, #14
 8000bea:	401a      	ands	r2, r3
 8000bec:	4b3f      	ldr	r3, [pc, #252]	@ (8000cec <HAL_ADC_Init+0x344>)
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6818      	ldr	r0, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bfa:	001a      	movs	r2, r3
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	f7ff fdbe 	bl	800077e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	6818      	ldr	r0, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c0a:	493a      	ldr	r1, [pc, #232]	@ (8000cf4 <HAL_ADC_Init+0x34c>)
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	f7ff fdb6 	bl	800077e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	691b      	ldr	r3, [r3, #16]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d109      	bne.n	8000c2e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2110      	movs	r1, #16
 8000c26:	4249      	negs	r1, r1
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c2c:	e018      	b.n	8000c60 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	691a      	ldr	r2, [r3, #16]
 8000c32:	2380      	movs	r3, #128	@ 0x80
 8000c34:	039b      	lsls	r3, r3, #14
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d112      	bne.n	8000c60 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	69db      	ldr	r3, [r3, #28]
 8000c44:	3b01      	subs	r3, #1
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	221c      	movs	r2, #28
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	2210      	movs	r2, #16
 8000c4e:	4252      	negs	r2, r2
 8000c50:	409a      	lsls	r2, r3
 8000c52:	0011      	movs	r1, r2
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2100      	movs	r1, #0
 8000c66:	0018      	movs	r0, r3
 8000c68:	f7ff fda6 	bl	80007b8 <LL_ADC_GetSamplingTimeCommonChannels>
 8000c6c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d10b      	bne.n	8000c8e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c80:	2203      	movs	r2, #3
 8000c82:	4393      	bics	r3, r2
 8000c84:	2201      	movs	r2, #1
 8000c86:	431a      	orrs	r2, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000c8c:	e01c      	b.n	8000cc8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c92:	2212      	movs	r2, #18
 8000c94:	4393      	bics	r3, r2
 8000c96:	2210      	movs	r2, #16
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	431a      	orrs	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8000caa:	231f      	movs	r3, #31
 8000cac:	18fb      	adds	r3, r7, r3
 8000cae:	2201      	movs	r2, #1
 8000cb0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000cb2:	e009      	b.n	8000cc8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cb8:	2210      	movs	r2, #16
 8000cba:	431a      	orrs	r2, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000cc0:	231f      	movs	r3, #31
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000cc8:	231f      	movs	r3, #31
 8000cca:	18fb      	adds	r3, r7, r3
 8000ccc:	781b      	ldrb	r3, [r3, #0]
}
 8000cce:	0018      	movs	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b008      	add	sp, #32
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	20000008 	.word	0x20000008
 8000cdc:	00030d40 	.word	0x00030d40
 8000ce0:	fffffefd 	.word	0xfffffefd
 8000ce4:	ffde0201 	.word	0xffde0201
 8000ce8:	1ffffc02 	.word	0x1ffffc02
 8000cec:	40012708 	.word	0x40012708
 8000cf0:	ffc3ffff 	.word	0xffc3ffff
 8000cf4:	07ffff04 	.word	0x07ffff04

08000cf8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000cf8:	b5b0      	push	{r4, r5, r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	0018      	movs	r0, r3
 8000d06:	f7ff fe3d 	bl	8000984 <LL_ADC_REG_IsConversionOngoing>
 8000d0a:	1e03      	subs	r3, r0, #0
 8000d0c:	d135      	bne.n	8000d7a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2254      	movs	r2, #84	@ 0x54
 8000d12:	5c9b      	ldrb	r3, [r3, r2]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d101      	bne.n	8000d1c <HAL_ADC_Start+0x24>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e035      	b.n	8000d88 <HAL_ADC_Start+0x90>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2254      	movs	r2, #84	@ 0x54
 8000d20:	2101      	movs	r1, #1
 8000d22:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000d24:	250f      	movs	r5, #15
 8000d26:	197c      	adds	r4, r7, r5
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f000 faaa 	bl	8001284 <ADC_Enable>
 8000d30:	0003      	movs	r3, r0
 8000d32:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000d34:	197b      	adds	r3, r7, r5
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d119      	bne.n	8000d70 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d40:	4a13      	ldr	r2, [pc, #76]	@ (8000d90 <HAL_ADC_Start+0x98>)
 8000d42:	4013      	ands	r3, r2
 8000d44:	2280      	movs	r2, #128	@ 0x80
 8000d46:	0052      	lsls	r2, r2, #1
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	221c      	movs	r2, #28
 8000d5a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2254      	movs	r2, #84	@ 0x54
 8000d60:	2100      	movs	r1, #0
 8000d62:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff fdf9 	bl	8000960 <LL_ADC_REG_StartConversion>
 8000d6e:	e008      	b.n	8000d82 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2254      	movs	r2, #84	@ 0x54
 8000d74:	2100      	movs	r1, #0
 8000d76:	5499      	strb	r1, [r3, r2]
 8000d78:	e003      	b.n	8000d82 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d7a:	230f      	movs	r3, #15
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	2202      	movs	r2, #2
 8000d80:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000d82:	230f      	movs	r3, #15
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	781b      	ldrb	r3, [r3, #0]
}
 8000d88:	0018      	movs	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	b004      	add	sp, #16
 8000d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d90:	fffff0fe 	.word	0xfffff0fe

08000d94 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	2b08      	cmp	r3, #8
 8000da4:	d102      	bne.n	8000dac <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8000da6:	2308      	movs	r3, #8
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	e00f      	b.n	8000dcc <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	2201      	movs	r2, #1
 8000db4:	4013      	ands	r3, r2
 8000db6:	d007      	beq.n	8000dc8 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dbc:	2220      	movs	r2, #32
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e072      	b.n	8000eae <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8000dc8:	2304      	movs	r3, #4
 8000dca:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000dcc:	f7ff fcac 	bl	8000728 <HAL_GetTick>
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000dd4:	e01f      	b.n	8000e16 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	d01c      	beq.n	8000e16 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000ddc:	f7ff fca4 	bl	8000728 <HAL_GetTick>
 8000de0:	0002      	movs	r2, r0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d302      	bcc.n	8000df2 <HAL_ADC_PollForConversion+0x5e>
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d111      	bne.n	8000e16 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	68fa      	ldr	r2, [r7, #12]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	d10b      	bne.n	8000e16 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e02:	2204      	movs	r2, #4
 8000e04:	431a      	orrs	r2, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2254      	movs	r2, #84	@ 0x54
 8000e0e:	2100      	movs	r1, #0
 8000e10:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e04b      	b.n	8000eae <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68fa      	ldr	r2, [r7, #12]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	d0d9      	beq.n	8000dd6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e26:	2280      	movs	r2, #128	@ 0x80
 8000e28:	0092      	lsls	r2, r2, #2
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff fcd6 	bl	80007e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8000e3a:	1e03      	subs	r3, r0, #0
 8000e3c:	d02e      	beq.n	8000e9c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	7e9b      	ldrb	r3, [r3, #26]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d12a      	bne.n	8000e9c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2208      	movs	r2, #8
 8000e4e:	4013      	ands	r3, r2
 8000e50:	2b08      	cmp	r3, #8
 8000e52:	d123      	bne.n	8000e9c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f7ff fd93 	bl	8000984 <LL_ADC_REG_IsConversionOngoing>
 8000e5e:	1e03      	subs	r3, r0, #0
 8000e60:	d110      	bne.n	8000e84 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	210c      	movs	r1, #12
 8000e6e:	438a      	bics	r2, r1
 8000e70:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e76:	4a10      	ldr	r2, [pc, #64]	@ (8000eb8 <HAL_ADC_PollForConversion+0x124>)
 8000e78:	4013      	ands	r3, r2
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	431a      	orrs	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e82:	e00b      	b.n	8000e9c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e88:	2220      	movs	r2, #32
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e94:	2201      	movs	r2, #1
 8000e96:	431a      	orrs	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	7e1b      	ldrb	r3, [r3, #24]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d103      	bne.n	8000eac <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	220c      	movs	r2, #12
 8000eaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	0018      	movs	r0, r3
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b004      	add	sp, #16
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	fffffefe 	.word	0xfffffefe

08000ebc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000eca:	0018      	movs	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b002      	add	sp, #8
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ede:	2317      	movs	r3, #23
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2254      	movs	r2, #84	@ 0x54
 8000eee:	5c9b      	ldrb	r3, [r3, r2]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d101      	bne.n	8000ef8 <HAL_ADC_ConfigChannel+0x24>
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	e1c0      	b.n	800127a <HAL_ADC_ConfigChannel+0x3a6>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2254      	movs	r2, #84	@ 0x54
 8000efc:	2101      	movs	r1, #1
 8000efe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	0018      	movs	r0, r3
 8000f06:	f7ff fd3d 	bl	8000984 <LL_ADC_REG_IsConversionOngoing>
 8000f0a:	1e03      	subs	r3, r0, #0
 8000f0c:	d000      	beq.n	8000f10 <HAL_ADC_ConfigChannel+0x3c>
 8000f0e:	e1a3      	b.n	8001258 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d100      	bne.n	8000f1a <HAL_ADC_ConfigChannel+0x46>
 8000f18:	e143      	b.n	80011a2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	691a      	ldr	r2, [r3, #16]
 8000f1e:	2380      	movs	r3, #128	@ 0x80
 8000f20:	061b      	lsls	r3, r3, #24
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d004      	beq.n	8000f30 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000f2a:	4ac1      	ldr	r2, [pc, #772]	@ (8001230 <HAL_ADC_ConfigChannel+0x35c>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d108      	bne.n	8000f42 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	0019      	movs	r1, r3
 8000f3a:	0010      	movs	r0, r2
 8000f3c:	f7ff fc84 	bl	8000848 <LL_ADC_REG_SetSequencerChAdd>
 8000f40:	e0c9      	b.n	80010d6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	211f      	movs	r1, #31
 8000f4c:	400b      	ands	r3, r1
 8000f4e:	210f      	movs	r1, #15
 8000f50:	4099      	lsls	r1, r3
 8000f52:	000b      	movs	r3, r1
 8000f54:	43db      	mvns	r3, r3
 8000f56:	4013      	ands	r3, r2
 8000f58:	0019      	movs	r1, r3
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	035b      	lsls	r3, r3, #13
 8000f60:	0b5b      	lsrs	r3, r3, #13
 8000f62:	d105      	bne.n	8000f70 <HAL_ADC_ConfigChannel+0x9c>
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	0e9b      	lsrs	r3, r3, #26
 8000f6a:	221f      	movs	r2, #31
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	e098      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2201      	movs	r2, #1
 8000f76:	4013      	ands	r3, r2
 8000f78:	d000      	beq.n	8000f7c <HAL_ADC_ConfigChannel+0xa8>
 8000f7a:	e091      	b.n	80010a0 <HAL_ADC_ConfigChannel+0x1cc>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2202      	movs	r2, #2
 8000f82:	4013      	ands	r3, r2
 8000f84:	d000      	beq.n	8000f88 <HAL_ADC_ConfigChannel+0xb4>
 8000f86:	e089      	b.n	800109c <HAL_ADC_ConfigChannel+0x1c8>
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2204      	movs	r2, #4
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d000      	beq.n	8000f94 <HAL_ADC_ConfigChannel+0xc0>
 8000f92:	e081      	b.n	8001098 <HAL_ADC_ConfigChannel+0x1c4>
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2208      	movs	r2, #8
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d000      	beq.n	8000fa0 <HAL_ADC_ConfigChannel+0xcc>
 8000f9e:	e079      	b.n	8001094 <HAL_ADC_ConfigChannel+0x1c0>
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2210      	movs	r2, #16
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	d000      	beq.n	8000fac <HAL_ADC_ConfigChannel+0xd8>
 8000faa:	e071      	b.n	8001090 <HAL_ADC_ConfigChannel+0x1bc>
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2220      	movs	r2, #32
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d000      	beq.n	8000fb8 <HAL_ADC_ConfigChannel+0xe4>
 8000fb6:	e069      	b.n	800108c <HAL_ADC_ConfigChannel+0x1b8>
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2240      	movs	r2, #64	@ 0x40
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d000      	beq.n	8000fc4 <HAL_ADC_ConfigChannel+0xf0>
 8000fc2:	e061      	b.n	8001088 <HAL_ADC_ConfigChannel+0x1b4>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2280      	movs	r2, #128	@ 0x80
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d000      	beq.n	8000fd0 <HAL_ADC_ConfigChannel+0xfc>
 8000fce:	e059      	b.n	8001084 <HAL_ADC_ConfigChannel+0x1b0>
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	2380      	movs	r3, #128	@ 0x80
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	4013      	ands	r3, r2
 8000fda:	d151      	bne.n	8001080 <HAL_ADC_ConfigChannel+0x1ac>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	2380      	movs	r3, #128	@ 0x80
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d149      	bne.n	800107c <HAL_ADC_ConfigChannel+0x1a8>
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	2380      	movs	r3, #128	@ 0x80
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	d141      	bne.n	8001078 <HAL_ADC_ConfigChannel+0x1a4>
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	2380      	movs	r3, #128	@ 0x80
 8000ffa:	011b      	lsls	r3, r3, #4
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	d139      	bne.n	8001074 <HAL_ADC_ConfigChannel+0x1a0>
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	015b      	lsls	r3, r3, #5
 8001008:	4013      	ands	r3, r2
 800100a:	d131      	bne.n	8001070 <HAL_ADC_ConfigChannel+0x19c>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	2380      	movs	r3, #128	@ 0x80
 8001012:	019b      	lsls	r3, r3, #6
 8001014:	4013      	ands	r3, r2
 8001016:	d129      	bne.n	800106c <HAL_ADC_ConfigChannel+0x198>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	01db      	lsls	r3, r3, #7
 8001020:	4013      	ands	r3, r2
 8001022:	d121      	bne.n	8001068 <HAL_ADC_ConfigChannel+0x194>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	2380      	movs	r3, #128	@ 0x80
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	4013      	ands	r3, r2
 800102e:	d119      	bne.n	8001064 <HAL_ADC_ConfigChannel+0x190>
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	2380      	movs	r3, #128	@ 0x80
 8001036:	025b      	lsls	r3, r3, #9
 8001038:	4013      	ands	r3, r2
 800103a:	d111      	bne.n	8001060 <HAL_ADC_ConfigChannel+0x18c>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	2380      	movs	r3, #128	@ 0x80
 8001042:	029b      	lsls	r3, r3, #10
 8001044:	4013      	ands	r3, r2
 8001046:	d109      	bne.n	800105c <HAL_ADC_ConfigChannel+0x188>
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	02db      	lsls	r3, r3, #11
 8001050:	4013      	ands	r3, r2
 8001052:	d001      	beq.n	8001058 <HAL_ADC_ConfigChannel+0x184>
 8001054:	2312      	movs	r3, #18
 8001056:	e024      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001058:	2300      	movs	r3, #0
 800105a:	e022      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 800105c:	2311      	movs	r3, #17
 800105e:	e020      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001060:	2310      	movs	r3, #16
 8001062:	e01e      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001064:	230f      	movs	r3, #15
 8001066:	e01c      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001068:	230e      	movs	r3, #14
 800106a:	e01a      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 800106c:	230d      	movs	r3, #13
 800106e:	e018      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001070:	230c      	movs	r3, #12
 8001072:	e016      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001074:	230b      	movs	r3, #11
 8001076:	e014      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001078:	230a      	movs	r3, #10
 800107a:	e012      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 800107c:	2309      	movs	r3, #9
 800107e:	e010      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001080:	2308      	movs	r3, #8
 8001082:	e00e      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001084:	2307      	movs	r3, #7
 8001086:	e00c      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001088:	2306      	movs	r3, #6
 800108a:	e00a      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 800108c:	2305      	movs	r3, #5
 800108e:	e008      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001090:	2304      	movs	r3, #4
 8001092:	e006      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001094:	2303      	movs	r3, #3
 8001096:	e004      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 8001098:	2302      	movs	r3, #2
 800109a:	e002      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 800109c:	2301      	movs	r3, #1
 800109e:	e000      	b.n	80010a2 <HAL_ADC_ConfigChannel+0x1ce>
 80010a0:	2300      	movs	r3, #0
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	6852      	ldr	r2, [r2, #4]
 80010a6:	201f      	movs	r0, #31
 80010a8:	4002      	ands	r2, r0
 80010aa:	4093      	lsls	r3, r2
 80010ac:	000a      	movs	r2, r1
 80010ae:	431a      	orrs	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	089b      	lsrs	r3, r3, #2
 80010ba:	1c5a      	adds	r2, r3, #1
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d808      	bhi.n	80010d6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6818      	ldr	r0, [r3, #0]
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	6859      	ldr	r1, [r3, #4]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	001a      	movs	r2, r3
 80010d2:	f7ff fb99 	bl	8000808 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6818      	ldr	r0, [r3, #0]
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	6819      	ldr	r1, [r3, #0]
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	001a      	movs	r2, r3
 80010e4:	f7ff fbd4 	bl	8000890 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	db00      	blt.n	80010f2 <HAL_ADC_ConfigChannel+0x21e>
 80010f0:	e0bc      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80010f2:	4b50      	ldr	r3, [pc, #320]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 80010f4:	0018      	movs	r0, r3
 80010f6:	f7ff fb35 	bl	8000764 <LL_ADC_GetCommonPathInternalCh>
 80010fa:	0003      	movs	r3, r0
 80010fc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a4d      	ldr	r2, [pc, #308]	@ (8001238 <HAL_ADC_ConfigChannel+0x364>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d122      	bne.n	800114e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	2380      	movs	r3, #128	@ 0x80
 800110c:	041b      	lsls	r3, r3, #16
 800110e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001110:	d11d      	bne.n	800114e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	2280      	movs	r2, #128	@ 0x80
 8001116:	0412      	lsls	r2, r2, #16
 8001118:	4313      	orrs	r3, r2
 800111a:	4a46      	ldr	r2, [pc, #280]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 800111c:	0019      	movs	r1, r3
 800111e:	0010      	movs	r0, r2
 8001120:	f7ff fb0c 	bl	800073c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001124:	4b45      	ldr	r3, [pc, #276]	@ (800123c <HAL_ADC_ConfigChannel+0x368>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4945      	ldr	r1, [pc, #276]	@ (8001240 <HAL_ADC_ConfigChannel+0x36c>)
 800112a:	0018      	movs	r0, r3
 800112c:	f7fe fff4 	bl	8000118 <__udivsi3>
 8001130:	0003      	movs	r3, r0
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	0013      	movs	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	189b      	adds	r3, r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800113e:	e002      	b.n	8001146 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	3b01      	subs	r3, #1
 8001144:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d1f9      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800114c:	e08e      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a3c      	ldr	r2, [pc, #240]	@ (8001244 <HAL_ADC_ConfigChannel+0x370>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d10e      	bne.n	8001176 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	2380      	movs	r3, #128	@ 0x80
 800115c:	045b      	lsls	r3, r3, #17
 800115e:	4013      	ands	r3, r2
 8001160:	d109      	bne.n	8001176 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	2280      	movs	r2, #128	@ 0x80
 8001166:	0452      	lsls	r2, r2, #17
 8001168:	4313      	orrs	r3, r2
 800116a:	4a32      	ldr	r2, [pc, #200]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 800116c:	0019      	movs	r1, r3
 800116e:	0010      	movs	r0, r2
 8001170:	f7ff fae4 	bl	800073c <LL_ADC_SetCommonPathInternalCh>
 8001174:	e07a      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a33      	ldr	r2, [pc, #204]	@ (8001248 <HAL_ADC_ConfigChannel+0x374>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d000      	beq.n	8001182 <HAL_ADC_ConfigChannel+0x2ae>
 8001180:	e074      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	2380      	movs	r3, #128	@ 0x80
 8001186:	03db      	lsls	r3, r3, #15
 8001188:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800118a:	d000      	beq.n	800118e <HAL_ADC_ConfigChannel+0x2ba>
 800118c:	e06e      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	2280      	movs	r2, #128	@ 0x80
 8001192:	03d2      	lsls	r2, r2, #15
 8001194:	4313      	orrs	r3, r2
 8001196:	4a27      	ldr	r2, [pc, #156]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 8001198:	0019      	movs	r1, r3
 800119a:	0010      	movs	r0, r2
 800119c:	f7ff face 	bl	800073c <LL_ADC_SetCommonPathInternalCh>
 80011a0:	e064      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	691a      	ldr	r2, [r3, #16]
 80011a6:	2380      	movs	r3, #128	@ 0x80
 80011a8:	061b      	lsls	r3, r3, #24
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d004      	beq.n	80011b8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80011b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001230 <HAL_ADC_ConfigChannel+0x35c>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d107      	bne.n	80011c8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	0019      	movs	r1, r3
 80011c2:	0010      	movs	r0, r2
 80011c4:	f7ff fb51 	bl	800086a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	da4d      	bge.n	800126c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80011d0:	4b18      	ldr	r3, [pc, #96]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 80011d2:	0018      	movs	r0, r3
 80011d4:	f7ff fac6 	bl	8000764 <LL_ADC_GetCommonPathInternalCh>
 80011d8:	0003      	movs	r3, r0
 80011da:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a15      	ldr	r2, [pc, #84]	@ (8001238 <HAL_ADC_ConfigChannel+0x364>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d108      	bne.n	80011f8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4a18      	ldr	r2, [pc, #96]	@ (800124c <HAL_ADC_ConfigChannel+0x378>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	4a11      	ldr	r2, [pc, #68]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 80011ee:	0019      	movs	r1, r3
 80011f0:	0010      	movs	r0, r2
 80011f2:	f7ff faa3 	bl	800073c <LL_ADC_SetCommonPathInternalCh>
 80011f6:	e039      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a11      	ldr	r2, [pc, #68]	@ (8001244 <HAL_ADC_ConfigChannel+0x370>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d108      	bne.n	8001214 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <HAL_ADC_ConfigChannel+0x37c>)
 8001206:	4013      	ands	r3, r2
 8001208:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 800120a:	0019      	movs	r1, r3
 800120c:	0010      	movs	r0, r2
 800120e:	f7ff fa95 	bl	800073c <LL_ADC_SetCommonPathInternalCh>
 8001212:	e02b      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a0b      	ldr	r2, [pc, #44]	@ (8001248 <HAL_ADC_ConfigChannel+0x374>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d126      	bne.n	800126c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	4a0c      	ldr	r2, [pc, #48]	@ (8001254 <HAL_ADC_ConfigChannel+0x380>)
 8001222:	4013      	ands	r3, r2
 8001224:	4a03      	ldr	r2, [pc, #12]	@ (8001234 <HAL_ADC_ConfigChannel+0x360>)
 8001226:	0019      	movs	r1, r3
 8001228:	0010      	movs	r0, r2
 800122a:	f7ff fa87 	bl	800073c <LL_ADC_SetCommonPathInternalCh>
 800122e:	e01d      	b.n	800126c <HAL_ADC_ConfigChannel+0x398>
 8001230:	80000004 	.word	0x80000004
 8001234:	40012708 	.word	0x40012708
 8001238:	b0001000 	.word	0xb0001000
 800123c:	20000008 	.word	0x20000008
 8001240:	00030d40 	.word	0x00030d40
 8001244:	b8004000 	.word	0xb8004000
 8001248:	b4002000 	.word	0xb4002000
 800124c:	ff7fffff 	.word	0xff7fffff
 8001250:	feffffff 	.word	0xfeffffff
 8001254:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800125c:	2220      	movs	r2, #32
 800125e:	431a      	orrs	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001264:	2317      	movs	r3, #23
 8001266:	18fb      	adds	r3, r7, r3
 8001268:	2201      	movs	r2, #1
 800126a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2254      	movs	r2, #84	@ 0x54
 8001270:	2100      	movs	r1, #0
 8001272:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001274:	2317      	movs	r3, #23
 8001276:	18fb      	adds	r3, r7, r3
 8001278:	781b      	ldrb	r3, [r3, #0]
}
 800127a:	0018      	movs	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	b006      	add	sp, #24
 8001280:	bd80      	pop	{r7, pc}
 8001282:	46c0      	nop			@ (mov r8, r8)

08001284 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800128c:	2300      	movs	r3, #0
 800128e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	0018      	movs	r0, r3
 8001296:	f7ff fb51 	bl	800093c <LL_ADC_IsEnabled>
 800129a:	1e03      	subs	r3, r0, #0
 800129c:	d000      	beq.n	80012a0 <ADC_Enable+0x1c>
 800129e:	e069      	b.n	8001374 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	4a36      	ldr	r2, [pc, #216]	@ (8001380 <ADC_Enable+0xfc>)
 80012a8:	4013      	ands	r3, r2
 80012aa:	d00d      	beq.n	80012c8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b0:	2210      	movs	r2, #16
 80012b2:	431a      	orrs	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012bc:	2201      	movs	r2, #1
 80012be:	431a      	orrs	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e056      	b.n	8001376 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	0018      	movs	r0, r3
 80012ce:	f7ff fb23 	bl	8000918 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80012d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001384 <ADC_Enable+0x100>)
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7ff fa45 	bl	8000764 <LL_ADC_GetCommonPathInternalCh>
 80012da:	0002      	movs	r2, r0
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	041b      	lsls	r3, r3, #16
 80012e0:	4013      	ands	r3, r2
 80012e2:	d00f      	beq.n	8001304 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012e4:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <ADC_Enable+0x104>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4928      	ldr	r1, [pc, #160]	@ (800138c <ADC_Enable+0x108>)
 80012ea:	0018      	movs	r0, r3
 80012ec:	f7fe ff14 	bl	8000118 <__udivsi3>
 80012f0:	0003      	movs	r3, r0
 80012f2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80012f4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80012f6:	e002      	b.n	80012fe <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f9      	bne.n	80012f8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	7e5b      	ldrb	r3, [r3, #25]
 8001308:	2b01      	cmp	r3, #1
 800130a:	d033      	beq.n	8001374 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800130c:	f7ff fa0c 	bl	8000728 <HAL_GetTick>
 8001310:	0003      	movs	r3, r0
 8001312:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001314:	e027      	b.n	8001366 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	0018      	movs	r0, r3
 800131c:	f7ff fb0e 	bl	800093c <LL_ADC_IsEnabled>
 8001320:	1e03      	subs	r3, r0, #0
 8001322:	d104      	bne.n	800132e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	0018      	movs	r0, r3
 800132a:	f7ff faf5 	bl	8000918 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800132e:	f7ff f9fb 	bl	8000728 <HAL_GetTick>
 8001332:	0002      	movs	r2, r0
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d914      	bls.n	8001366 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2201      	movs	r2, #1
 8001344:	4013      	ands	r3, r2
 8001346:	2b01      	cmp	r3, #1
 8001348:	d00d      	beq.n	8001366 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134e:	2210      	movs	r2, #16
 8001350:	431a      	orrs	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800135a:	2201      	movs	r2, #1
 800135c:	431a      	orrs	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e007      	b.n	8001376 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2201      	movs	r2, #1
 800136e:	4013      	ands	r3, r2
 8001370:	2b01      	cmp	r3, #1
 8001372:	d1d0      	bne.n	8001316 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	0018      	movs	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	b004      	add	sp, #16
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	80000017 	.word	0x80000017
 8001384:	40012708 	.word	0x40012708
 8001388:	20000008 	.word	0x20000008
 800138c:	00030d40 	.word	0x00030d40

08001390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	0002      	movs	r2, r0
 8001398:	6039      	str	r1, [r7, #0]
 800139a:	1dfb      	adds	r3, r7, #7
 800139c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800139e:	1dfb      	adds	r3, r7, #7
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80013a4:	d828      	bhi.n	80013f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001464 <__NVIC_SetPriority+0xd4>)
 80013a8:	1dfb      	adds	r3, r7, #7
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	b25b      	sxtb	r3, r3
 80013ae:	089b      	lsrs	r3, r3, #2
 80013b0:	33c0      	adds	r3, #192	@ 0xc0
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	589b      	ldr	r3, [r3, r2]
 80013b6:	1dfa      	adds	r2, r7, #7
 80013b8:	7812      	ldrb	r2, [r2, #0]
 80013ba:	0011      	movs	r1, r2
 80013bc:	2203      	movs	r2, #3
 80013be:	400a      	ands	r2, r1
 80013c0:	00d2      	lsls	r2, r2, #3
 80013c2:	21ff      	movs	r1, #255	@ 0xff
 80013c4:	4091      	lsls	r1, r2
 80013c6:	000a      	movs	r2, r1
 80013c8:	43d2      	mvns	r2, r2
 80013ca:	401a      	ands	r2, r3
 80013cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	019b      	lsls	r3, r3, #6
 80013d2:	22ff      	movs	r2, #255	@ 0xff
 80013d4:	401a      	ands	r2, r3
 80013d6:	1dfb      	adds	r3, r7, #7
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	0018      	movs	r0, r3
 80013dc:	2303      	movs	r3, #3
 80013de:	4003      	ands	r3, r0
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013e4:	481f      	ldr	r0, [pc, #124]	@ (8001464 <__NVIC_SetPriority+0xd4>)
 80013e6:	1dfb      	adds	r3, r7, #7
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b25b      	sxtb	r3, r3
 80013ec:	089b      	lsrs	r3, r3, #2
 80013ee:	430a      	orrs	r2, r1
 80013f0:	33c0      	adds	r3, #192	@ 0xc0
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013f6:	e031      	b.n	800145c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <__NVIC_SetPriority+0xd8>)
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	0019      	movs	r1, r3
 8001400:	230f      	movs	r3, #15
 8001402:	400b      	ands	r3, r1
 8001404:	3b08      	subs	r3, #8
 8001406:	089b      	lsrs	r3, r3, #2
 8001408:	3306      	adds	r3, #6
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	18d3      	adds	r3, r2, r3
 800140e:	3304      	adds	r3, #4
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	1dfa      	adds	r2, r7, #7
 8001414:	7812      	ldrb	r2, [r2, #0]
 8001416:	0011      	movs	r1, r2
 8001418:	2203      	movs	r2, #3
 800141a:	400a      	ands	r2, r1
 800141c:	00d2      	lsls	r2, r2, #3
 800141e:	21ff      	movs	r1, #255	@ 0xff
 8001420:	4091      	lsls	r1, r2
 8001422:	000a      	movs	r2, r1
 8001424:	43d2      	mvns	r2, r2
 8001426:	401a      	ands	r2, r3
 8001428:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	019b      	lsls	r3, r3, #6
 800142e:	22ff      	movs	r2, #255	@ 0xff
 8001430:	401a      	ands	r2, r3
 8001432:	1dfb      	adds	r3, r7, #7
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	0018      	movs	r0, r3
 8001438:	2303      	movs	r3, #3
 800143a:	4003      	ands	r3, r0
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001440:	4809      	ldr	r0, [pc, #36]	@ (8001468 <__NVIC_SetPriority+0xd8>)
 8001442:	1dfb      	adds	r3, r7, #7
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	001c      	movs	r4, r3
 8001448:	230f      	movs	r3, #15
 800144a:	4023      	ands	r3, r4
 800144c:	3b08      	subs	r3, #8
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	430a      	orrs	r2, r1
 8001452:	3306      	adds	r3, #6
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	18c3      	adds	r3, r0, r3
 8001458:	3304      	adds	r3, #4
 800145a:	601a      	str	r2, [r3, #0]
}
 800145c:	46c0      	nop			@ (mov r8, r8)
 800145e:	46bd      	mov	sp, r7
 8001460:	b003      	add	sp, #12
 8001462:	bd90      	pop	{r4, r7, pc}
 8001464:	e000e100 	.word	0xe000e100
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	1e5a      	subs	r2, r3, #1
 8001478:	2380      	movs	r3, #128	@ 0x80
 800147a:	045b      	lsls	r3, r3, #17
 800147c:	429a      	cmp	r2, r3
 800147e:	d301      	bcc.n	8001484 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001480:	2301      	movs	r3, #1
 8001482:	e010      	b.n	80014a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <SysTick_Config+0x44>)
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	3a01      	subs	r2, #1
 800148a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800148c:	2301      	movs	r3, #1
 800148e:	425b      	negs	r3, r3
 8001490:	2103      	movs	r1, #3
 8001492:	0018      	movs	r0, r3
 8001494:	f7ff ff7c 	bl	8001390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <SysTick_Config+0x44>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149e:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <SysTick_Config+0x44>)
 80014a0:	2207      	movs	r2, #7
 80014a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	0018      	movs	r0, r3
 80014a8:	46bd      	mov	sp, r7
 80014aa:	b002      	add	sp, #8
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	46c0      	nop			@ (mov r8, r8)
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	210f      	movs	r1, #15
 80014c0:	187b      	adds	r3, r7, r1
 80014c2:	1c02      	adds	r2, r0, #0
 80014c4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	187b      	adds	r3, r7, r1
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b25b      	sxtb	r3, r3
 80014ce:	0011      	movs	r1, r2
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff ff5d 	bl	8001390 <__NVIC_SetPriority>
}
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	46bd      	mov	sp, r7
 80014da:	b004      	add	sp, #16
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7ff ffbf 	bl	800146c <SysTick_Config>
 80014ee:	0003      	movs	r3, r0
}
 80014f0:	0018      	movs	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	b002      	add	sp, #8
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001506:	e147      	b.n	8001798 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2101      	movs	r1, #1
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	4091      	lsls	r1, r2
 8001512:	000a      	movs	r2, r1
 8001514:	4013      	ands	r3, r2
 8001516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d100      	bne.n	8001520 <HAL_GPIO_Init+0x28>
 800151e:	e138      	b.n	8001792 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2203      	movs	r2, #3
 8001526:	4013      	ands	r3, r2
 8001528:	2b01      	cmp	r3, #1
 800152a:	d005      	beq.n	8001538 <HAL_GPIO_Init+0x40>
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2203      	movs	r2, #3
 8001532:	4013      	ands	r3, r2
 8001534:	2b02      	cmp	r3, #2
 8001536:	d130      	bne.n	800159a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	2203      	movs	r2, #3
 8001544:	409a      	lsls	r2, r3
 8001546:	0013      	movs	r3, r2
 8001548:	43da      	mvns	r2, r3
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	68da      	ldr	r2, [r3, #12]
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	409a      	lsls	r2, r3
 800155a:	0013      	movs	r3, r2
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4313      	orrs	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800156e:	2201      	movs	r2, #1
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	409a      	lsls	r2, r3
 8001574:	0013      	movs	r3, r2
 8001576:	43da      	mvns	r2, r3
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	4013      	ands	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	091b      	lsrs	r3, r3, #4
 8001584:	2201      	movs	r2, #1
 8001586:	401a      	ands	r2, r3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	409a      	lsls	r2, r3
 800158c:	0013      	movs	r3, r2
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4313      	orrs	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2203      	movs	r2, #3
 80015a0:	4013      	ands	r3, r2
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d017      	beq.n	80015d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	2203      	movs	r2, #3
 80015b2:	409a      	lsls	r2, r3
 80015b4:	0013      	movs	r3, r2
 80015b6:	43da      	mvns	r2, r3
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	689a      	ldr	r2, [r3, #8]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	409a      	lsls	r2, r3
 80015c8:	0013      	movs	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2203      	movs	r2, #3
 80015dc:	4013      	ands	r3, r2
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d123      	bne.n	800162a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	08da      	lsrs	r2, r3, #3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3208      	adds	r2, #8
 80015ea:	0092      	lsls	r2, r2, #2
 80015ec:	58d3      	ldr	r3, [r2, r3]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	2207      	movs	r2, #7
 80015f4:	4013      	ands	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	220f      	movs	r2, #15
 80015fa:	409a      	lsls	r2, r3
 80015fc:	0013      	movs	r3, r2
 80015fe:	43da      	mvns	r2, r3
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	4013      	ands	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	691a      	ldr	r2, [r3, #16]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	2107      	movs	r1, #7
 800160e:	400b      	ands	r3, r1
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	409a      	lsls	r2, r3
 8001614:	0013      	movs	r3, r2
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	4313      	orrs	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	08da      	lsrs	r2, r3, #3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3208      	adds	r2, #8
 8001624:	0092      	lsls	r2, r2, #2
 8001626:	6939      	ldr	r1, [r7, #16]
 8001628:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	2203      	movs	r2, #3
 8001636:	409a      	lsls	r2, r3
 8001638:	0013      	movs	r3, r2
 800163a:	43da      	mvns	r2, r3
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4013      	ands	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	2203      	movs	r2, #3
 8001648:	401a      	ands	r2, r3
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	409a      	lsls	r2, r3
 8001650:	0013      	movs	r3, r2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	23c0      	movs	r3, #192	@ 0xc0
 8001664:	029b      	lsls	r3, r3, #10
 8001666:	4013      	ands	r3, r2
 8001668:	d100      	bne.n	800166c <HAL_GPIO_Init+0x174>
 800166a:	e092      	b.n	8001792 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800166c:	4a50      	ldr	r2, [pc, #320]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	089b      	lsrs	r3, r3, #2
 8001672:	3318      	adds	r3, #24
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	589b      	ldr	r3, [r3, r2]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2203      	movs	r2, #3
 800167e:	4013      	ands	r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	220f      	movs	r2, #15
 8001684:	409a      	lsls	r2, r3
 8001686:	0013      	movs	r3, r2
 8001688:	43da      	mvns	r2, r3
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	23a0      	movs	r3, #160	@ 0xa0
 8001694:	05db      	lsls	r3, r3, #23
 8001696:	429a      	cmp	r2, r3
 8001698:	d013      	beq.n	80016c2 <HAL_GPIO_Init+0x1ca>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a45      	ldr	r2, [pc, #276]	@ (80017b4 <HAL_GPIO_Init+0x2bc>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d00d      	beq.n	80016be <HAL_GPIO_Init+0x1c6>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a44      	ldr	r2, [pc, #272]	@ (80017b8 <HAL_GPIO_Init+0x2c0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d007      	beq.n	80016ba <HAL_GPIO_Init+0x1c2>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a43      	ldr	r2, [pc, #268]	@ (80017bc <HAL_GPIO_Init+0x2c4>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d101      	bne.n	80016b6 <HAL_GPIO_Init+0x1be>
 80016b2:	2303      	movs	r3, #3
 80016b4:	e006      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016b6:	2305      	movs	r3, #5
 80016b8:	e004      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016ba:	2302      	movs	r3, #2
 80016bc:	e002      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <HAL_GPIO_Init+0x1cc>
 80016c2:	2300      	movs	r3, #0
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	2103      	movs	r1, #3
 80016c8:	400a      	ands	r2, r1
 80016ca:	00d2      	lsls	r2, r2, #3
 80016cc:	4093      	lsls	r3, r2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80016d4:	4936      	ldr	r1, [pc, #216]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	089b      	lsrs	r3, r3, #2
 80016da:	3318      	adds	r3, #24
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e2:	4b33      	ldr	r3, [pc, #204]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	43da      	mvns	r2, r3
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4013      	ands	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	2380      	movs	r3, #128	@ 0x80
 80016f8:	035b      	lsls	r3, r3, #13
 80016fa:	4013      	ands	r3, r2
 80016fc:	d003      	beq.n	8001706 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4313      	orrs	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001706:	4b2a      	ldr	r3, [pc, #168]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800170c:	4b28      	ldr	r3, [pc, #160]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	43da      	mvns	r2, r3
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	4013      	ands	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	2380      	movs	r3, #128	@ 0x80
 8001722:	039b      	lsls	r3, r3, #14
 8001724:	4013      	ands	r3, r2
 8001726:	d003      	beq.n	8001730 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	4313      	orrs	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001730:	4b1f      	ldr	r3, [pc, #124]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001736:	4a1e      	ldr	r2, [pc, #120]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001738:	2384      	movs	r3, #132	@ 0x84
 800173a:	58d3      	ldr	r3, [r2, r3]
 800173c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	43da      	mvns	r2, r3
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	4013      	ands	r3, r2
 8001746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	2380      	movs	r3, #128	@ 0x80
 800174e:	029b      	lsls	r3, r3, #10
 8001750:	4013      	ands	r3, r2
 8001752:	d003      	beq.n	800175c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800175c:	4914      	ldr	r1, [pc, #80]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 800175e:	2284      	movs	r2, #132	@ 0x84
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001764:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001766:	2380      	movs	r3, #128	@ 0x80
 8001768:	58d3      	ldr	r3, [r2, r3]
 800176a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43da      	mvns	r2, r3
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	2380      	movs	r3, #128	@ 0x80
 800177c:	025b      	lsls	r3, r3, #9
 800177e:	4013      	ands	r3, r2
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800178a:	4909      	ldr	r1, [pc, #36]	@ (80017b0 <HAL_GPIO_Init+0x2b8>)
 800178c:	2280      	movs	r2, #128	@ 0x80
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	40da      	lsrs	r2, r3
 80017a0:	1e13      	subs	r3, r2, #0
 80017a2:	d000      	beq.n	80017a6 <HAL_GPIO_Init+0x2ae>
 80017a4:	e6b0      	b.n	8001508 <HAL_GPIO_Init+0x10>
  }
}
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	46c0      	nop			@ (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	b006      	add	sp, #24
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40021800 	.word	0x40021800
 80017b4:	50000400 	.word	0x50000400
 80017b8:	50000800 	.word	0x50000800
 80017bc:	50000c00 	.word	0x50000c00

080017c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	0008      	movs	r0, r1
 80017ca:	0011      	movs	r1, r2
 80017cc:	1cbb      	adds	r3, r7, #2
 80017ce:	1c02      	adds	r2, r0, #0
 80017d0:	801a      	strh	r2, [r3, #0]
 80017d2:	1c7b      	adds	r3, r7, #1
 80017d4:	1c0a      	adds	r2, r1, #0
 80017d6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017d8:	1c7b      	adds	r3, r7, #1
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d004      	beq.n	80017ea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017e0:	1cbb      	adds	r3, r7, #2
 80017e2:	881a      	ldrh	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017e8:	e003      	b.n	80017f2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017ea:	1cbb      	adds	r3, r7, #2
 80017ec:	881a      	ldrh	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017f2:	46c0      	nop			@ (mov r8, r8)
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b002      	add	sp, #8
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001804:	4b19      	ldr	r3, [pc, #100]	@ (800186c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a19      	ldr	r2, [pc, #100]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800180a:	4013      	ands	r3, r2
 800180c:	0019      	movs	r1, r3
 800180e:	4b17      	ldr	r3, [pc, #92]	@ (800186c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	430a      	orrs	r2, r1
 8001814:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	2380      	movs	r3, #128	@ 0x80
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	429a      	cmp	r2, r3
 800181e:	d11f      	bne.n	8001860 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	0013      	movs	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	189b      	adds	r3, r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4912      	ldr	r1, [pc, #72]	@ (8001878 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800182e:	0018      	movs	r0, r3
 8001830:	f7fe fc72 	bl	8000118 <__udivsi3>
 8001834:	0003      	movs	r3, r0
 8001836:	3301      	adds	r3, #1
 8001838:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800183a:	e008      	b.n	800184e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	3b01      	subs	r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	e001      	b.n	800184e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e009      	b.n	8001862 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800184e:	4b07      	ldr	r3, [pc, #28]	@ (800186c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001850:	695a      	ldr	r2, [r3, #20]
 8001852:	2380      	movs	r3, #128	@ 0x80
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	401a      	ands	r2, r3
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	429a      	cmp	r2, r3
 800185e:	d0ed      	beq.n	800183c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	0018      	movs	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	b004      	add	sp, #16
 8001868:	bd80      	pop	{r7, pc}
 800186a:	46c0      	nop			@ (mov r8, r8)
 800186c:	40007000 	.word	0x40007000
 8001870:	fffff9ff 	.word	0xfffff9ff
 8001874:	20000008 	.word	0x20000008
 8001878:	000f4240 	.word	0x000f4240

0800187c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001880:	4b03      	ldr	r3, [pc, #12]	@ (8001890 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	23e0      	movs	r3, #224	@ 0xe0
 8001886:	01db      	lsls	r3, r3, #7
 8001888:	4013      	ands	r3, r2
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40021000 	.word	0x40021000

08001894 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e2fe      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2201      	movs	r2, #1
 80018ac:	4013      	ands	r3, r2
 80018ae:	d100      	bne.n	80018b2 <HAL_RCC_OscConfig+0x1e>
 80018b0:	e07c      	b.n	80019ac <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018b2:	4bc3      	ldr	r3, [pc, #780]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	2238      	movs	r2, #56	@ 0x38
 80018b8:	4013      	ands	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018bc:	4bc0      	ldr	r3, [pc, #768]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2203      	movs	r2, #3
 80018c2:	4013      	ands	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	2b10      	cmp	r3, #16
 80018ca:	d102      	bne.n	80018d2 <HAL_RCC_OscConfig+0x3e>
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d002      	beq.n	80018d8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	2b08      	cmp	r3, #8
 80018d6:	d10b      	bne.n	80018f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d8:	4bb9      	ldr	r3, [pc, #740]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	2380      	movs	r3, #128	@ 0x80
 80018de:	029b      	lsls	r3, r3, #10
 80018e0:	4013      	ands	r3, r2
 80018e2:	d062      	beq.n	80019aa <HAL_RCC_OscConfig+0x116>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d15e      	bne.n	80019aa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e2d9      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685a      	ldr	r2, [r3, #4]
 80018f4:	2380      	movs	r3, #128	@ 0x80
 80018f6:	025b      	lsls	r3, r3, #9
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d107      	bne.n	800190c <HAL_RCC_OscConfig+0x78>
 80018fc:	4bb0      	ldr	r3, [pc, #704]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4baf      	ldr	r3, [pc, #700]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001902:	2180      	movs	r1, #128	@ 0x80
 8001904:	0249      	lsls	r1, r1, #9
 8001906:	430a      	orrs	r2, r1
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	e020      	b.n	800194e <HAL_RCC_OscConfig+0xba>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	23a0      	movs	r3, #160	@ 0xa0
 8001912:	02db      	lsls	r3, r3, #11
 8001914:	429a      	cmp	r2, r3
 8001916:	d10e      	bne.n	8001936 <HAL_RCC_OscConfig+0xa2>
 8001918:	4ba9      	ldr	r3, [pc, #676]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4ba8      	ldr	r3, [pc, #672]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 800191e:	2180      	movs	r1, #128	@ 0x80
 8001920:	02c9      	lsls	r1, r1, #11
 8001922:	430a      	orrs	r2, r1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	4ba6      	ldr	r3, [pc, #664]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	4ba5      	ldr	r3, [pc, #660]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 800192c:	2180      	movs	r1, #128	@ 0x80
 800192e:	0249      	lsls	r1, r1, #9
 8001930:	430a      	orrs	r2, r1
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	e00b      	b.n	800194e <HAL_RCC_OscConfig+0xba>
 8001936:	4ba2      	ldr	r3, [pc, #648]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	4ba1      	ldr	r3, [pc, #644]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 800193c:	49a1      	ldr	r1, [pc, #644]	@ (8001bc4 <HAL_RCC_OscConfig+0x330>)
 800193e:	400a      	ands	r2, r1
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	4b9f      	ldr	r3, [pc, #636]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	4b9e      	ldr	r3, [pc, #632]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001948:	499f      	ldr	r1, [pc, #636]	@ (8001bc8 <HAL_RCC_OscConfig+0x334>)
 800194a:	400a      	ands	r2, r1
 800194c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d014      	beq.n	8001980 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001956:	f7fe fee7 	bl	8000728 <HAL_GetTick>
 800195a:	0003      	movs	r3, r0
 800195c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001960:	f7fe fee2 	bl	8000728 <HAL_GetTick>
 8001964:	0002      	movs	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b64      	cmp	r3, #100	@ 0x64
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e298      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001972:	4b93      	ldr	r3, [pc, #588]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	2380      	movs	r3, #128	@ 0x80
 8001978:	029b      	lsls	r3, r3, #10
 800197a:	4013      	ands	r3, r2
 800197c:	d0f0      	beq.n	8001960 <HAL_RCC_OscConfig+0xcc>
 800197e:	e015      	b.n	80019ac <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001980:	f7fe fed2 	bl	8000728 <HAL_GetTick>
 8001984:	0003      	movs	r3, r0
 8001986:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001988:	e008      	b.n	800199c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800198a:	f7fe fecd 	bl	8000728 <HAL_GetTick>
 800198e:	0002      	movs	r2, r0
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b64      	cmp	r3, #100	@ 0x64
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e283      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800199c:	4b88      	ldr	r3, [pc, #544]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	029b      	lsls	r3, r3, #10
 80019a4:	4013      	ands	r3, r2
 80019a6:	d1f0      	bne.n	800198a <HAL_RCC_OscConfig+0xf6>
 80019a8:	e000      	b.n	80019ac <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019aa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2202      	movs	r2, #2
 80019b2:	4013      	ands	r3, r2
 80019b4:	d100      	bne.n	80019b8 <HAL_RCC_OscConfig+0x124>
 80019b6:	e099      	b.n	8001aec <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019b8:	4b81      	ldr	r3, [pc, #516]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	2238      	movs	r2, #56	@ 0x38
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019c2:	4b7f      	ldr	r3, [pc, #508]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	2203      	movs	r2, #3
 80019c8:	4013      	ands	r3, r2
 80019ca:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	2b10      	cmp	r3, #16
 80019d0:	d102      	bne.n	80019d8 <HAL_RCC_OscConfig+0x144>
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d002      	beq.n	80019de <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d135      	bne.n	8001a4a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019de:	4b78      	ldr	r3, [pc, #480]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	2380      	movs	r3, #128	@ 0x80
 80019e4:	00db      	lsls	r3, r3, #3
 80019e6:	4013      	ands	r3, r2
 80019e8:	d005      	beq.n	80019f6 <HAL_RCC_OscConfig+0x162>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e256      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f6:	4b72      	ldr	r3, [pc, #456]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	4a74      	ldr	r2, [pc, #464]	@ (8001bcc <HAL_RCC_OscConfig+0x338>)
 80019fc:	4013      	ands	r3, r2
 80019fe:	0019      	movs	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	021a      	lsls	r2, r3, #8
 8001a06:	4b6e      	ldr	r3, [pc, #440]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d112      	bne.n	8001a38 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001a12:	4b6b      	ldr	r3, [pc, #428]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a6e      	ldr	r2, [pc, #440]	@ (8001bd0 <HAL_RCC_OscConfig+0x33c>)
 8001a18:	4013      	ands	r3, r2
 8001a1a:	0019      	movs	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	691a      	ldr	r2, [r3, #16]
 8001a20:	4b67      	ldr	r3, [pc, #412]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a22:	430a      	orrs	r2, r1
 8001a24:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001a26:	4b66      	ldr	r3, [pc, #408]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	0adb      	lsrs	r3, r3, #11
 8001a2c:	2207      	movs	r2, #7
 8001a2e:	4013      	ands	r3, r2
 8001a30:	4a68      	ldr	r2, [pc, #416]	@ (8001bd4 <HAL_RCC_OscConfig+0x340>)
 8001a32:	40da      	lsrs	r2, r3
 8001a34:	4b68      	ldr	r3, [pc, #416]	@ (8001bd8 <HAL_RCC_OscConfig+0x344>)
 8001a36:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a38:	4b68      	ldr	r3, [pc, #416]	@ (8001bdc <HAL_RCC_OscConfig+0x348>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f7fe fe17 	bl	8000670 <HAL_InitTick>
 8001a42:	1e03      	subs	r3, r0, #0
 8001a44:	d051      	beq.n	8001aea <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e22c      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d030      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001a52:	4b5b      	ldr	r3, [pc, #364]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a5e      	ldr	r2, [pc, #376]	@ (8001bd0 <HAL_RCC_OscConfig+0x33c>)
 8001a58:	4013      	ands	r3, r2
 8001a5a:	0019      	movs	r1, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	691a      	ldr	r2, [r3, #16]
 8001a60:	4b57      	ldr	r3, [pc, #348]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a62:	430a      	orrs	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001a66:	4b56      	ldr	r3, [pc, #344]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4b55      	ldr	r3, [pc, #340]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a6c:	2180      	movs	r1, #128	@ 0x80
 8001a6e:	0049      	lsls	r1, r1, #1
 8001a70:	430a      	orrs	r2, r1
 8001a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a74:	f7fe fe58 	bl	8000728 <HAL_GetTick>
 8001a78:	0003      	movs	r3, r0
 8001a7a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a7c:	e008      	b.n	8001a90 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a7e:	f7fe fe53 	bl	8000728 <HAL_GetTick>
 8001a82:	0002      	movs	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d901      	bls.n	8001a90 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e209      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a90:	4b4b      	ldr	r3, [pc, #300]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	2380      	movs	r3, #128	@ 0x80
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d0f0      	beq.n	8001a7e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9c:	4b48      	ldr	r3, [pc, #288]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	4a4a      	ldr	r2, [pc, #296]	@ (8001bcc <HAL_RCC_OscConfig+0x338>)
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	021a      	lsls	r2, r3, #8
 8001aac:	4b44      	ldr	r3, [pc, #272]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	605a      	str	r2, [r3, #4]
 8001ab2:	e01b      	b.n	8001aec <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001ab4:	4b42      	ldr	r3, [pc, #264]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b41      	ldr	r3, [pc, #260]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001aba:	4949      	ldr	r1, [pc, #292]	@ (8001be0 <HAL_RCC_OscConfig+0x34c>)
 8001abc:	400a      	ands	r2, r1
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7fe fe32 	bl	8000728 <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aca:	f7fe fe2d 	bl	8000728 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e1e3      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001adc:	4b38      	ldr	r3, [pc, #224]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	2380      	movs	r3, #128	@ 0x80
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	d1f0      	bne.n	8001aca <HAL_RCC_OscConfig+0x236>
 8001ae8:	e000      	b.n	8001aec <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aea:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2208      	movs	r2, #8
 8001af2:	4013      	ands	r3, r2
 8001af4:	d047      	beq.n	8001b86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001af6:	4b32      	ldr	r3, [pc, #200]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2238      	movs	r2, #56	@ 0x38
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b18      	cmp	r3, #24
 8001b00:	d10a      	bne.n	8001b18 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001b02:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b06:	2202      	movs	r2, #2
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d03c      	beq.n	8001b86 <HAL_RCC_OscConfig+0x2f2>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d138      	bne.n	8001b86 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e1c5      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d019      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001b20:	4b27      	ldr	r3, [pc, #156]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b22:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b24:	4b26      	ldr	r3, [pc, #152]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b26:	2101      	movs	r1, #1
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2c:	f7fe fdfc 	bl	8000728 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b36:	f7fe fdf7 	bl	8000728 <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e1ad      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b48:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d0f1      	beq.n	8001b36 <HAL_RCC_OscConfig+0x2a2>
 8001b52:	e018      	b.n	8001b86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001b54:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b58:	4b19      	ldr	r3, [pc, #100]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b60:	f7fe fde2 	bl	8000728 <HAL_GetTick>
 8001b64:	0003      	movs	r3, r0
 8001b66:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b6a:	f7fe fddd 	bl	8000728 <HAL_GetTick>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e193      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b7c:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b80:	2202      	movs	r2, #2
 8001b82:	4013      	ands	r3, r2
 8001b84:	d1f1      	bne.n	8001b6a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d100      	bne.n	8001b92 <HAL_RCC_OscConfig+0x2fe>
 8001b90:	e0c6      	b.n	8001d20 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b92:	231f      	movs	r3, #31
 8001b94:	18fb      	adds	r3, r7, r3
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b9a:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	2238      	movs	r2, #56	@ 0x38
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	2b20      	cmp	r3, #32
 8001ba4:	d11e      	bne.n	8001be4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_RCC_OscConfig+0x32c>)
 8001ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001baa:	2202      	movs	r2, #2
 8001bac:	4013      	ands	r3, r2
 8001bae:	d100      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x31e>
 8001bb0:	e0b6      	b.n	8001d20 <HAL_RCC_OscConfig+0x48c>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d000      	beq.n	8001bbc <HAL_RCC_OscConfig+0x328>
 8001bba:	e0b1      	b.n	8001d20 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e171      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	fffeffff 	.word	0xfffeffff
 8001bc8:	fffbffff 	.word	0xfffbffff
 8001bcc:	ffff80ff 	.word	0xffff80ff
 8001bd0:	ffffc7ff 	.word	0xffffc7ff
 8001bd4:	00f42400 	.word	0x00f42400
 8001bd8:	20000008 	.word	0x20000008
 8001bdc:	20000000 	.word	0x20000000
 8001be0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001be4:	4bb1      	ldr	r3, [pc, #708]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	055b      	lsls	r3, r3, #21
 8001bec:	4013      	ands	r3, r2
 8001bee:	d101      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x360>
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e000      	b.n	8001bf6 <HAL_RCC_OscConfig+0x362>
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d011      	beq.n	8001c1e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001bfa:	4bac      	ldr	r3, [pc, #688]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001bfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bfe:	4bab      	ldr	r3, [pc, #684]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c00:	2180      	movs	r1, #128	@ 0x80
 8001c02:	0549      	lsls	r1, r1, #21
 8001c04:	430a      	orrs	r2, r1
 8001c06:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c08:	4ba8      	ldr	r3, [pc, #672]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c0c:	2380      	movs	r3, #128	@ 0x80
 8001c0e:	055b      	lsls	r3, r3, #21
 8001c10:	4013      	ands	r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001c16:	231f      	movs	r3, #31
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c1e:	4ba4      	ldr	r3, [pc, #656]	@ (8001eb0 <HAL_RCC_OscConfig+0x61c>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	2380      	movs	r3, #128	@ 0x80
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4013      	ands	r3, r2
 8001c28:	d11a      	bne.n	8001c60 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c2a:	4ba1      	ldr	r3, [pc, #644]	@ (8001eb0 <HAL_RCC_OscConfig+0x61c>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	4ba0      	ldr	r3, [pc, #640]	@ (8001eb0 <HAL_RCC_OscConfig+0x61c>)
 8001c30:	2180      	movs	r1, #128	@ 0x80
 8001c32:	0049      	lsls	r1, r1, #1
 8001c34:	430a      	orrs	r2, r1
 8001c36:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001c38:	f7fe fd76 	bl	8000728 <HAL_GetTick>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c42:	f7fe fd71 	bl	8000728 <HAL_GetTick>
 8001c46:	0002      	movs	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e127      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c54:	4b96      	ldr	r3, [pc, #600]	@ (8001eb0 <HAL_RCC_OscConfig+0x61c>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	@ 0x80
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d0f0      	beq.n	8001c42 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d106      	bne.n	8001c76 <HAL_RCC_OscConfig+0x3e2>
 8001c68:	4b90      	ldr	r3, [pc, #576]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c6e:	2101      	movs	r1, #1
 8001c70:	430a      	orrs	r2, r1
 8001c72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c74:	e01c      	b.n	8001cb0 <HAL_RCC_OscConfig+0x41c>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2b05      	cmp	r3, #5
 8001c7c:	d10c      	bne.n	8001c98 <HAL_RCC_OscConfig+0x404>
 8001c7e:	4b8b      	ldr	r3, [pc, #556]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c82:	4b8a      	ldr	r3, [pc, #552]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c84:	2104      	movs	r1, #4
 8001c86:	430a      	orrs	r2, r1
 8001c88:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c8a:	4b88      	ldr	r3, [pc, #544]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c8e:	4b87      	ldr	r3, [pc, #540]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c90:	2101      	movs	r1, #1
 8001c92:	430a      	orrs	r2, r1
 8001c94:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c96:	e00b      	b.n	8001cb0 <HAL_RCC_OscConfig+0x41c>
 8001c98:	4b84      	ldr	r3, [pc, #528]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c9c:	4b83      	ldr	r3, [pc, #524]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001c9e:	2101      	movs	r1, #1
 8001ca0:	438a      	bics	r2, r1
 8001ca2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ca4:	4b81      	ldr	r3, [pc, #516]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001ca6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ca8:	4b80      	ldr	r3, [pc, #512]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001caa:	2104      	movs	r1, #4
 8001cac:	438a      	bics	r2, r1
 8001cae:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d014      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb8:	f7fe fd36 	bl	8000728 <HAL_GetTick>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cc0:	e009      	b.n	8001cd6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc2:	f7fe fd31 	bl	8000728 <HAL_GetTick>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	4a79      	ldr	r2, [pc, #484]	@ (8001eb4 <HAL_RCC_OscConfig+0x620>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e0e6      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd6:	4b75      	ldr	r3, [pc, #468]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cda:	2202      	movs	r2, #2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d0f0      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x42e>
 8001ce0:	e013      	b.n	8001d0a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce2:	f7fe fd21 	bl	8000728 <HAL_GetTick>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cea:	e009      	b.n	8001d00 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cec:	f7fe fd1c 	bl	8000728 <HAL_GetTick>
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	4a6f      	ldr	r2, [pc, #444]	@ (8001eb4 <HAL_RCC_OscConfig+0x620>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e0d1      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d00:	4b6a      	ldr	r3, [pc, #424]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d04:	2202      	movs	r2, #2
 8001d06:	4013      	ands	r3, r2
 8001d08:	d1f0      	bne.n	8001cec <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001d0a:	231f      	movs	r3, #31
 8001d0c:	18fb      	adds	r3, r7, r3
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d105      	bne.n	8001d20 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001d14:	4b65      	ldr	r3, [pc, #404]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d18:	4b64      	ldr	r3, [pc, #400]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d1a:	4967      	ldr	r1, [pc, #412]	@ (8001eb8 <HAL_RCC_OscConfig+0x624>)
 8001d1c:	400a      	ands	r2, r1
 8001d1e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d100      	bne.n	8001d2a <HAL_RCC_OscConfig+0x496>
 8001d28:	e0bb      	b.n	8001ea2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d2a:	4b60      	ldr	r3, [pc, #384]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2238      	movs	r2, #56	@ 0x38
 8001d30:	4013      	ands	r3, r2
 8001d32:	2b10      	cmp	r3, #16
 8001d34:	d100      	bne.n	8001d38 <HAL_RCC_OscConfig+0x4a4>
 8001d36:	e07b      	b.n	8001e30 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d156      	bne.n	8001dee <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d40:	4b5a      	ldr	r3, [pc, #360]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b59      	ldr	r3, [pc, #356]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d46:	495d      	ldr	r1, [pc, #372]	@ (8001ebc <HAL_RCC_OscConfig+0x628>)
 8001d48:	400a      	ands	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4c:	f7fe fcec 	bl	8000728 <HAL_GetTick>
 8001d50:	0003      	movs	r3, r0
 8001d52:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d56:	f7fe fce7 	bl	8000728 <HAL_GetTick>
 8001d5a:	0002      	movs	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e09d      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d68:	4b50      	ldr	r3, [pc, #320]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	2380      	movs	r3, #128	@ 0x80
 8001d6e:	049b      	lsls	r3, r3, #18
 8001d70:	4013      	ands	r3, r2
 8001d72:	d1f0      	bne.n	8001d56 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d74:	4b4d      	ldr	r3, [pc, #308]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	4a51      	ldr	r2, [pc, #324]	@ (8001ec0 <HAL_RCC_OscConfig+0x62c>)
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	0019      	movs	r1, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a1a      	ldr	r2, [r3, #32]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d86:	431a      	orrs	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8c:	021b      	lsls	r3, r3, #8
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da0:	431a      	orrs	r2, r3
 8001da2:	4b42      	ldr	r3, [pc, #264]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001da4:	430a      	orrs	r2, r1
 8001da6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001da8:	4b40      	ldr	r3, [pc, #256]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b3f      	ldr	r3, [pc, #252]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001dae:	2180      	movs	r1, #128	@ 0x80
 8001db0:	0449      	lsls	r1, r1, #17
 8001db2:	430a      	orrs	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001db6:	4b3d      	ldr	r3, [pc, #244]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	4b3c      	ldr	r3, [pc, #240]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001dbc:	2180      	movs	r1, #128	@ 0x80
 8001dbe:	0549      	lsls	r1, r1, #21
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7fe fcb0 	bl	8000728 <HAL_GetTick>
 8001dc8:	0003      	movs	r3, r0
 8001dca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dce:	f7fe fcab 	bl	8000728 <HAL_GetTick>
 8001dd2:	0002      	movs	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e061      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001de0:	4b32      	ldr	r3, [pc, #200]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	2380      	movs	r3, #128	@ 0x80
 8001de6:	049b      	lsls	r3, r3, #18
 8001de8:	4013      	ands	r3, r2
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x53a>
 8001dec:	e059      	b.n	8001ea2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dee:	4b2f      	ldr	r3, [pc, #188]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001df4:	4931      	ldr	r1, [pc, #196]	@ (8001ebc <HAL_RCC_OscConfig+0x628>)
 8001df6:	400a      	ands	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfa:	f7fe fc95 	bl	8000728 <HAL_GetTick>
 8001dfe:	0003      	movs	r3, r0
 8001e00:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e04:	f7fe fc90 	bl	8000728 <HAL_GetTick>
 8001e08:	0002      	movs	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e046      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e16:	4b25      	ldr	r3, [pc, #148]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	2380      	movs	r3, #128	@ 0x80
 8001e1c:	049b      	lsls	r3, r3, #18
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001e22:	4b22      	ldr	r3, [pc, #136]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001e24:	68da      	ldr	r2, [r3, #12]
 8001e26:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001e28:	4926      	ldr	r1, [pc, #152]	@ (8001ec4 <HAL_RCC_OscConfig+0x630>)
 8001e2a:	400a      	ands	r2, r1
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	e038      	b.n	8001ea2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e033      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eac <HAL_RCC_OscConfig+0x618>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	2203      	movs	r2, #3
 8001e46:	401a      	ands	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d126      	bne.n	8001e9e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	2270      	movs	r2, #112	@ 0x70
 8001e54:	401a      	ands	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d11f      	bne.n	8001e9e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	23fe      	movs	r3, #254	@ 0xfe
 8001e62:	01db      	lsls	r3, r3, #7
 8001e64:	401a      	ands	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d116      	bne.n	8001e9e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	23f8      	movs	r3, #248	@ 0xf8
 8001e74:	039b      	lsls	r3, r3, #14
 8001e76:	401a      	ands	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d10e      	bne.n	8001e9e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	23e0      	movs	r3, #224	@ 0xe0
 8001e84:	051b      	lsls	r3, r3, #20
 8001e86:	401a      	ands	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d106      	bne.n	8001e9e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	0f5b      	lsrs	r3, r3, #29
 8001e94:	075a      	lsls	r2, r3, #29
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d001      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e000      	b.n	8001ea4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b008      	add	sp, #32
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40007000 	.word	0x40007000
 8001eb4:	00001388 	.word	0x00001388
 8001eb8:	efffffff 	.word	0xefffffff
 8001ebc:	feffffff 	.word	0xfeffffff
 8001ec0:	11c1808c 	.word	0x11c1808c
 8001ec4:	eefefffc 	.word	0xeefefffc

08001ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e0e9      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001edc:	4b76      	ldr	r3, [pc, #472]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d91e      	bls.n	8001f28 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eea:	4b73      	ldr	r3, [pc, #460]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2207      	movs	r2, #7
 8001ef0:	4393      	bics	r3, r2
 8001ef2:	0019      	movs	r1, r3
 8001ef4:	4b70      	ldr	r3, [pc, #448]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001efc:	f7fe fc14 	bl	8000728 <HAL_GetTick>
 8001f00:	0003      	movs	r3, r0
 8001f02:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f04:	e009      	b.n	8001f1a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f06:	f7fe fc0f 	bl	8000728 <HAL_GetTick>
 8001f0a:	0002      	movs	r2, r0
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	4a6a      	ldr	r2, [pc, #424]	@ (80020bc <HAL_RCC_ClockConfig+0x1f4>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e0ca      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f1a:	4b67      	ldr	r3, [pc, #412]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2207      	movs	r2, #7
 8001f20:	4013      	ands	r3, r2
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d1ee      	bne.n	8001f06 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d015      	beq.n	8001f5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2204      	movs	r2, #4
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d006      	beq.n	8001f4a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f3c:	4b60      	ldr	r3, [pc, #384]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	4b5f      	ldr	r3, [pc, #380]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f42:	21e0      	movs	r1, #224	@ 0xe0
 8001f44:	01c9      	lsls	r1, r1, #7
 8001f46:	430a      	orrs	r2, r1
 8001f48:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f4a:	4b5d      	ldr	r3, [pc, #372]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	4a5d      	ldr	r2, [pc, #372]	@ (80020c4 <HAL_RCC_ClockConfig+0x1fc>)
 8001f50:	4013      	ands	r3, r2
 8001f52:	0019      	movs	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	4b59      	ldr	r3, [pc, #356]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2201      	movs	r2, #1
 8001f64:	4013      	ands	r3, r2
 8001f66:	d057      	beq.n	8002018 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d107      	bne.n	8001f80 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f70:	4b53      	ldr	r3, [pc, #332]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	2380      	movs	r3, #128	@ 0x80
 8001f76:	029b      	lsls	r3, r3, #10
 8001f78:	4013      	ands	r3, r2
 8001f7a:	d12b      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e097      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d107      	bne.n	8001f98 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f88:	4b4d      	ldr	r3, [pc, #308]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	2380      	movs	r3, #128	@ 0x80
 8001f8e:	049b      	lsls	r3, r3, #18
 8001f90:	4013      	ands	r3, r2
 8001f92:	d11f      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e08b      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d107      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fa0:	4b47      	ldr	r3, [pc, #284]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d113      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e07f      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d106      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fb8:	4b41      	ldr	r3, [pc, #260]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d108      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e074      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fca:	2202      	movs	r2, #2
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d101      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e06d      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	2207      	movs	r2, #7
 8001fda:	4393      	bics	r3, r2
 8001fdc:	0019      	movs	r1, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	4b37      	ldr	r3, [pc, #220]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fe8:	f7fe fb9e 	bl	8000728 <HAL_GetTick>
 8001fec:	0003      	movs	r3, r0
 8001fee:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff0:	e009      	b.n	8002006 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff2:	f7fe fb99 	bl	8000728 <HAL_GetTick>
 8001ff6:	0002      	movs	r2, r0
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80020bc <HAL_RCC_ClockConfig+0x1f4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e054      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002006:	4b2e      	ldr	r3, [pc, #184]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2238      	movs	r2, #56	@ 0x38
 800200c:	401a      	ands	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	429a      	cmp	r2, r3
 8002016:	d1ec      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002018:	4b27      	ldr	r3, [pc, #156]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2207      	movs	r2, #7
 800201e:	4013      	ands	r3, r2
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d21e      	bcs.n	8002064 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b24      	ldr	r3, [pc, #144]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2207      	movs	r2, #7
 800202c:	4393      	bics	r3, r2
 800202e:	0019      	movs	r1, r3
 8002030:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002038:	f7fe fb76 	bl	8000728 <HAL_GetTick>
 800203c:	0003      	movs	r3, r0
 800203e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002040:	e009      	b.n	8002056 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002042:	f7fe fb71 	bl	8000728 <HAL_GetTick>
 8002046:	0002      	movs	r2, r0
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	4a1b      	ldr	r2, [pc, #108]	@ (80020bc <HAL_RCC_ClockConfig+0x1f4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e02c      	b.n	80020b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002056:	4b18      	ldr	r3, [pc, #96]	@ (80020b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2207      	movs	r2, #7
 800205c:	4013      	ands	r3, r2
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	429a      	cmp	r2, r3
 8002062:	d1ee      	bne.n	8002042 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2204      	movs	r2, #4
 800206a:	4013      	ands	r3, r2
 800206c:	d009      	beq.n	8002082 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800206e:	4b14      	ldr	r3, [pc, #80]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	4a15      	ldr	r2, [pc, #84]	@ (80020c8 <HAL_RCC_ClockConfig+0x200>)
 8002074:	4013      	ands	r3, r2
 8002076:	0019      	movs	r1, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68da      	ldr	r2, [r3, #12]
 800207c:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 800207e:	430a      	orrs	r2, r1
 8002080:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002082:	f000 f829 	bl	80020d8 <HAL_RCC_GetSysClockFreq>
 8002086:	0001      	movs	r1, r0
 8002088:	4b0d      	ldr	r3, [pc, #52]	@ (80020c0 <HAL_RCC_ClockConfig+0x1f8>)
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	0a1b      	lsrs	r3, r3, #8
 800208e:	220f      	movs	r2, #15
 8002090:	401a      	ands	r2, r3
 8002092:	4b0e      	ldr	r3, [pc, #56]	@ (80020cc <HAL_RCC_ClockConfig+0x204>)
 8002094:	0092      	lsls	r2, r2, #2
 8002096:	58d3      	ldr	r3, [r2, r3]
 8002098:	221f      	movs	r2, #31
 800209a:	4013      	ands	r3, r2
 800209c:	000a      	movs	r2, r1
 800209e:	40da      	lsrs	r2, r3
 80020a0:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <HAL_RCC_ClockConfig+0x208>)
 80020a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80020a4:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <HAL_RCC_ClockConfig+0x20c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	0018      	movs	r0, r3
 80020aa:	f7fe fae1 	bl	8000670 <HAL_InitTick>
 80020ae:	0003      	movs	r3, r0
}
 80020b0:	0018      	movs	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b004      	add	sp, #16
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40022000 	.word	0x40022000
 80020bc:	00001388 	.word	0x00001388
 80020c0:	40021000 	.word	0x40021000
 80020c4:	fffff0ff 	.word	0xfffff0ff
 80020c8:	ffff8fff 	.word	0xffff8fff
 80020cc:	08004934 	.word	0x08004934
 80020d0:	20000008 	.word	0x20000008
 80020d4:	20000000 	.word	0x20000000

080020d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020de:	4b3c      	ldr	r3, [pc, #240]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2238      	movs	r2, #56	@ 0x38
 80020e4:	4013      	ands	r3, r2
 80020e6:	d10f      	bne.n	8002108 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80020e8:	4b39      	ldr	r3, [pc, #228]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	0adb      	lsrs	r3, r3, #11
 80020ee:	2207      	movs	r2, #7
 80020f0:	4013      	ands	r3, r2
 80020f2:	2201      	movs	r2, #1
 80020f4:	409a      	lsls	r2, r3
 80020f6:	0013      	movs	r3, r2
 80020f8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80020fa:	6839      	ldr	r1, [r7, #0]
 80020fc:	4835      	ldr	r0, [pc, #212]	@ (80021d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80020fe:	f7fe f80b 	bl	8000118 <__udivsi3>
 8002102:	0003      	movs	r3, r0
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	e05d      	b.n	80021c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002108:	4b31      	ldr	r3, [pc, #196]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	2238      	movs	r2, #56	@ 0x38
 800210e:	4013      	ands	r3, r2
 8002110:	2b08      	cmp	r3, #8
 8002112:	d102      	bne.n	800211a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002114:	4b30      	ldr	r3, [pc, #192]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	e054      	b.n	80021c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800211a:	4b2d      	ldr	r3, [pc, #180]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	2238      	movs	r2, #56	@ 0x38
 8002120:	4013      	ands	r3, r2
 8002122:	2b10      	cmp	r3, #16
 8002124:	d138      	bne.n	8002198 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002126:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	2203      	movs	r2, #3
 800212c:	4013      	ands	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002130:	4b27      	ldr	r3, [pc, #156]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	091b      	lsrs	r3, r3, #4
 8002136:	2207      	movs	r2, #7
 8002138:	4013      	ands	r3, r2
 800213a:	3301      	adds	r3, #1
 800213c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2b03      	cmp	r3, #3
 8002142:	d10d      	bne.n	8002160 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002144:	68b9      	ldr	r1, [r7, #8]
 8002146:	4824      	ldr	r0, [pc, #144]	@ (80021d8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002148:	f7fd ffe6 	bl	8000118 <__udivsi3>
 800214c:	0003      	movs	r3, r0
 800214e:	0019      	movs	r1, r3
 8002150:	4b1f      	ldr	r3, [pc, #124]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	0a1b      	lsrs	r3, r3, #8
 8002156:	227f      	movs	r2, #127	@ 0x7f
 8002158:	4013      	ands	r3, r2
 800215a:	434b      	muls	r3, r1
 800215c:	617b      	str	r3, [r7, #20]
        break;
 800215e:	e00d      	b.n	800217c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002160:	68b9      	ldr	r1, [r7, #8]
 8002162:	481c      	ldr	r0, [pc, #112]	@ (80021d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002164:	f7fd ffd8 	bl	8000118 <__udivsi3>
 8002168:	0003      	movs	r3, r0
 800216a:	0019      	movs	r1, r3
 800216c:	4b18      	ldr	r3, [pc, #96]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	0a1b      	lsrs	r3, r3, #8
 8002172:	227f      	movs	r2, #127	@ 0x7f
 8002174:	4013      	ands	r3, r2
 8002176:	434b      	muls	r3, r1
 8002178:	617b      	str	r3, [r7, #20]
        break;
 800217a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800217c:	4b14      	ldr	r3, [pc, #80]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	0f5b      	lsrs	r3, r3, #29
 8002182:	2207      	movs	r2, #7
 8002184:	4013      	ands	r3, r2
 8002186:	3301      	adds	r3, #1
 8002188:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	6978      	ldr	r0, [r7, #20]
 800218e:	f7fd ffc3 	bl	8000118 <__udivsi3>
 8002192:	0003      	movs	r3, r0
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	e015      	b.n	80021c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002198:	4b0d      	ldr	r3, [pc, #52]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2238      	movs	r2, #56	@ 0x38
 800219e:	4013      	ands	r3, r2
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d103      	bne.n	80021ac <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80021a4:	2380      	movs	r3, #128	@ 0x80
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	e00b      	b.n	80021c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80021ac:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	2238      	movs	r2, #56	@ 0x38
 80021b2:	4013      	ands	r3, r2
 80021b4:	2b18      	cmp	r3, #24
 80021b6:	d103      	bne.n	80021c0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80021b8:	23fa      	movs	r3, #250	@ 0xfa
 80021ba:	01db      	lsls	r3, r3, #7
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	e001      	b.n	80021c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80021c4:	693b      	ldr	r3, [r7, #16]
}
 80021c6:	0018      	movs	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b006      	add	sp, #24
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	46c0      	nop			@ (mov r8, r8)
 80021d0:	40021000 	.word	0x40021000
 80021d4:	00f42400 	.word	0x00f42400
 80021d8:	007a1200 	.word	0x007a1200

080021dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021e0:	4b02      	ldr	r3, [pc, #8]	@ (80021ec <HAL_RCC_GetHCLKFreq+0x10>)
 80021e2:	681b      	ldr	r3, [r3, #0]
}
 80021e4:	0018      	movs	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	46c0      	nop			@ (mov r8, r8)
 80021ec:	20000008 	.word	0x20000008

080021f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021f0:	b5b0      	push	{r4, r5, r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80021f4:	f7ff fff2 	bl	80021dc <HAL_RCC_GetHCLKFreq>
 80021f8:	0004      	movs	r4, r0
 80021fa:	f7ff fb3f 	bl	800187c <LL_RCC_GetAPB1Prescaler>
 80021fe:	0003      	movs	r3, r0
 8002200:	0b1a      	lsrs	r2, r3, #12
 8002202:	4b05      	ldr	r3, [pc, #20]	@ (8002218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002204:	0092      	lsls	r2, r2, #2
 8002206:	58d3      	ldr	r3, [r2, r3]
 8002208:	221f      	movs	r2, #31
 800220a:	4013      	ands	r3, r2
 800220c:	40dc      	lsrs	r4, r3
 800220e:	0023      	movs	r3, r4
}
 8002210:	0018      	movs	r0, r3
 8002212:	46bd      	mov	sp, r7
 8002214:	bdb0      	pop	{r4, r5, r7, pc}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	08004974 	.word	0x08004974

0800221c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002224:	2313      	movs	r3, #19
 8002226:	18fb      	adds	r3, r7, r3
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800222c:	2312      	movs	r3, #18
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	029b      	lsls	r3, r3, #10
 800223c:	4013      	ands	r3, r2
 800223e:	d100      	bne.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002240:	e0a3      	b.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002242:	2011      	movs	r0, #17
 8002244:	183b      	adds	r3, r7, r0
 8002246:	2200      	movs	r2, #0
 8002248:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800224a:	4bc3      	ldr	r3, [pc, #780]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800224c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800224e:	2380      	movs	r3, #128	@ 0x80
 8002250:	055b      	lsls	r3, r3, #21
 8002252:	4013      	ands	r3, r2
 8002254:	d110      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002256:	4bc0      	ldr	r3, [pc, #768]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002258:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800225a:	4bbf      	ldr	r3, [pc, #764]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800225c:	2180      	movs	r1, #128	@ 0x80
 800225e:	0549      	lsls	r1, r1, #21
 8002260:	430a      	orrs	r2, r1
 8002262:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002264:	4bbc      	ldr	r3, [pc, #752]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002268:	2380      	movs	r3, #128	@ 0x80
 800226a:	055b      	lsls	r3, r3, #21
 800226c:	4013      	ands	r3, r2
 800226e:	60bb      	str	r3, [r7, #8]
 8002270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002272:	183b      	adds	r3, r7, r0
 8002274:	2201      	movs	r2, #1
 8002276:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002278:	4bb8      	ldr	r3, [pc, #736]	@ (800255c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	4bb7      	ldr	r3, [pc, #732]	@ (800255c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800227e:	2180      	movs	r1, #128	@ 0x80
 8002280:	0049      	lsls	r1, r1, #1
 8002282:	430a      	orrs	r2, r1
 8002284:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002286:	f7fe fa4f 	bl	8000728 <HAL_GetTick>
 800228a:	0003      	movs	r3, r0
 800228c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800228e:	e00b      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002290:	f7fe fa4a 	bl	8000728 <HAL_GetTick>
 8002294:	0002      	movs	r2, r0
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d904      	bls.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800229e:	2313      	movs	r3, #19
 80022a0:	18fb      	adds	r3, r7, r3
 80022a2:	2203      	movs	r2, #3
 80022a4:	701a      	strb	r2, [r3, #0]
        break;
 80022a6:	e005      	b.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022a8:	4bac      	ldr	r3, [pc, #688]	@ (800255c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	2380      	movs	r3, #128	@ 0x80
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4013      	ands	r3, r2
 80022b2:	d0ed      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80022b4:	2313      	movs	r3, #19
 80022b6:	18fb      	adds	r3, r7, r3
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d154      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022be:	4ba6      	ldr	r3, [pc, #664]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022c2:	23c0      	movs	r3, #192	@ 0xc0
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4013      	ands	r3, r2
 80022c8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d019      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d014      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022da:	4b9f      	ldr	r3, [pc, #636]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022de:	4aa0      	ldr	r2, [pc, #640]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022e4:	4b9c      	ldr	r3, [pc, #624]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022e8:	4b9b      	ldr	r3, [pc, #620]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022ea:	2180      	movs	r1, #128	@ 0x80
 80022ec:	0249      	lsls	r1, r1, #9
 80022ee:	430a      	orrs	r2, r1
 80022f0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022f2:	4b99      	ldr	r3, [pc, #612]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022f6:	4b98      	ldr	r3, [pc, #608]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022f8:	499a      	ldr	r1, [pc, #616]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80022fa:	400a      	ands	r2, r1
 80022fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022fe:	4b96      	ldr	r3, [pc, #600]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2201      	movs	r2, #1
 8002308:	4013      	ands	r3, r2
 800230a:	d016      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7fe fa0c 	bl	8000728 <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002314:	e00c      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002316:	f7fe fa07 	bl	8000728 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	4a91      	ldr	r2, [pc, #580]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d904      	bls.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002326:	2313      	movs	r3, #19
 8002328:	18fb      	adds	r3, r7, r3
 800232a:	2203      	movs	r2, #3
 800232c:	701a      	strb	r2, [r3, #0]
            break;
 800232e:	e004      	b.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002330:	4b89      	ldr	r3, [pc, #548]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002334:	2202      	movs	r2, #2
 8002336:	4013      	ands	r3, r2
 8002338:	d0ed      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800233a:	2313      	movs	r3, #19
 800233c:	18fb      	adds	r3, r7, r3
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10a      	bne.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002344:	4b84      	ldr	r3, [pc, #528]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002348:	4a85      	ldr	r2, [pc, #532]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800234a:	4013      	ands	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002352:	4b81      	ldr	r3, [pc, #516]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002354:	430a      	orrs	r2, r1
 8002356:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002358:	e00c      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800235a:	2312      	movs	r3, #18
 800235c:	18fb      	adds	r3, r7, r3
 800235e:	2213      	movs	r2, #19
 8002360:	18ba      	adds	r2, r7, r2
 8002362:	7812      	ldrb	r2, [r2, #0]
 8002364:	701a      	strb	r2, [r3, #0]
 8002366:	e005      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002368:	2312      	movs	r3, #18
 800236a:	18fb      	adds	r3, r7, r3
 800236c:	2213      	movs	r2, #19
 800236e:	18ba      	adds	r2, r7, r2
 8002370:	7812      	ldrb	r2, [r2, #0]
 8002372:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002374:	2311      	movs	r3, #17
 8002376:	18fb      	adds	r3, r7, r3
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d105      	bne.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237e:	4b76      	ldr	r3, [pc, #472]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002380:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002382:	4b75      	ldr	r3, [pc, #468]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002384:	4979      	ldr	r1, [pc, #484]	@ (800256c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002386:	400a      	ands	r2, r1
 8002388:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2201      	movs	r2, #1
 8002390:	4013      	ands	r3, r2
 8002392:	d009      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002394:	4b70      	ldr	r3, [pc, #448]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002398:	2203      	movs	r2, #3
 800239a:	4393      	bics	r3, r2
 800239c:	0019      	movs	r1, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	4b6d      	ldr	r3, [pc, #436]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023a4:	430a      	orrs	r2, r1
 80023a6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2202      	movs	r2, #2
 80023ae:	4013      	ands	r3, r2
 80023b0:	d009      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023b2:	4b69      	ldr	r3, [pc, #420]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b6:	220c      	movs	r2, #12
 80023b8:	4393      	bics	r3, r2
 80023ba:	0019      	movs	r1, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	4b65      	ldr	r3, [pc, #404]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023c2:	430a      	orrs	r2, r1
 80023c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2210      	movs	r2, #16
 80023cc:	4013      	ands	r3, r2
 80023ce:	d009      	beq.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023d0:	4b61      	ldr	r3, [pc, #388]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d4:	4a66      	ldr	r2, [pc, #408]	@ (8002570 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	0019      	movs	r1, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68da      	ldr	r2, [r3, #12]
 80023de:	4b5e      	ldr	r3, [pc, #376]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023e0:	430a      	orrs	r2, r1
 80023e2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	2380      	movs	r3, #128	@ 0x80
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4013      	ands	r3, r2
 80023ee:	d009      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023f0:	4b59      	ldr	r3, [pc, #356]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f4:	4a5f      	ldr	r2, [pc, #380]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	0019      	movs	r1, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699a      	ldr	r2, [r3, #24]
 80023fe:	4b56      	ldr	r3, [pc, #344]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002400:	430a      	orrs	r2, r1
 8002402:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	2380      	movs	r3, #128	@ 0x80
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	4013      	ands	r3, r2
 800240e:	d009      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002410:	4b51      	ldr	r3, [pc, #324]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002414:	4a58      	ldr	r2, [pc, #352]	@ (8002578 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002416:	4013      	ands	r3, r2
 8002418:	0019      	movs	r1, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69da      	ldr	r2, [r3, #28]
 800241e:	4b4e      	ldr	r3, [pc, #312]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002420:	430a      	orrs	r2, r1
 8002422:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2220      	movs	r2, #32
 800242a:	4013      	ands	r3, r2
 800242c:	d009      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800242e:	4b4a      	ldr	r3, [pc, #296]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002432:	4a52      	ldr	r2, [pc, #328]	@ (800257c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002434:	4013      	ands	r3, r2
 8002436:	0019      	movs	r1, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691a      	ldr	r2, [r3, #16]
 800243c:	4b46      	ldr	r3, [pc, #280]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800243e:	430a      	orrs	r2, r1
 8002440:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2380      	movs	r3, #128	@ 0x80
 8002448:	01db      	lsls	r3, r3, #7
 800244a:	4013      	ands	r3, r2
 800244c:	d015      	beq.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800244e:	4b42      	ldr	r3, [pc, #264]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	0899      	lsrs	r1, r3, #2
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a1a      	ldr	r2, [r3, #32]
 800245a:	4b3f      	ldr	r3, [pc, #252]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800245c:	430a      	orrs	r2, r1
 800245e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a1a      	ldr	r2, [r3, #32]
 8002464:	2380      	movs	r3, #128	@ 0x80
 8002466:	05db      	lsls	r3, r3, #23
 8002468:	429a      	cmp	r2, r3
 800246a:	d106      	bne.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800246c:	4b3a      	ldr	r3, [pc, #232]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800246e:	68da      	ldr	r2, [r3, #12]
 8002470:	4b39      	ldr	r3, [pc, #228]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002472:	2180      	movs	r1, #128	@ 0x80
 8002474:	0249      	lsls	r1, r1, #9
 8002476:	430a      	orrs	r2, r1
 8002478:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	031b      	lsls	r3, r3, #12
 8002482:	4013      	ands	r3, r2
 8002484:	d009      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002486:	4b34      	ldr	r3, [pc, #208]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248a:	2240      	movs	r2, #64	@ 0x40
 800248c:	4393      	bics	r3, r2
 800248e:	0019      	movs	r1, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002494:	4b30      	ldr	r3, [pc, #192]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002496:	430a      	orrs	r2, r1
 8002498:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	2380      	movs	r3, #128	@ 0x80
 80024a0:	039b      	lsls	r3, r3, #14
 80024a2:	4013      	ands	r3, r2
 80024a4:	d016      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80024a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024aa:	4a35      	ldr	r2, [pc, #212]	@ (8002580 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	0019      	movs	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024b4:	4b28      	ldr	r3, [pc, #160]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024b6:	430a      	orrs	r2, r1
 80024b8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	03db      	lsls	r3, r3, #15
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d106      	bne.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80024c6:	4b24      	ldr	r3, [pc, #144]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	4b23      	ldr	r3, [pc, #140]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024cc:	2180      	movs	r1, #128	@ 0x80
 80024ce:	0449      	lsls	r1, r1, #17
 80024d0:	430a      	orrs	r2, r1
 80024d2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	2380      	movs	r3, #128	@ 0x80
 80024da:	03db      	lsls	r3, r3, #15
 80024dc:	4013      	ands	r3, r2
 80024de:	d016      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80024e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e4:	4a27      	ldr	r2, [pc, #156]	@ (8002584 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	0019      	movs	r1, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024f0:	430a      	orrs	r2, r1
 80024f2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f8:	2380      	movs	r3, #128	@ 0x80
 80024fa:	045b      	lsls	r3, r3, #17
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d106      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002500:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002506:	2180      	movs	r1, #128	@ 0x80
 8002508:	0449      	lsls	r1, r1, #17
 800250a:	430a      	orrs	r2, r1
 800250c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	@ 0x80
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	4013      	ands	r3, r2
 8002518:	d016      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800251a:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	4a1a      	ldr	r2, [pc, #104]	@ (8002588 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002520:	4013      	ands	r3, r2
 8002522:	0019      	movs	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	695a      	ldr	r2, [r3, #20]
 8002528:	4b0b      	ldr	r3, [pc, #44]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800252a:	430a      	orrs	r2, r1
 800252c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	695a      	ldr	r2, [r3, #20]
 8002532:	2380      	movs	r3, #128	@ 0x80
 8002534:	01db      	lsls	r3, r3, #7
 8002536:	429a      	cmp	r2, r3
 8002538:	d106      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800253a:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002540:	2180      	movs	r1, #128	@ 0x80
 8002542:	0249      	lsls	r1, r1, #9
 8002544:	430a      	orrs	r2, r1
 8002546:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002548:	2312      	movs	r3, #18
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	781b      	ldrb	r3, [r3, #0]
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b006      	add	sp, #24
 8002554:	bd80      	pop	{r7, pc}
 8002556:	46c0      	nop			@ (mov r8, r8)
 8002558:	40021000 	.word	0x40021000
 800255c:	40007000 	.word	0x40007000
 8002560:	fffffcff 	.word	0xfffffcff
 8002564:	fffeffff 	.word	0xfffeffff
 8002568:	00001388 	.word	0x00001388
 800256c:	efffffff 	.word	0xefffffff
 8002570:	fffff3ff 	.word	0xfffff3ff
 8002574:	fff3ffff 	.word	0xfff3ffff
 8002578:	ffcfffff 	.word	0xffcfffff
 800257c:	ffffcfff 	.word	0xffffcfff
 8002580:	ffbfffff 	.word	0xffbfffff
 8002584:	feffffff 	.word	0xfeffffff
 8002588:	ffff3fff 	.word	0xffff3fff

0800258c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e046      	b.n	800262c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2288      	movs	r2, #136	@ 0x88
 80025a2:	589b      	ldr	r3, [r3, r2]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d107      	bne.n	80025b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2284      	movs	r2, #132	@ 0x84
 80025ac:	2100      	movs	r1, #0
 80025ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	0018      	movs	r0, r3
 80025b4:	f001 f908 	bl	80037c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2288      	movs	r2, #136	@ 0x88
 80025bc:	2124      	movs	r1, #36	@ 0x24
 80025be:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2101      	movs	r1, #1
 80025cc:	438a      	bics	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	0018      	movs	r0, r3
 80025dc:	f000 fb8e 	bl	8002cfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	0018      	movs	r0, r3
 80025e4:	f000 f8cc 	bl	8002780 <UART_SetConfig>
 80025e8:	0003      	movs	r3, r0
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d101      	bne.n	80025f2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e01c      	b.n	800262c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	490d      	ldr	r1, [pc, #52]	@ (8002634 <HAL_UART_Init+0xa8>)
 80025fe:	400a      	ands	r2, r1
 8002600:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	212a      	movs	r1, #42	@ 0x2a
 800260e:	438a      	bics	r2, r1
 8002610:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2101      	movs	r1, #1
 800261e:	430a      	orrs	r2, r1
 8002620:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	0018      	movs	r0, r3
 8002626:	f000 fc1d 	bl	8002e64 <UART_CheckIdleState>
 800262a:	0003      	movs	r3, r0
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b002      	add	sp, #8
 8002632:	bd80      	pop	{r7, pc}
 8002634:	ffffb7ff 	.word	0xffffb7ff

08002638 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	@ 0x28
 800263c:	af02      	add	r7, sp, #8
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	1dbb      	adds	r3, r7, #6
 8002646:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2288      	movs	r2, #136	@ 0x88
 800264c:	589b      	ldr	r3, [r3, r2]
 800264e:	2b20      	cmp	r3, #32
 8002650:	d000      	beq.n	8002654 <HAL_UART_Transmit+0x1c>
 8002652:	e090      	b.n	8002776 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_UART_Transmit+0x2a>
 800265a:	1dbb      	adds	r3, r7, #6
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e088      	b.n	8002778 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	2380      	movs	r3, #128	@ 0x80
 800266c:	015b      	lsls	r3, r3, #5
 800266e:	429a      	cmp	r2, r3
 8002670:	d109      	bne.n	8002686 <HAL_UART_Transmit+0x4e>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d105      	bne.n	8002686 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	d001      	beq.n	8002686 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e078      	b.n	8002778 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2290      	movs	r2, #144	@ 0x90
 800268a:	2100      	movs	r1, #0
 800268c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2288      	movs	r2, #136	@ 0x88
 8002692:	2121      	movs	r1, #33	@ 0x21
 8002694:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002696:	f7fe f847 	bl	8000728 <HAL_GetTick>
 800269a:	0003      	movs	r3, r0
 800269c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	1dba      	adds	r2, r7, #6
 80026a2:	2154      	movs	r1, #84	@ 0x54
 80026a4:	8812      	ldrh	r2, [r2, #0]
 80026a6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	1dba      	adds	r2, r7, #6
 80026ac:	2156      	movs	r1, #86	@ 0x56
 80026ae:	8812      	ldrh	r2, [r2, #0]
 80026b0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	2380      	movs	r3, #128	@ 0x80
 80026b8:	015b      	lsls	r3, r3, #5
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d108      	bne.n	80026d0 <HAL_UART_Transmit+0x98>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d104      	bne.n	80026d0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	61bb      	str	r3, [r7, #24]
 80026ce:	e003      	b.n	80026d8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026d8:	e030      	b.n	800273c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	0013      	movs	r3, r2
 80026e4:	2200      	movs	r2, #0
 80026e6:	2180      	movs	r1, #128	@ 0x80
 80026e8:	f000 fc66 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 80026ec:	1e03      	subs	r3, r0, #0
 80026ee:	d005      	beq.n	80026fc <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2288      	movs	r2, #136	@ 0x88
 80026f4:	2120      	movs	r1, #32
 80026f6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e03d      	b.n	8002778 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10b      	bne.n	800271a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	881b      	ldrh	r3, [r3, #0]
 8002706:	001a      	movs	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	05d2      	lsls	r2, r2, #23
 800270e:	0dd2      	lsrs	r2, r2, #23
 8002710:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	3302      	adds	r3, #2
 8002716:	61bb      	str	r3, [r7, #24]
 8002718:	e007      	b.n	800272a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	781a      	ldrb	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	3301      	adds	r3, #1
 8002728:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2256      	movs	r2, #86	@ 0x56
 800272e:	5a9b      	ldrh	r3, [r3, r2]
 8002730:	b29b      	uxth	r3, r3
 8002732:	3b01      	subs	r3, #1
 8002734:	b299      	uxth	r1, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2256      	movs	r2, #86	@ 0x56
 800273a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2256      	movs	r2, #86	@ 0x56
 8002740:	5a9b      	ldrh	r3, [r3, r2]
 8002742:	b29b      	uxth	r3, r3
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1c8      	bne.n	80026da <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	0013      	movs	r3, r2
 8002752:	2200      	movs	r2, #0
 8002754:	2140      	movs	r1, #64	@ 0x40
 8002756:	f000 fc2f 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 800275a:	1e03      	subs	r3, r0, #0
 800275c:	d005      	beq.n	800276a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2288      	movs	r2, #136	@ 0x88
 8002762:	2120      	movs	r1, #32
 8002764:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e006      	b.n	8002778 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2288      	movs	r2, #136	@ 0x88
 800276e:	2120      	movs	r1, #32
 8002770:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002776:	2302      	movs	r3, #2
  }
}
 8002778:	0018      	movs	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	b008      	add	sp, #32
 800277e:	bd80      	pop	{r7, pc}

08002780 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002780:	b5b0      	push	{r4, r5, r7, lr}
 8002782:	b090      	sub	sp, #64	@ 0x40
 8002784:	af00      	add	r7, sp, #0
 8002786:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002788:	231a      	movs	r3, #26
 800278a:	2220      	movs	r2, #32
 800278c:	189b      	adds	r3, r3, r2
 800278e:	19db      	adds	r3, r3, r7
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	431a      	orrs	r2, r3
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	431a      	orrs	r2, r3
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4aaf      	ldr	r2, [pc, #700]	@ (8002a70 <UART_SetConfig+0x2f0>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	0019      	movs	r1, r3
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027be:	430b      	orrs	r3, r1
 80027c0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	4aaa      	ldr	r2, [pc, #680]	@ (8002a74 <UART_SetConfig+0x2f4>)
 80027ca:	4013      	ands	r3, r2
 80027cc:	0018      	movs	r0, r3
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	68d9      	ldr	r1, [r3, #12]
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	0003      	movs	r3, r0
 80027d8:	430b      	orrs	r3, r1
 80027da:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4aa4      	ldr	r2, [pc, #656]	@ (8002a78 <UART_SetConfig+0x2f8>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d004      	beq.n	80027f6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	6a1b      	ldr	r3, [r3, #32]
 80027f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80027f2:	4313      	orrs	r3, r2
 80027f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80027f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	4a9f      	ldr	r2, [pc, #636]	@ (8002a7c <UART_SetConfig+0x2fc>)
 80027fe:	4013      	ands	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002808:	430b      	orrs	r3, r1
 800280a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	220f      	movs	r2, #15
 8002814:	4393      	bics	r3, r2
 8002816:	0018      	movs	r0, r3
 8002818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800281c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	0003      	movs	r3, r0
 8002822:	430b      	orrs	r3, r1
 8002824:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a95      	ldr	r2, [pc, #596]	@ (8002a80 <UART_SetConfig+0x300>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d131      	bne.n	8002894 <UART_SetConfig+0x114>
 8002830:	4b94      	ldr	r3, [pc, #592]	@ (8002a84 <UART_SetConfig+0x304>)
 8002832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002834:	2203      	movs	r2, #3
 8002836:	4013      	ands	r3, r2
 8002838:	2b03      	cmp	r3, #3
 800283a:	d01d      	beq.n	8002878 <UART_SetConfig+0xf8>
 800283c:	d823      	bhi.n	8002886 <UART_SetConfig+0x106>
 800283e:	2b02      	cmp	r3, #2
 8002840:	d00c      	beq.n	800285c <UART_SetConfig+0xdc>
 8002842:	d820      	bhi.n	8002886 <UART_SetConfig+0x106>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d002      	beq.n	800284e <UART_SetConfig+0xce>
 8002848:	2b01      	cmp	r3, #1
 800284a:	d00e      	beq.n	800286a <UART_SetConfig+0xea>
 800284c:	e01b      	b.n	8002886 <UART_SetConfig+0x106>
 800284e:	231b      	movs	r3, #27
 8002850:	2220      	movs	r2, #32
 8002852:	189b      	adds	r3, r3, r2
 8002854:	19db      	adds	r3, r3, r7
 8002856:	2200      	movs	r2, #0
 8002858:	701a      	strb	r2, [r3, #0]
 800285a:	e0b4      	b.n	80029c6 <UART_SetConfig+0x246>
 800285c:	231b      	movs	r3, #27
 800285e:	2220      	movs	r2, #32
 8002860:	189b      	adds	r3, r3, r2
 8002862:	19db      	adds	r3, r3, r7
 8002864:	2202      	movs	r2, #2
 8002866:	701a      	strb	r2, [r3, #0]
 8002868:	e0ad      	b.n	80029c6 <UART_SetConfig+0x246>
 800286a:	231b      	movs	r3, #27
 800286c:	2220      	movs	r2, #32
 800286e:	189b      	adds	r3, r3, r2
 8002870:	19db      	adds	r3, r3, r7
 8002872:	2204      	movs	r2, #4
 8002874:	701a      	strb	r2, [r3, #0]
 8002876:	e0a6      	b.n	80029c6 <UART_SetConfig+0x246>
 8002878:	231b      	movs	r3, #27
 800287a:	2220      	movs	r2, #32
 800287c:	189b      	adds	r3, r3, r2
 800287e:	19db      	adds	r3, r3, r7
 8002880:	2208      	movs	r2, #8
 8002882:	701a      	strb	r2, [r3, #0]
 8002884:	e09f      	b.n	80029c6 <UART_SetConfig+0x246>
 8002886:	231b      	movs	r3, #27
 8002888:	2220      	movs	r2, #32
 800288a:	189b      	adds	r3, r3, r2
 800288c:	19db      	adds	r3, r3, r7
 800288e:	2210      	movs	r2, #16
 8002890:	701a      	strb	r2, [r3, #0]
 8002892:	e098      	b.n	80029c6 <UART_SetConfig+0x246>
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a7b      	ldr	r2, [pc, #492]	@ (8002a88 <UART_SetConfig+0x308>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d131      	bne.n	8002902 <UART_SetConfig+0x182>
 800289e:	4b79      	ldr	r3, [pc, #484]	@ (8002a84 <UART_SetConfig+0x304>)
 80028a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a2:	220c      	movs	r2, #12
 80028a4:	4013      	ands	r3, r2
 80028a6:	2b0c      	cmp	r3, #12
 80028a8:	d01d      	beq.n	80028e6 <UART_SetConfig+0x166>
 80028aa:	d823      	bhi.n	80028f4 <UART_SetConfig+0x174>
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d00c      	beq.n	80028ca <UART_SetConfig+0x14a>
 80028b0:	d820      	bhi.n	80028f4 <UART_SetConfig+0x174>
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <UART_SetConfig+0x13c>
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	d00e      	beq.n	80028d8 <UART_SetConfig+0x158>
 80028ba:	e01b      	b.n	80028f4 <UART_SetConfig+0x174>
 80028bc:	231b      	movs	r3, #27
 80028be:	2220      	movs	r2, #32
 80028c0:	189b      	adds	r3, r3, r2
 80028c2:	19db      	adds	r3, r3, r7
 80028c4:	2200      	movs	r2, #0
 80028c6:	701a      	strb	r2, [r3, #0]
 80028c8:	e07d      	b.n	80029c6 <UART_SetConfig+0x246>
 80028ca:	231b      	movs	r3, #27
 80028cc:	2220      	movs	r2, #32
 80028ce:	189b      	adds	r3, r3, r2
 80028d0:	19db      	adds	r3, r3, r7
 80028d2:	2202      	movs	r2, #2
 80028d4:	701a      	strb	r2, [r3, #0]
 80028d6:	e076      	b.n	80029c6 <UART_SetConfig+0x246>
 80028d8:	231b      	movs	r3, #27
 80028da:	2220      	movs	r2, #32
 80028dc:	189b      	adds	r3, r3, r2
 80028de:	19db      	adds	r3, r3, r7
 80028e0:	2204      	movs	r2, #4
 80028e2:	701a      	strb	r2, [r3, #0]
 80028e4:	e06f      	b.n	80029c6 <UART_SetConfig+0x246>
 80028e6:	231b      	movs	r3, #27
 80028e8:	2220      	movs	r2, #32
 80028ea:	189b      	adds	r3, r3, r2
 80028ec:	19db      	adds	r3, r3, r7
 80028ee:	2208      	movs	r2, #8
 80028f0:	701a      	strb	r2, [r3, #0]
 80028f2:	e068      	b.n	80029c6 <UART_SetConfig+0x246>
 80028f4:	231b      	movs	r3, #27
 80028f6:	2220      	movs	r2, #32
 80028f8:	189b      	adds	r3, r3, r2
 80028fa:	19db      	adds	r3, r3, r7
 80028fc:	2210      	movs	r2, #16
 80028fe:	701a      	strb	r2, [r3, #0]
 8002900:	e061      	b.n	80029c6 <UART_SetConfig+0x246>
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a61      	ldr	r2, [pc, #388]	@ (8002a8c <UART_SetConfig+0x30c>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d106      	bne.n	800291a <UART_SetConfig+0x19a>
 800290c:	231b      	movs	r3, #27
 800290e:	2220      	movs	r2, #32
 8002910:	189b      	adds	r3, r3, r2
 8002912:	19db      	adds	r3, r3, r7
 8002914:	2200      	movs	r2, #0
 8002916:	701a      	strb	r2, [r3, #0]
 8002918:	e055      	b.n	80029c6 <UART_SetConfig+0x246>
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a5c      	ldr	r2, [pc, #368]	@ (8002a90 <UART_SetConfig+0x310>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d106      	bne.n	8002932 <UART_SetConfig+0x1b2>
 8002924:	231b      	movs	r3, #27
 8002926:	2220      	movs	r2, #32
 8002928:	189b      	adds	r3, r3, r2
 800292a:	19db      	adds	r3, r3, r7
 800292c:	2200      	movs	r2, #0
 800292e:	701a      	strb	r2, [r3, #0]
 8002930:	e049      	b.n	80029c6 <UART_SetConfig+0x246>
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a50      	ldr	r2, [pc, #320]	@ (8002a78 <UART_SetConfig+0x2f8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d13e      	bne.n	80029ba <UART_SetConfig+0x23a>
 800293c:	4b51      	ldr	r3, [pc, #324]	@ (8002a84 <UART_SetConfig+0x304>)
 800293e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002940:	23c0      	movs	r3, #192	@ 0xc0
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	4013      	ands	r3, r2
 8002946:	22c0      	movs	r2, #192	@ 0xc0
 8002948:	0112      	lsls	r2, r2, #4
 800294a:	4293      	cmp	r3, r2
 800294c:	d027      	beq.n	800299e <UART_SetConfig+0x21e>
 800294e:	22c0      	movs	r2, #192	@ 0xc0
 8002950:	0112      	lsls	r2, r2, #4
 8002952:	4293      	cmp	r3, r2
 8002954:	d82a      	bhi.n	80029ac <UART_SetConfig+0x22c>
 8002956:	2280      	movs	r2, #128	@ 0x80
 8002958:	0112      	lsls	r2, r2, #4
 800295a:	4293      	cmp	r3, r2
 800295c:	d011      	beq.n	8002982 <UART_SetConfig+0x202>
 800295e:	2280      	movs	r2, #128	@ 0x80
 8002960:	0112      	lsls	r2, r2, #4
 8002962:	4293      	cmp	r3, r2
 8002964:	d822      	bhi.n	80029ac <UART_SetConfig+0x22c>
 8002966:	2b00      	cmp	r3, #0
 8002968:	d004      	beq.n	8002974 <UART_SetConfig+0x1f4>
 800296a:	2280      	movs	r2, #128	@ 0x80
 800296c:	00d2      	lsls	r2, r2, #3
 800296e:	4293      	cmp	r3, r2
 8002970:	d00e      	beq.n	8002990 <UART_SetConfig+0x210>
 8002972:	e01b      	b.n	80029ac <UART_SetConfig+0x22c>
 8002974:	231b      	movs	r3, #27
 8002976:	2220      	movs	r2, #32
 8002978:	189b      	adds	r3, r3, r2
 800297a:	19db      	adds	r3, r3, r7
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
 8002980:	e021      	b.n	80029c6 <UART_SetConfig+0x246>
 8002982:	231b      	movs	r3, #27
 8002984:	2220      	movs	r2, #32
 8002986:	189b      	adds	r3, r3, r2
 8002988:	19db      	adds	r3, r3, r7
 800298a:	2202      	movs	r2, #2
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	e01a      	b.n	80029c6 <UART_SetConfig+0x246>
 8002990:	231b      	movs	r3, #27
 8002992:	2220      	movs	r2, #32
 8002994:	189b      	adds	r3, r3, r2
 8002996:	19db      	adds	r3, r3, r7
 8002998:	2204      	movs	r2, #4
 800299a:	701a      	strb	r2, [r3, #0]
 800299c:	e013      	b.n	80029c6 <UART_SetConfig+0x246>
 800299e:	231b      	movs	r3, #27
 80029a0:	2220      	movs	r2, #32
 80029a2:	189b      	adds	r3, r3, r2
 80029a4:	19db      	adds	r3, r3, r7
 80029a6:	2208      	movs	r2, #8
 80029a8:	701a      	strb	r2, [r3, #0]
 80029aa:	e00c      	b.n	80029c6 <UART_SetConfig+0x246>
 80029ac:	231b      	movs	r3, #27
 80029ae:	2220      	movs	r2, #32
 80029b0:	189b      	adds	r3, r3, r2
 80029b2:	19db      	adds	r3, r3, r7
 80029b4:	2210      	movs	r2, #16
 80029b6:	701a      	strb	r2, [r3, #0]
 80029b8:	e005      	b.n	80029c6 <UART_SetConfig+0x246>
 80029ba:	231b      	movs	r3, #27
 80029bc:	2220      	movs	r2, #32
 80029be:	189b      	adds	r3, r3, r2
 80029c0:	19db      	adds	r3, r3, r7
 80029c2:	2210      	movs	r2, #16
 80029c4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80029c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002a78 <UART_SetConfig+0x2f8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d000      	beq.n	80029d2 <UART_SetConfig+0x252>
 80029d0:	e0a9      	b.n	8002b26 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80029d2:	231b      	movs	r3, #27
 80029d4:	2220      	movs	r2, #32
 80029d6:	189b      	adds	r3, r3, r2
 80029d8:	19db      	adds	r3, r3, r7
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b08      	cmp	r3, #8
 80029de:	d015      	beq.n	8002a0c <UART_SetConfig+0x28c>
 80029e0:	dc18      	bgt.n	8002a14 <UART_SetConfig+0x294>
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d00d      	beq.n	8002a02 <UART_SetConfig+0x282>
 80029e6:	dc15      	bgt.n	8002a14 <UART_SetConfig+0x294>
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <UART_SetConfig+0x272>
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d005      	beq.n	80029fc <UART_SetConfig+0x27c>
 80029f0:	e010      	b.n	8002a14 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029f2:	f7ff fbfd 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
 80029f6:	0003      	movs	r3, r0
 80029f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029fa:	e014      	b.n	8002a26 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029fc:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <UART_SetConfig+0x314>)
 80029fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002a00:	e011      	b.n	8002a26 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a02:	f7ff fb69 	bl	80020d8 <HAL_RCC_GetSysClockFreq>
 8002a06:	0003      	movs	r3, r0
 8002a08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002a0a:	e00c      	b.n	8002a26 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a0c:	2380      	movs	r3, #128	@ 0x80
 8002a0e:	021b      	lsls	r3, r3, #8
 8002a10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002a12:	e008      	b.n	8002a26 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002a18:	231a      	movs	r3, #26
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	189b      	adds	r3, r3, r2
 8002a1e:	19db      	adds	r3, r3, r7
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
        break;
 8002a24:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d100      	bne.n	8002a2e <UART_SetConfig+0x2ae>
 8002a2c:	e14b      	b.n	8002cc6 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a32:	4b19      	ldr	r3, [pc, #100]	@ (8002a98 <UART_SetConfig+0x318>)
 8002a34:	0052      	lsls	r2, r2, #1
 8002a36:	5ad3      	ldrh	r3, [r2, r3]
 8002a38:	0019      	movs	r1, r3
 8002a3a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002a3c:	f7fd fb6c 	bl	8000118 <__udivsi3>
 8002a40:	0003      	movs	r3, r0
 8002a42:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	0013      	movs	r3, r2
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	189b      	adds	r3, r3, r2
 8002a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d305      	bcc.n	8002a60 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d91d      	bls.n	8002a9c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002a60:	231a      	movs	r3, #26
 8002a62:	2220      	movs	r2, #32
 8002a64:	189b      	adds	r3, r3, r2
 8002a66:	19db      	adds	r3, r3, r7
 8002a68:	2201      	movs	r2, #1
 8002a6a:	701a      	strb	r2, [r3, #0]
 8002a6c:	e12b      	b.n	8002cc6 <UART_SetConfig+0x546>
 8002a6e:	46c0      	nop			@ (mov r8, r8)
 8002a70:	cfff69f3 	.word	0xcfff69f3
 8002a74:	ffffcfff 	.word	0xffffcfff
 8002a78:	40008000 	.word	0x40008000
 8002a7c:	11fff4ff 	.word	0x11fff4ff
 8002a80:	40013800 	.word	0x40013800
 8002a84:	40021000 	.word	0x40021000
 8002a88:	40004400 	.word	0x40004400
 8002a8c:	40004800 	.word	0x40004800
 8002a90:	40004c00 	.word	0x40004c00
 8002a94:	00f42400 	.word	0x00f42400
 8002a98:	0800490c 	.word	0x0800490c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61fb      	str	r3, [r7, #28]
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002aa8:	4b92      	ldr	r3, [pc, #584]	@ (8002cf4 <UART_SetConfig+0x574>)
 8002aaa:	0052      	lsls	r2, r2, #1
 8002aac:	5ad3      	ldrh	r3, [r2, r3]
 8002aae:	613b      	str	r3, [r7, #16]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	69b8      	ldr	r0, [r7, #24]
 8002aba:	69f9      	ldr	r1, [r7, #28]
 8002abc:	f7fd fca2 	bl	8000404 <__aeabi_uldivmod>
 8002ac0:	0002      	movs	r2, r0
 8002ac2:	000b      	movs	r3, r1
 8002ac4:	0e11      	lsrs	r1, r2, #24
 8002ac6:	021d      	lsls	r5, r3, #8
 8002ac8:	430d      	orrs	r5, r1
 8002aca:	0214      	lsls	r4, r2, #8
 8002acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	085b      	lsrs	r3, r3, #1
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68b8      	ldr	r0, [r7, #8]
 8002ada:	68f9      	ldr	r1, [r7, #12]
 8002adc:	1900      	adds	r0, r0, r4
 8002ade:	4169      	adcs	r1, r5
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	603b      	str	r3, [r7, #0]
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	607b      	str	r3, [r7, #4]
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f7fd fc89 	bl	8000404 <__aeabi_uldivmod>
 8002af2:	0002      	movs	r2, r0
 8002af4:	000b      	movs	r3, r1
 8002af6:	0013      	movs	r3, r2
 8002af8:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002afa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002afc:	23c0      	movs	r3, #192	@ 0xc0
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d309      	bcc.n	8002b18 <UART_SetConfig+0x398>
 8002b04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b06:	2380      	movs	r3, #128	@ 0x80
 8002b08:	035b      	lsls	r3, r3, #13
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d204      	bcs.n	8002b18 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b14:	60da      	str	r2, [r3, #12]
 8002b16:	e0d6      	b.n	8002cc6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002b18:	231a      	movs	r3, #26
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	189b      	adds	r3, r3, r2
 8002b1e:	19db      	adds	r3, r3, r7
 8002b20:	2201      	movs	r2, #1
 8002b22:	701a      	strb	r2, [r3, #0]
 8002b24:	e0cf      	b.n	8002cc6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b28:	69da      	ldr	r2, [r3, #28]
 8002b2a:	2380      	movs	r3, #128	@ 0x80
 8002b2c:	021b      	lsls	r3, r3, #8
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d000      	beq.n	8002b34 <UART_SetConfig+0x3b4>
 8002b32:	e070      	b.n	8002c16 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002b34:	231b      	movs	r3, #27
 8002b36:	2220      	movs	r2, #32
 8002b38:	189b      	adds	r3, r3, r2
 8002b3a:	19db      	adds	r3, r3, r7
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d015      	beq.n	8002b6e <UART_SetConfig+0x3ee>
 8002b42:	dc18      	bgt.n	8002b76 <UART_SetConfig+0x3f6>
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d00d      	beq.n	8002b64 <UART_SetConfig+0x3e4>
 8002b48:	dc15      	bgt.n	8002b76 <UART_SetConfig+0x3f6>
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <UART_SetConfig+0x3d4>
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d005      	beq.n	8002b5e <UART_SetConfig+0x3de>
 8002b52:	e010      	b.n	8002b76 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b54:	f7ff fb4c 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
 8002b58:	0003      	movs	r3, r0
 8002b5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b5c:	e014      	b.n	8002b88 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b5e:	4b66      	ldr	r3, [pc, #408]	@ (8002cf8 <UART_SetConfig+0x578>)
 8002b60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b62:	e011      	b.n	8002b88 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b64:	f7ff fab8 	bl	80020d8 <HAL_RCC_GetSysClockFreq>
 8002b68:	0003      	movs	r3, r0
 8002b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b6c:	e00c      	b.n	8002b88 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b6e:	2380      	movs	r3, #128	@ 0x80
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b74:	e008      	b.n	8002b88 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002b76:	2300      	movs	r3, #0
 8002b78:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002b7a:	231a      	movs	r3, #26
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	189b      	adds	r3, r3, r2
 8002b80:	19db      	adds	r3, r3, r7
 8002b82:	2201      	movs	r2, #1
 8002b84:	701a      	strb	r2, [r3, #0]
        break;
 8002b86:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d100      	bne.n	8002b90 <UART_SetConfig+0x410>
 8002b8e:	e09a      	b.n	8002cc6 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b94:	4b57      	ldr	r3, [pc, #348]	@ (8002cf4 <UART_SetConfig+0x574>)
 8002b96:	0052      	lsls	r2, r2, #1
 8002b98:	5ad3      	ldrh	r3, [r2, r3]
 8002b9a:	0019      	movs	r1, r3
 8002b9c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002b9e:	f7fd fabb 	bl	8000118 <__udivsi3>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	005a      	lsls	r2, r3, #1
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	085b      	lsrs	r3, r3, #1
 8002bac:	18d2      	adds	r2, r2, r3
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	0010      	movs	r0, r2
 8002bb6:	f7fd faaf 	bl	8000118 <__udivsi3>
 8002bba:	0003      	movs	r3, r0
 8002bbc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc0:	2b0f      	cmp	r3, #15
 8002bc2:	d921      	bls.n	8002c08 <UART_SetConfig+0x488>
 8002bc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bc6:	2380      	movs	r3, #128	@ 0x80
 8002bc8:	025b      	lsls	r3, r3, #9
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d21c      	bcs.n	8002c08 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	200e      	movs	r0, #14
 8002bd4:	2420      	movs	r4, #32
 8002bd6:	1903      	adds	r3, r0, r4
 8002bd8:	19db      	adds	r3, r3, r7
 8002bda:	210f      	movs	r1, #15
 8002bdc:	438a      	bics	r2, r1
 8002bde:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be2:	085b      	lsrs	r3, r3, #1
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	2207      	movs	r2, #7
 8002be8:	4013      	ands	r3, r2
 8002bea:	b299      	uxth	r1, r3
 8002bec:	1903      	adds	r3, r0, r4
 8002bee:	19db      	adds	r3, r3, r7
 8002bf0:	1902      	adds	r2, r0, r4
 8002bf2:	19d2      	adds	r2, r2, r7
 8002bf4:	8812      	ldrh	r2, [r2, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	1902      	adds	r2, r0, r4
 8002c00:	19d2      	adds	r2, r2, r7
 8002c02:	8812      	ldrh	r2, [r2, #0]
 8002c04:	60da      	str	r2, [r3, #12]
 8002c06:	e05e      	b.n	8002cc6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002c08:	231a      	movs	r3, #26
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	189b      	adds	r3, r3, r2
 8002c0e:	19db      	adds	r3, r3, r7
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]
 8002c14:	e057      	b.n	8002cc6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c16:	231b      	movs	r3, #27
 8002c18:	2220      	movs	r2, #32
 8002c1a:	189b      	adds	r3, r3, r2
 8002c1c:	19db      	adds	r3, r3, r7
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d015      	beq.n	8002c50 <UART_SetConfig+0x4d0>
 8002c24:	dc18      	bgt.n	8002c58 <UART_SetConfig+0x4d8>
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d00d      	beq.n	8002c46 <UART_SetConfig+0x4c6>
 8002c2a:	dc15      	bgt.n	8002c58 <UART_SetConfig+0x4d8>
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <UART_SetConfig+0x4b6>
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d005      	beq.n	8002c40 <UART_SetConfig+0x4c0>
 8002c34:	e010      	b.n	8002c58 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c36:	f7ff fadb 	bl	80021f0 <HAL_RCC_GetPCLK1Freq>
 8002c3a:	0003      	movs	r3, r0
 8002c3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c3e:	e014      	b.n	8002c6a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c40:	4b2d      	ldr	r3, [pc, #180]	@ (8002cf8 <UART_SetConfig+0x578>)
 8002c42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c44:	e011      	b.n	8002c6a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c46:	f7ff fa47 	bl	80020d8 <HAL_RCC_GetSysClockFreq>
 8002c4a:	0003      	movs	r3, r0
 8002c4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c4e:	e00c      	b.n	8002c6a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c50:	2380      	movs	r3, #128	@ 0x80
 8002c52:	021b      	lsls	r3, r3, #8
 8002c54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c56:	e008      	b.n	8002c6a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002c5c:	231a      	movs	r3, #26
 8002c5e:	2220      	movs	r2, #32
 8002c60:	189b      	adds	r3, r3, r2
 8002c62:	19db      	adds	r3, r3, r7
 8002c64:	2201      	movs	r2, #1
 8002c66:	701a      	strb	r2, [r3, #0]
        break;
 8002c68:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d02a      	beq.n	8002cc6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c74:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <UART_SetConfig+0x574>)
 8002c76:	0052      	lsls	r2, r2, #1
 8002c78:	5ad3      	ldrh	r3, [r2, r3]
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002c7e:	f7fd fa4b 	bl	8000118 <__udivsi3>
 8002c82:	0003      	movs	r3, r0
 8002c84:	001a      	movs	r2, r3
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	085b      	lsrs	r3, r3, #1
 8002c8c:	18d2      	adds	r2, r2, r3
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	0019      	movs	r1, r3
 8002c94:	0010      	movs	r0, r2
 8002c96:	f7fd fa3f 	bl	8000118 <__udivsi3>
 8002c9a:	0003      	movs	r3, r0
 8002c9c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca0:	2b0f      	cmp	r3, #15
 8002ca2:	d90a      	bls.n	8002cba <UART_SetConfig+0x53a>
 8002ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ca6:	2380      	movs	r3, #128	@ 0x80
 8002ca8:	025b      	lsls	r3, r3, #9
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d205      	bcs.n	8002cba <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60da      	str	r2, [r3, #12]
 8002cb8:	e005      	b.n	8002cc6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002cba:	231a      	movs	r3, #26
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	189b      	adds	r3, r3, r2
 8002cc0:	19db      	adds	r3, r3, r7
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	226a      	movs	r2, #106	@ 0x6a
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	2268      	movs	r2, #104	@ 0x68
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd8:	2200      	movs	r2, #0
 8002cda:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	2200      	movs	r2, #0
 8002ce0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002ce2:	231a      	movs	r3, #26
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	189b      	adds	r3, r3, r2
 8002ce8:	19db      	adds	r3, r3, r7
 8002cea:	781b      	ldrb	r3, [r3, #0]
}
 8002cec:	0018      	movs	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b010      	add	sp, #64	@ 0x40
 8002cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8002cf4:	0800490c 	.word	0x0800490c
 8002cf8:	00f42400 	.word	0x00f42400

08002cfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d08:	2208      	movs	r2, #8
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	d00b      	beq.n	8002d26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	4a4a      	ldr	r2, [pc, #296]	@ (8002e40 <UART_AdvFeatureConfig+0x144>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	0019      	movs	r1, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d00b      	beq.n	8002d48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	4a43      	ldr	r2, [pc, #268]	@ (8002e44 <UART_AdvFeatureConfig+0x148>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	0019      	movs	r1, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d00b      	beq.n	8002d6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	4a3b      	ldr	r2, [pc, #236]	@ (8002e48 <UART_AdvFeatureConfig+0x14c>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	0019      	movs	r1, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6e:	2204      	movs	r2, #4
 8002d70:	4013      	ands	r3, r2
 8002d72:	d00b      	beq.n	8002d8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4a34      	ldr	r2, [pc, #208]	@ (8002e4c <UART_AdvFeatureConfig+0x150>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	0019      	movs	r1, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d90:	2210      	movs	r2, #16
 8002d92:	4013      	ands	r3, r2
 8002d94:	d00b      	beq.n	8002dae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	4a2c      	ldr	r2, [pc, #176]	@ (8002e50 <UART_AdvFeatureConfig+0x154>)
 8002d9e:	4013      	ands	r3, r2
 8002da0:	0019      	movs	r1, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db2:	2220      	movs	r2, #32
 8002db4:	4013      	ands	r3, r2
 8002db6:	d00b      	beq.n	8002dd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	4a25      	ldr	r2, [pc, #148]	@ (8002e54 <UART_AdvFeatureConfig+0x158>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	0019      	movs	r1, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd4:	2240      	movs	r2, #64	@ 0x40
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d01d      	beq.n	8002e16 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e58 <UART_AdvFeatureConfig+0x15c>)
 8002de2:	4013      	ands	r3, r2
 8002de4:	0019      	movs	r1, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002df6:	2380      	movs	r3, #128	@ 0x80
 8002df8:	035b      	lsls	r3, r3, #13
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d10b      	bne.n	8002e16 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	4a15      	ldr	r2, [pc, #84]	@ (8002e5c <UART_AdvFeatureConfig+0x160>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	0019      	movs	r1, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1a:	2280      	movs	r2, #128	@ 0x80
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d00b      	beq.n	8002e38 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4a0e      	ldr	r2, [pc, #56]	@ (8002e60 <UART_AdvFeatureConfig+0x164>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	605a      	str	r2, [r3, #4]
  }
}
 8002e38:	46c0      	nop			@ (mov r8, r8)
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	b002      	add	sp, #8
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	ffff7fff 	.word	0xffff7fff
 8002e44:	fffdffff 	.word	0xfffdffff
 8002e48:	fffeffff 	.word	0xfffeffff
 8002e4c:	fffbffff 	.word	0xfffbffff
 8002e50:	ffffefff 	.word	0xffffefff
 8002e54:	ffffdfff 	.word	0xffffdfff
 8002e58:	ffefffff 	.word	0xffefffff
 8002e5c:	ff9fffff 	.word	0xff9fffff
 8002e60:	fff7ffff 	.word	0xfff7ffff

08002e64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b092      	sub	sp, #72	@ 0x48
 8002e68:	af02      	add	r7, sp, #8
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2290      	movs	r2, #144	@ 0x90
 8002e70:	2100      	movs	r1, #0
 8002e72:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e74:	f7fd fc58 	bl	8000728 <HAL_GetTick>
 8002e78:	0003      	movs	r3, r0
 8002e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2208      	movs	r2, #8
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d12d      	bne.n	8002ee6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e8c:	2280      	movs	r2, #128	@ 0x80
 8002e8e:	0391      	lsls	r1, r2, #14
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	4a47      	ldr	r2, [pc, #284]	@ (8002fb0 <UART_CheckIdleState+0x14c>)
 8002e94:	9200      	str	r2, [sp, #0]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f000 f88e 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 8002e9c:	1e03      	subs	r3, r0, #0
 8002e9e:	d022      	beq.n	8002ee6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002eaa:	2301      	movs	r3, #1
 8002eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb0:	f383 8810 	msr	PRIMASK, r3
}
 8002eb4:	46c0      	nop			@ (mov r8, r8)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2180      	movs	r1, #128	@ 0x80
 8002ec2:	438a      	bics	r2, r1
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ecc:	f383 8810 	msr	PRIMASK, r3
}
 8002ed0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2288      	movs	r2, #136	@ 0x88
 8002ed6:	2120      	movs	r1, #32
 8002ed8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2284      	movs	r2, #132	@ 0x84
 8002ede:	2100      	movs	r1, #0
 8002ee0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e060      	b.n	8002fa8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2204      	movs	r2, #4
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d146      	bne.n	8002f82 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ef6:	2280      	movs	r2, #128	@ 0x80
 8002ef8:	03d1      	lsls	r1, r2, #15
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	4a2c      	ldr	r2, [pc, #176]	@ (8002fb0 <UART_CheckIdleState+0x14c>)
 8002efe:	9200      	str	r2, [sp, #0]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f000 f859 	bl	8002fb8 <UART_WaitOnFlagUntilTimeout>
 8002f06:	1e03      	subs	r3, r0, #0
 8002f08:	d03b      	beq.n	8002f82 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f0e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f10:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f14:	2301      	movs	r3, #1
 8002f16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f383 8810 	msr	PRIMASK, r3
}
 8002f1e:	46c0      	nop			@ (mov r8, r8)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4922      	ldr	r1, [pc, #136]	@ (8002fb4 <UART_CheckIdleState+0x150>)
 8002f2c:	400a      	ands	r2, r1
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	f383 8810 	msr	PRIMASK, r3
}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f40:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f42:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f46:	2301      	movs	r3, #1
 8002f48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f383 8810 	msr	PRIMASK, r3
}
 8002f50:	46c0      	nop			@ (mov r8, r8)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	438a      	bics	r2, r1
 8002f60:	609a      	str	r2, [r3, #8]
 8002f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f64:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	f383 8810 	msr	PRIMASK, r3
}
 8002f6c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	228c      	movs	r2, #140	@ 0x8c
 8002f72:	2120      	movs	r1, #32
 8002f74:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2284      	movs	r2, #132	@ 0x84
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e012      	b.n	8002fa8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2288      	movs	r2, #136	@ 0x88
 8002f86:	2120      	movs	r1, #32
 8002f88:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	228c      	movs	r2, #140	@ 0x8c
 8002f8e:	2120      	movs	r1, #32
 8002f90:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2284      	movs	r2, #132	@ 0x84
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	0018      	movs	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b010      	add	sp, #64	@ 0x40
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	01ffffff 	.word	0x01ffffff
 8002fb4:	fffffedf 	.word	0xfffffedf

08002fb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	1dfb      	adds	r3, r7, #7
 8002fc6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fc8:	e051      	b.n	800306e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	d04e      	beq.n	800306e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd0:	f7fd fbaa 	bl	8000728 <HAL_GetTick>
 8002fd4:	0002      	movs	r2, r0
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d302      	bcc.n	8002fe6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e051      	b.n	800308e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2204      	movs	r2, #4
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d03b      	beq.n	800306e <UART_WaitOnFlagUntilTimeout+0xb6>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b80      	cmp	r3, #128	@ 0x80
 8002ffa:	d038      	beq.n	800306e <UART_WaitOnFlagUntilTimeout+0xb6>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b40      	cmp	r3, #64	@ 0x40
 8003000:	d035      	beq.n	800306e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	2208      	movs	r2, #8
 800300a:	4013      	ands	r3, r2
 800300c:	2b08      	cmp	r3, #8
 800300e:	d111      	bne.n	8003034 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2208      	movs	r2, #8
 8003016:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	0018      	movs	r0, r3
 800301c:	f000 f83c 	bl	8003098 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2290      	movs	r2, #144	@ 0x90
 8003024:	2108      	movs	r1, #8
 8003026:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2284      	movs	r2, #132	@ 0x84
 800302c:	2100      	movs	r1, #0
 800302e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e02c      	b.n	800308e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	69da      	ldr	r2, [r3, #28]
 800303a:	2380      	movs	r3, #128	@ 0x80
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	401a      	ands	r2, r3
 8003040:	2380      	movs	r3, #128	@ 0x80
 8003042:	011b      	lsls	r3, r3, #4
 8003044:	429a      	cmp	r2, r3
 8003046:	d112      	bne.n	800306e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2280      	movs	r2, #128	@ 0x80
 800304e:	0112      	lsls	r2, r2, #4
 8003050:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	0018      	movs	r0, r3
 8003056:	f000 f81f 	bl	8003098 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2290      	movs	r2, #144	@ 0x90
 800305e:	2120      	movs	r1, #32
 8003060:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2284      	movs	r2, #132	@ 0x84
 8003066:	2100      	movs	r1, #0
 8003068:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e00f      	b.n	800308e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	4013      	ands	r3, r2
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	425a      	negs	r2, r3
 800307e:	4153      	adcs	r3, r2
 8003080:	b2db      	uxtb	r3, r3
 8003082:	001a      	movs	r2, r3
 8003084:	1dfb      	adds	r3, r7, #7
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	429a      	cmp	r2, r3
 800308a:	d09e      	beq.n	8002fca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	0018      	movs	r0, r3
 8003090:	46bd      	mov	sp, r7
 8003092:	b004      	add	sp, #16
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08e      	sub	sp, #56	@ 0x38
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030a0:	f3ef 8310 	mrs	r3, PRIMASK
 80030a4:	617b      	str	r3, [r7, #20]
  return(result);
 80030a6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80030a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80030aa:	2301      	movs	r3, #1
 80030ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	f383 8810 	msr	PRIMASK, r3
}
 80030b4:	46c0      	nop			@ (mov r8, r8)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4926      	ldr	r1, [pc, #152]	@ (800315c <UART_EndRxTransfer+0xc4>)
 80030c2:	400a      	ands	r2, r1
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f383 8810 	msr	PRIMASK, r3
}
 80030d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d2:	f3ef 8310 	mrs	r3, PRIMASK
 80030d6:	623b      	str	r3, [r7, #32]
  return(result);
 80030d8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80030da:	633b      	str	r3, [r7, #48]	@ 0x30
 80030dc:	2301      	movs	r3, #1
 80030de:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	f383 8810 	msr	PRIMASK, r3
}
 80030e6:	46c0      	nop			@ (mov r8, r8)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	491b      	ldr	r1, [pc, #108]	@ (8003160 <UART_EndRxTransfer+0xc8>)
 80030f4:	400a      	ands	r2, r1
 80030f6:	609a      	str	r2, [r3, #8]
 80030f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030fe:	f383 8810 	msr	PRIMASK, r3
}
 8003102:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003108:	2b01      	cmp	r3, #1
 800310a:	d118      	bne.n	800313e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800310c:	f3ef 8310 	mrs	r3, PRIMASK
 8003110:	60bb      	str	r3, [r7, #8]
  return(result);
 8003112:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003116:	2301      	movs	r3, #1
 8003118:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f383 8810 	msr	PRIMASK, r3
}
 8003120:	46c0      	nop			@ (mov r8, r8)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2110      	movs	r1, #16
 800312e:	438a      	bics	r2, r1
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003134:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	f383 8810 	msr	PRIMASK, r3
}
 800313c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	228c      	movs	r2, #140	@ 0x8c
 8003142:	2120      	movs	r1, #32
 8003144:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003152:	46c0      	nop			@ (mov r8, r8)
 8003154:	46bd      	mov	sp, r7
 8003156:	b00e      	add	sp, #56	@ 0x38
 8003158:	bd80      	pop	{r7, pc}
 800315a:	46c0      	nop			@ (mov r8, r8)
 800315c:	fffffedf 	.word	0xfffffedf
 8003160:	effffffe 	.word	0xeffffffe

08003164 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2284      	movs	r2, #132	@ 0x84
 8003170:	5c9b      	ldrb	r3, [r3, r2]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_UARTEx_DisableFifoMode+0x16>
 8003176:	2302      	movs	r3, #2
 8003178:	e027      	b.n	80031ca <HAL_UARTEx_DisableFifoMode+0x66>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2284      	movs	r2, #132	@ 0x84
 800317e:	2101      	movs	r1, #1
 8003180:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2288      	movs	r2, #136	@ 0x88
 8003186:	2124      	movs	r1, #36	@ 0x24
 8003188:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2101      	movs	r1, #1
 800319e:	438a      	bics	r2, r1
 80031a0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	4a0b      	ldr	r2, [pc, #44]	@ (80031d4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2288      	movs	r2, #136	@ 0x88
 80031bc:	2120      	movs	r1, #32
 80031be:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2284      	movs	r2, #132	@ 0x84
 80031c4:	2100      	movs	r1, #0
 80031c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	0018      	movs	r0, r3
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b004      	add	sp, #16
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	dfffffff 	.word	0xdfffffff

080031d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2284      	movs	r2, #132	@ 0x84
 80031e6:	5c9b      	ldrb	r3, [r3, r2]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d101      	bne.n	80031f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80031ec:	2302      	movs	r3, #2
 80031ee:	e02e      	b.n	800324e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2284      	movs	r2, #132	@ 0x84
 80031f4:	2101      	movs	r1, #1
 80031f6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2288      	movs	r2, #136	@ 0x88
 80031fc:	2124      	movs	r1, #36	@ 0x24
 80031fe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2101      	movs	r1, #1
 8003214:	438a      	bics	r2, r1
 8003216:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	08d9      	lsrs	r1, r3, #3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	683a      	ldr	r2, [r7, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	0018      	movs	r0, r3
 8003230:	f000 f854 	bl	80032dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2288      	movs	r2, #136	@ 0x88
 8003240:	2120      	movs	r1, #32
 8003242:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2284      	movs	r2, #132	@ 0x84
 8003248:	2100      	movs	r1, #0
 800324a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b004      	add	sp, #16
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2284      	movs	r2, #132	@ 0x84
 8003266:	5c9b      	ldrb	r3, [r3, r2]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800326c:	2302      	movs	r3, #2
 800326e:	e02f      	b.n	80032d0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2284      	movs	r2, #132	@ 0x84
 8003274:	2101      	movs	r1, #1
 8003276:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2288      	movs	r2, #136	@ 0x88
 800327c:	2124      	movs	r1, #36	@ 0x24
 800327e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2101      	movs	r1, #1
 8003294:	438a      	bics	r2, r1
 8003296:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	4a0e      	ldr	r2, [pc, #56]	@ (80032d8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80032a0:	4013      	ands	r3, r2
 80032a2:	0019      	movs	r1, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	0018      	movs	r0, r3
 80032b2:	f000 f813 	bl	80032dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2288      	movs	r2, #136	@ 0x88
 80032c2:	2120      	movs	r1, #32
 80032c4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2284      	movs	r2, #132	@ 0x84
 80032ca:	2100      	movs	r1, #0
 80032cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	0018      	movs	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b004      	add	sp, #16
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	f1ffffff 	.word	0xf1ffffff

080032dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80032dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d108      	bne.n	80032fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	226a      	movs	r2, #106	@ 0x6a
 80032f0:	2101      	movs	r1, #1
 80032f2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2268      	movs	r2, #104	@ 0x68
 80032f8:	2101      	movs	r1, #1
 80032fa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80032fc:	e043      	b.n	8003386 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80032fe:	260f      	movs	r6, #15
 8003300:	19bb      	adds	r3, r7, r6
 8003302:	2208      	movs	r2, #8
 8003304:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003306:	200e      	movs	r0, #14
 8003308:	183b      	adds	r3, r7, r0
 800330a:	2208      	movs	r2, #8
 800330c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	0e5b      	lsrs	r3, r3, #25
 8003316:	b2da      	uxtb	r2, r3
 8003318:	240d      	movs	r4, #13
 800331a:	193b      	adds	r3, r7, r4
 800331c:	2107      	movs	r1, #7
 800331e:	400a      	ands	r2, r1
 8003320:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	0f5b      	lsrs	r3, r3, #29
 800332a:	b2da      	uxtb	r2, r3
 800332c:	250c      	movs	r5, #12
 800332e:	197b      	adds	r3, r7, r5
 8003330:	2107      	movs	r1, #7
 8003332:	400a      	ands	r2, r1
 8003334:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003336:	183b      	adds	r3, r7, r0
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	197a      	adds	r2, r7, r5
 800333c:	7812      	ldrb	r2, [r2, #0]
 800333e:	4914      	ldr	r1, [pc, #80]	@ (8003390 <UARTEx_SetNbDataToProcess+0xb4>)
 8003340:	5c8a      	ldrb	r2, [r1, r2]
 8003342:	435a      	muls	r2, r3
 8003344:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003346:	197b      	adds	r3, r7, r5
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	4a12      	ldr	r2, [pc, #72]	@ (8003394 <UARTEx_SetNbDataToProcess+0xb8>)
 800334c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800334e:	0019      	movs	r1, r3
 8003350:	f7fc ff6c 	bl	800022c <__divsi3>
 8003354:	0003      	movs	r3, r0
 8003356:	b299      	uxth	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	226a      	movs	r2, #106	@ 0x6a
 800335c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800335e:	19bb      	adds	r3, r7, r6
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	193a      	adds	r2, r7, r4
 8003364:	7812      	ldrb	r2, [r2, #0]
 8003366:	490a      	ldr	r1, [pc, #40]	@ (8003390 <UARTEx_SetNbDataToProcess+0xb4>)
 8003368:	5c8a      	ldrb	r2, [r1, r2]
 800336a:	435a      	muls	r2, r3
 800336c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800336e:	193b      	adds	r3, r7, r4
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	4a08      	ldr	r2, [pc, #32]	@ (8003394 <UARTEx_SetNbDataToProcess+0xb8>)
 8003374:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003376:	0019      	movs	r1, r3
 8003378:	f7fc ff58 	bl	800022c <__divsi3>
 800337c:	0003      	movs	r3, r0
 800337e:	b299      	uxth	r1, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2268      	movs	r2, #104	@ 0x68
 8003384:	5299      	strh	r1, [r3, r2]
}
 8003386:	46c0      	nop			@ (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	b005      	add	sp, #20
 800338c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800338e:	46c0      	nop			@ (mov r8, r8)
 8003390:	08004924 	.word	0x08004924
 8003394:	0800492c 	.word	0x0800492c

08003398 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)ptr,len,HAL_MAX_DELAY);  //If you need to use "printf" for displaying output
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	2301      	movs	r3, #1
 80033aa:	425b      	negs	r3, r3
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	4804      	ldr	r0, [pc, #16]	@ (80033c0 <_write+0x28>)
 80033b0:	f7ff f942 	bl	8002638 <HAL_UART_Transmit>
	return len;													   //If you need to use 'Transmit', you don't need to have..
 80033b4:	687b      	ldr	r3, [r7, #4]
}
 80033b6:	0018      	movs	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	b004      	add	sp, #16
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	46c0      	nop			@ (mov r8, r8)
 80033c0:	200000ec 	.word	0x200000ec

080033c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033c8:	f7fd f932 	bl	8000630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033cc:	f000 f828 	bl	8003420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033d0:	f000 f93c 	bl	800364c <MX_GPIO_Init>
  MX_ADC1_Init();
 80033d4:	f000 f882 	bl	80034dc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80033d8:	f000 f8ea 	bl	80035b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_ADC_Start(&hadc1); //PA0
 80033dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <main+0x50>)
 80033de:	0018      	movs	r0, r3
 80033e0:	f7fd fc8a 	bl	8000cf8 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 40);  // Wait until ADC conversion is complete (timeout: 40 ms)
 80033e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <main+0x50>)
 80033e6:	2128      	movs	r1, #40	@ 0x28
 80033e8:	0018      	movs	r0, r3
 80033ea:	f7fd fcd3 	bl	8000d94 <HAL_ADC_PollForConversion>

	  vibration = HAL_ADC_GetValue(&hadc1);
 80033ee:	4b09      	ldr	r3, [pc, #36]	@ (8003414 <main+0x50>)
 80033f0:	0018      	movs	r0, r3
 80033f2:	f7fd fd63 	bl	8000ebc <HAL_ADC_GetValue>
 80033f6:	0003      	movs	r3, r0
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	4b07      	ldr	r3, [pc, #28]	@ (8003418 <main+0x54>)
 80033fc:	801a      	strh	r2, [r3, #0]
	  printf("vibration (ADC) : %u \r\n" , vibration);
 80033fe:	4b06      	ldr	r3, [pc, #24]	@ (8003418 <main+0x54>)
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	001a      	movs	r2, r3
 8003404:	4b05      	ldr	r3, [pc, #20]	@ (800341c <main+0x58>)
 8003406:	0011      	movs	r1, r2
 8003408:	0018      	movs	r0, r3
 800340a:	f000 fbc9 	bl	8003ba0 <iprintf>
	  HAL_ADC_Start(&hadc1); //PA0
 800340e:	46c0      	nop			@ (mov r8, r8)
 8003410:	e7e4      	b.n	80033dc <main+0x18>
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	20000088 	.word	0x20000088
 8003418:	20000180 	.word	0x20000180
 800341c:	080048f4 	.word	0x080048f4

08003420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003420:	b590      	push	{r4, r7, lr}
 8003422:	b093      	sub	sp, #76	@ 0x4c
 8003424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003426:	2410      	movs	r4, #16
 8003428:	193b      	adds	r3, r7, r4
 800342a:	0018      	movs	r0, r3
 800342c:	2338      	movs	r3, #56	@ 0x38
 800342e:	001a      	movs	r2, r3
 8003430:	2100      	movs	r1, #0
 8003432:	f000 fc11 	bl	8003c58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003436:	003b      	movs	r3, r7
 8003438:	0018      	movs	r0, r3
 800343a:	2310      	movs	r3, #16
 800343c:	001a      	movs	r2, r3
 800343e:	2100      	movs	r1, #0
 8003440:	f000 fc0a 	bl	8003c58 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003444:	2380      	movs	r3, #128	@ 0x80
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	0018      	movs	r0, r3
 800344a:	f7fe f9d7 	bl	80017fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800344e:	193b      	adds	r3, r7, r4
 8003450:	2202      	movs	r2, #2
 8003452:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003454:	193b      	adds	r3, r7, r4
 8003456:	2280      	movs	r2, #128	@ 0x80
 8003458:	0052      	lsls	r2, r2, #1
 800345a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800345c:	0021      	movs	r1, r4
 800345e:	187b      	adds	r3, r7, r1
 8003460:	2200      	movs	r2, #0
 8003462:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003464:	187b      	adds	r3, r7, r1
 8003466:	2240      	movs	r2, #64	@ 0x40
 8003468:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800346a:	187b      	adds	r3, r7, r1
 800346c:	2202      	movs	r2, #2
 800346e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003470:	187b      	adds	r3, r7, r1
 8003472:	2202      	movs	r2, #2
 8003474:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003476:	187b      	adds	r3, r7, r1
 8003478:	2200      	movs	r2, #0
 800347a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800347c:	187b      	adds	r3, r7, r1
 800347e:	2208      	movs	r2, #8
 8003480:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003482:	187b      	adds	r3, r7, r1
 8003484:	2280      	movs	r2, #128	@ 0x80
 8003486:	0292      	lsls	r2, r2, #10
 8003488:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800348a:	187b      	adds	r3, r7, r1
 800348c:	2280      	movs	r2, #128	@ 0x80
 800348e:	0492      	lsls	r2, r2, #18
 8003490:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003492:	187b      	adds	r3, r7, r1
 8003494:	2280      	movs	r2, #128	@ 0x80
 8003496:	0592      	lsls	r2, r2, #22
 8003498:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800349a:	187b      	adds	r3, r7, r1
 800349c:	0018      	movs	r0, r3
 800349e:	f7fe f9f9 	bl	8001894 <HAL_RCC_OscConfig>
 80034a2:	1e03      	subs	r3, r0, #0
 80034a4:	d001      	beq.n	80034aa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80034a6:	f000 f921 	bl	80036ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034aa:	003b      	movs	r3, r7
 80034ac:	2207      	movs	r2, #7
 80034ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034b0:	003b      	movs	r3, r7
 80034b2:	2202      	movs	r2, #2
 80034b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034b6:	003b      	movs	r3, r7
 80034b8:	2200      	movs	r2, #0
 80034ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034bc:	003b      	movs	r3, r7
 80034be:	2200      	movs	r2, #0
 80034c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034c2:	003b      	movs	r3, r7
 80034c4:	2102      	movs	r1, #2
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7fe fcfe 	bl	8001ec8 <HAL_RCC_ClockConfig>
 80034cc:	1e03      	subs	r3, r0, #0
 80034ce:	d001      	beq.n	80034d4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80034d0:	f000 f90c 	bl	80036ec <Error_Handler>
  }
}
 80034d4:	46c0      	nop			@ (mov r8, r8)
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b013      	add	sp, #76	@ 0x4c
 80034da:	bd90      	pop	{r4, r7, pc}

080034dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80034e2:	1d3b      	adds	r3, r7, #4
 80034e4:	0018      	movs	r0, r3
 80034e6:	230c      	movs	r3, #12
 80034e8:	001a      	movs	r2, r3
 80034ea:	2100      	movs	r1, #0
 80034ec:	f000 fbb4 	bl	8003c58 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80034f0:	4b2d      	ldr	r3, [pc, #180]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 80034f2:	4a2e      	ldr	r2, [pc, #184]	@ (80035ac <MX_ADC1_Init+0xd0>)
 80034f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80034f6:	4b2c      	ldr	r3, [pc, #176]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 80034f8:	2280      	movs	r2, #128	@ 0x80
 80034fa:	05d2      	lsls	r2, r2, #23
 80034fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80034fe:	4b2a      	ldr	r3, [pc, #168]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003500:	2200      	movs	r2, #0
 8003502:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003504:	4b28      	ldr	r3, [pc, #160]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003506:	2200      	movs	r2, #0
 8003508:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800350a:	4b27      	ldr	r3, [pc, #156]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800350c:	2200      	movs	r2, #0
 800350e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003510:	4b25      	ldr	r3, [pc, #148]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003512:	2204      	movs	r2, #4
 8003514:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003516:	4b24      	ldr	r3, [pc, #144]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003518:	2200      	movs	r2, #0
 800351a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800351c:	4b22      	ldr	r3, [pc, #136]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800351e:	2200      	movs	r2, #0
 8003520:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003522:	4b21      	ldr	r3, [pc, #132]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003524:	2200      	movs	r2, #0
 8003526:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003528:	4b1f      	ldr	r3, [pc, #124]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800352a:	2201      	movs	r2, #1
 800352c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800352e:	4b1e      	ldr	r3, [pc, #120]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003530:	2220      	movs	r2, #32
 8003532:	2100      	movs	r1, #0
 8003534:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003536:	4b1c      	ldr	r3, [pc, #112]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003538:	2200      	movs	r2, #0
 800353a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800353c:	4b1a      	ldr	r3, [pc, #104]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800353e:	2200      	movs	r2, #0
 8003540:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003542:	4b19      	ldr	r3, [pc, #100]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003544:	222c      	movs	r2, #44	@ 0x2c
 8003546:	2100      	movs	r1, #0
 8003548:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800354a:	4b17      	ldr	r3, [pc, #92]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003552:	2200      	movs	r2, #0
 8003554:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8003556:	4b14      	ldr	r3, [pc, #80]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003558:	2200      	movs	r2, #0
 800355a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800355c:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800355e:	223c      	movs	r2, #60	@ 0x3c
 8003560:	2100      	movs	r1, #0
 8003562:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003564:	4b10      	ldr	r3, [pc, #64]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003566:	2200      	movs	r2, #0
 8003568:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800356a:	4b0f      	ldr	r3, [pc, #60]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 800356c:	0018      	movs	r0, r3
 800356e:	f7fd fa1b 	bl	80009a8 <HAL_ADC_Init>
 8003572:	1e03      	subs	r3, r0, #0
 8003574:	d001      	beq.n	800357a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8003576:	f000 f8b9 	bl	80036ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800357a:	1d3b      	adds	r3, r7, #4
 800357c:	2201      	movs	r2, #1
 800357e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003580:	1d3b      	adds	r3, r7, #4
 8003582:	2200      	movs	r2, #0
 8003584:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003586:	1d3b      	adds	r3, r7, #4
 8003588:	2200      	movs	r2, #0
 800358a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800358c:	1d3a      	adds	r2, r7, #4
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <MX_ADC1_Init+0xcc>)
 8003590:	0011      	movs	r1, r2
 8003592:	0018      	movs	r0, r3
 8003594:	f7fd fc9e 	bl	8000ed4 <HAL_ADC_ConfigChannel>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800359c:	f000 f8a6 	bl	80036ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80035a0:	46c0      	nop			@ (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b004      	add	sp, #16
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000088 	.word	0x20000088
 80035ac:	40012400 	.word	0x40012400

080035b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80035b4:	4b23      	ldr	r3, [pc, #140]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035b6:	4a24      	ldr	r2, [pc, #144]	@ (8003648 <MX_USART2_UART_Init+0x98>)
 80035b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80035ba:	4b22      	ldr	r3, [pc, #136]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035bc:	22e1      	movs	r2, #225	@ 0xe1
 80035be:	0252      	lsls	r2, r2, #9
 80035c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80035c2:	4b20      	ldr	r3, [pc, #128]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80035c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80035ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035d6:	220c      	movs	r2, #12
 80035d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035da:	4b1a      	ldr	r3, [pc, #104]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e0:	4b18      	ldr	r3, [pc, #96]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035e6:	4b17      	ldr	r3, [pc, #92]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80035ec:	4b15      	ldr	r3, [pc, #84]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035f2:	4b14      	ldr	r3, [pc, #80]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035f8:	4b12      	ldr	r3, [pc, #72]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 80035fa:	0018      	movs	r0, r3
 80035fc:	f7fe ffc6 	bl	800258c <HAL_UART_Init>
 8003600:	1e03      	subs	r3, r0, #0
 8003602:	d001      	beq.n	8003608 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003604:	f000 f872 	bl	80036ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003608:	4b0e      	ldr	r3, [pc, #56]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 800360a:	2100      	movs	r1, #0
 800360c:	0018      	movs	r0, r3
 800360e:	f7ff fde3 	bl	80031d8 <HAL_UARTEx_SetTxFifoThreshold>
 8003612:	1e03      	subs	r3, r0, #0
 8003614:	d001      	beq.n	800361a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003616:	f000 f869 	bl	80036ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800361a:	4b0a      	ldr	r3, [pc, #40]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 800361c:	2100      	movs	r1, #0
 800361e:	0018      	movs	r0, r3
 8003620:	f7ff fe1a 	bl	8003258 <HAL_UARTEx_SetRxFifoThreshold>
 8003624:	1e03      	subs	r3, r0, #0
 8003626:	d001      	beq.n	800362c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003628:	f000 f860 	bl	80036ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800362c:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <MX_USART2_UART_Init+0x94>)
 800362e:	0018      	movs	r0, r3
 8003630:	f7ff fd98 	bl	8003164 <HAL_UARTEx_DisableFifoMode>
 8003634:	1e03      	subs	r3, r0, #0
 8003636:	d001      	beq.n	800363c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003638:	f000 f858 	bl	80036ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800363c:	46c0      	nop			@ (mov r8, r8)
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	46c0      	nop			@ (mov r8, r8)
 8003644:	200000ec 	.word	0x200000ec
 8003648:	40004400 	.word	0x40004400

0800364c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b089      	sub	sp, #36	@ 0x24
 8003650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003652:	240c      	movs	r4, #12
 8003654:	193b      	adds	r3, r7, r4
 8003656:	0018      	movs	r0, r3
 8003658:	2314      	movs	r3, #20
 800365a:	001a      	movs	r2, r3
 800365c:	2100      	movs	r1, #0
 800365e:	f000 fafb 	bl	8003c58 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003662:	4b21      	ldr	r3, [pc, #132]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003666:	4b20      	ldr	r3, [pc, #128]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003668:	2104      	movs	r1, #4
 800366a:	430a      	orrs	r2, r1
 800366c:	635a      	str	r2, [r3, #52]	@ 0x34
 800366e:	4b1e      	ldr	r3, [pc, #120]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003672:	2204      	movs	r2, #4
 8003674:	4013      	ands	r3, r2
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800367a:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 800367c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800367e:	4b1a      	ldr	r3, [pc, #104]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003680:	2120      	movs	r1, #32
 8003682:	430a      	orrs	r2, r1
 8003684:	635a      	str	r2, [r3, #52]	@ 0x34
 8003686:	4b18      	ldr	r3, [pc, #96]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800368a:	2220      	movs	r2, #32
 800368c:	4013      	ands	r3, r2
 800368e:	607b      	str	r3, [r7, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003692:	4b15      	ldr	r3, [pc, #84]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003694:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 8003698:	2101      	movs	r1, #1
 800369a:	430a      	orrs	r2, r1
 800369c:	635a      	str	r2, [r3, #52]	@ 0x34
 800369e:	4b12      	ldr	r3, [pc, #72]	@ (80036e8 <MX_GPIO_Init+0x9c>)
 80036a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a2:	2201      	movs	r2, #1
 80036a4:	4013      	ands	r3, r2
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80036aa:	23a0      	movs	r3, #160	@ 0xa0
 80036ac:	05db      	lsls	r3, r3, #23
 80036ae:	2200      	movs	r2, #0
 80036b0:	2120      	movs	r1, #32
 80036b2:	0018      	movs	r0, r3
 80036b4:	f7fe f884 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80036b8:	0021      	movs	r1, r4
 80036ba:	187b      	adds	r3, r7, r1
 80036bc:	2220      	movs	r2, #32
 80036be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036c0:	187b      	adds	r3, r7, r1
 80036c2:	2201      	movs	r2, #1
 80036c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	187b      	adds	r3, r7, r1
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036cc:	187b      	adds	r3, r7, r1
 80036ce:	2202      	movs	r2, #2
 80036d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80036d2:	187a      	adds	r2, r7, r1
 80036d4:	23a0      	movs	r3, #160	@ 0xa0
 80036d6:	05db      	lsls	r3, r3, #23
 80036d8:	0011      	movs	r1, r2
 80036da:	0018      	movs	r0, r3
 80036dc:	f7fd ff0c 	bl	80014f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80036e0:	46c0      	nop			@ (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b009      	add	sp, #36	@ 0x24
 80036e6:	bd90      	pop	{r4, r7, pc}
 80036e8:	40021000 	.word	0x40021000

080036ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80036f0:	b672      	cpsid	i
}
 80036f2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80036f4:	46c0      	nop			@ (mov r8, r8)
 80036f6:	e7fd      	b.n	80036f4 <Error_Handler+0x8>

080036f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036fe:	4b0f      	ldr	r3, [pc, #60]	@ (800373c <HAL_MspInit+0x44>)
 8003700:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003702:	4b0e      	ldr	r3, [pc, #56]	@ (800373c <HAL_MspInit+0x44>)
 8003704:	2101      	movs	r1, #1
 8003706:	430a      	orrs	r2, r1
 8003708:	641a      	str	r2, [r3, #64]	@ 0x40
 800370a:	4b0c      	ldr	r3, [pc, #48]	@ (800373c <HAL_MspInit+0x44>)
 800370c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370e:	2201      	movs	r2, #1
 8003710:	4013      	ands	r3, r2
 8003712:	607b      	str	r3, [r7, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003716:	4b09      	ldr	r3, [pc, #36]	@ (800373c <HAL_MspInit+0x44>)
 8003718:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800371a:	4b08      	ldr	r3, [pc, #32]	@ (800373c <HAL_MspInit+0x44>)
 800371c:	2180      	movs	r1, #128	@ 0x80
 800371e:	0549      	lsls	r1, r1, #21
 8003720:	430a      	orrs	r2, r1
 8003722:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003724:	4b05      	ldr	r3, [pc, #20]	@ (800373c <HAL_MspInit+0x44>)
 8003726:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003728:	2380      	movs	r3, #128	@ 0x80
 800372a:	055b      	lsls	r3, r3, #21
 800372c:	4013      	ands	r3, r2
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	46bd      	mov	sp, r7
 8003736:	b002      	add	sp, #8
 8003738:	bd80      	pop	{r7, pc}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	40021000 	.word	0x40021000

08003740 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003740:	b590      	push	{r4, r7, lr}
 8003742:	b08b      	sub	sp, #44	@ 0x2c
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003748:	2414      	movs	r4, #20
 800374a:	193b      	adds	r3, r7, r4
 800374c:	0018      	movs	r0, r3
 800374e:	2314      	movs	r3, #20
 8003750:	001a      	movs	r2, r3
 8003752:	2100      	movs	r1, #0
 8003754:	f000 fa80 	bl	8003c58 <memset>
  if(hadc->Instance==ADC1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a18      	ldr	r2, [pc, #96]	@ (80037c0 <HAL_ADC_MspInit+0x80>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d129      	bne.n	80037b6 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003762:	4b18      	ldr	r3, [pc, #96]	@ (80037c4 <HAL_ADC_MspInit+0x84>)
 8003764:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003766:	4b17      	ldr	r3, [pc, #92]	@ (80037c4 <HAL_ADC_MspInit+0x84>)
 8003768:	2180      	movs	r1, #128	@ 0x80
 800376a:	0349      	lsls	r1, r1, #13
 800376c:	430a      	orrs	r2, r1
 800376e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003770:	4b14      	ldr	r3, [pc, #80]	@ (80037c4 <HAL_ADC_MspInit+0x84>)
 8003772:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003774:	2380      	movs	r3, #128	@ 0x80
 8003776:	035b      	lsls	r3, r3, #13
 8003778:	4013      	ands	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
 800377c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800377e:	4b11      	ldr	r3, [pc, #68]	@ (80037c4 <HAL_ADC_MspInit+0x84>)
 8003780:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003782:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <HAL_ADC_MspInit+0x84>)
 8003784:	2101      	movs	r1, #1
 8003786:	430a      	orrs	r2, r1
 8003788:	635a      	str	r2, [r3, #52]	@ 0x34
 800378a:	4b0e      	ldr	r3, [pc, #56]	@ (80037c4 <HAL_ADC_MspInit+0x84>)
 800378c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800378e:	2201      	movs	r2, #1
 8003790:	4013      	ands	r3, r2
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003796:	193b      	adds	r3, r7, r4
 8003798:	2201      	movs	r2, #1
 800379a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800379c:	193b      	adds	r3, r7, r4
 800379e:	2203      	movs	r2, #3
 80037a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a2:	193b      	adds	r3, r7, r4
 80037a4:	2200      	movs	r2, #0
 80037a6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a8:	193a      	adds	r2, r7, r4
 80037aa:	23a0      	movs	r3, #160	@ 0xa0
 80037ac:	05db      	lsls	r3, r3, #23
 80037ae:	0011      	movs	r1, r2
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7fd fea1 	bl	80014f8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80037b6:	46c0      	nop			@ (mov r8, r8)
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b00b      	add	sp, #44	@ 0x2c
 80037bc:	bd90      	pop	{r4, r7, pc}
 80037be:	46c0      	nop			@ (mov r8, r8)
 80037c0:	40012400 	.word	0x40012400
 80037c4:	40021000 	.word	0x40021000

080037c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b097      	sub	sp, #92	@ 0x5c
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037d0:	2344      	movs	r3, #68	@ 0x44
 80037d2:	18fb      	adds	r3, r7, r3
 80037d4:	0018      	movs	r0, r3
 80037d6:	2314      	movs	r3, #20
 80037d8:	001a      	movs	r2, r3
 80037da:	2100      	movs	r1, #0
 80037dc:	f000 fa3c 	bl	8003c58 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037e0:	2410      	movs	r4, #16
 80037e2:	193b      	adds	r3, r7, r4
 80037e4:	0018      	movs	r0, r3
 80037e6:	2334      	movs	r3, #52	@ 0x34
 80037e8:	001a      	movs	r2, r3
 80037ea:	2100      	movs	r1, #0
 80037ec:	f000 fa34 	bl	8003c58 <memset>
  if(huart->Instance==USART2)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a22      	ldr	r2, [pc, #136]	@ (8003880 <HAL_UART_MspInit+0xb8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d13e      	bne.n	8003878 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80037fa:	193b      	adds	r3, r7, r4
 80037fc:	2202      	movs	r2, #2
 80037fe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003800:	193b      	adds	r3, r7, r4
 8003802:	2200      	movs	r2, #0
 8003804:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003806:	193b      	adds	r3, r7, r4
 8003808:	0018      	movs	r0, r3
 800380a:	f7fe fd07 	bl	800221c <HAL_RCCEx_PeriphCLKConfig>
 800380e:	1e03      	subs	r3, r0, #0
 8003810:	d001      	beq.n	8003816 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003812:	f7ff ff6b 	bl	80036ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003816:	4b1b      	ldr	r3, [pc, #108]	@ (8003884 <HAL_UART_MspInit+0xbc>)
 8003818:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800381a:	4b1a      	ldr	r3, [pc, #104]	@ (8003884 <HAL_UART_MspInit+0xbc>)
 800381c:	2180      	movs	r1, #128	@ 0x80
 800381e:	0289      	lsls	r1, r1, #10
 8003820:	430a      	orrs	r2, r1
 8003822:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003824:	4b17      	ldr	r3, [pc, #92]	@ (8003884 <HAL_UART_MspInit+0xbc>)
 8003826:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003828:	2380      	movs	r3, #128	@ 0x80
 800382a:	029b      	lsls	r3, r3, #10
 800382c:	4013      	ands	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003832:	4b14      	ldr	r3, [pc, #80]	@ (8003884 <HAL_UART_MspInit+0xbc>)
 8003834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003836:	4b13      	ldr	r3, [pc, #76]	@ (8003884 <HAL_UART_MspInit+0xbc>)
 8003838:	2101      	movs	r1, #1
 800383a:	430a      	orrs	r2, r1
 800383c:	635a      	str	r2, [r3, #52]	@ 0x34
 800383e:	4b11      	ldr	r3, [pc, #68]	@ (8003884 <HAL_UART_MspInit+0xbc>)
 8003840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003842:	2201      	movs	r2, #1
 8003844:	4013      	ands	r3, r2
 8003846:	60bb      	str	r3, [r7, #8]
 8003848:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800384a:	2144      	movs	r1, #68	@ 0x44
 800384c:	187b      	adds	r3, r7, r1
 800384e:	220c      	movs	r2, #12
 8003850:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003852:	187b      	adds	r3, r7, r1
 8003854:	2202      	movs	r2, #2
 8003856:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003858:	187b      	adds	r3, r7, r1
 800385a:	2201      	movs	r2, #1
 800385c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800385e:	187b      	adds	r3, r7, r1
 8003860:	2200      	movs	r2, #0
 8003862:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003864:	187b      	adds	r3, r7, r1
 8003866:	2201      	movs	r2, #1
 8003868:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386a:	187a      	adds	r2, r7, r1
 800386c:	23a0      	movs	r3, #160	@ 0xa0
 800386e:	05db      	lsls	r3, r3, #23
 8003870:	0011      	movs	r1, r2
 8003872:	0018      	movs	r0, r3
 8003874:	f7fd fe40 	bl	80014f8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003878:	46c0      	nop			@ (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	b017      	add	sp, #92	@ 0x5c
 800387e:	bd90      	pop	{r4, r7, pc}
 8003880:	40004400 	.word	0x40004400
 8003884:	40021000 	.word	0x40021000

08003888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800388c:	46c0      	nop			@ (mov r8, r8)
 800388e:	e7fd      	b.n	800388c <NMI_Handler+0x4>

08003890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003894:	46c0      	nop			@ (mov r8, r8)
 8003896:	e7fd      	b.n	8003894 <HardFault_Handler+0x4>

08003898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800389c:	46c0      	nop			@ (mov r8, r8)
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038b0:	f7fc ff28 	bl	8000704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038b4:	46c0      	nop			@ (mov r8, r8)
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b086      	sub	sp, #24
 80038be:	af00      	add	r7, sp, #0
 80038c0:	60f8      	str	r0, [r7, #12]
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038c6:	2300      	movs	r3, #0
 80038c8:	617b      	str	r3, [r7, #20]
 80038ca:	e00a      	b.n	80038e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80038cc:	e000      	b.n	80038d0 <_read+0x16>
 80038ce:	bf00      	nop
 80038d0:	0001      	movs	r1, r0
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	60ba      	str	r2, [r7, #8]
 80038d8:	b2ca      	uxtb	r2, r1
 80038da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	3301      	adds	r3, #1
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	dbf0      	blt.n	80038cc <_read+0x12>
  }

  return len;
 80038ea:	687b      	ldr	r3, [r7, #4]
}
 80038ec:	0018      	movs	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	b006      	add	sp, #24
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	425b      	negs	r3, r3
}
 8003900:	0018      	movs	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	b002      	add	sp, #8
 8003906:	bd80      	pop	{r7, pc}

08003908 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2280      	movs	r2, #128	@ 0x80
 8003916:	0192      	lsls	r2, r2, #6
 8003918:	605a      	str	r2, [r3, #4]
  return 0;
 800391a:	2300      	movs	r3, #0
}
 800391c:	0018      	movs	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	b002      	add	sp, #8
 8003922:	bd80      	pop	{r7, pc}

08003924 <_isatty>:

int _isatty(int file)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800392c:	2301      	movs	r3, #1
}
 800392e:	0018      	movs	r0, r3
 8003930:	46bd      	mov	sp, r7
 8003932:	b002      	add	sp, #8
 8003934:	bd80      	pop	{r7, pc}

08003936 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b084      	sub	sp, #16
 800393a:	af00      	add	r7, sp, #0
 800393c:	60f8      	str	r0, [r7, #12]
 800393e:	60b9      	str	r1, [r7, #8]
 8003940:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003942:	2300      	movs	r3, #0
}
 8003944:	0018      	movs	r0, r3
 8003946:	46bd      	mov	sp, r7
 8003948:	b004      	add	sp, #16
 800394a:	bd80      	pop	{r7, pc}

0800394c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003954:	4a14      	ldr	r2, [pc, #80]	@ (80039a8 <_sbrk+0x5c>)
 8003956:	4b15      	ldr	r3, [pc, #84]	@ (80039ac <_sbrk+0x60>)
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003960:	4b13      	ldr	r3, [pc, #76]	@ (80039b0 <_sbrk+0x64>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d102      	bne.n	800396e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003968:	4b11      	ldr	r3, [pc, #68]	@ (80039b0 <_sbrk+0x64>)
 800396a:	4a12      	ldr	r2, [pc, #72]	@ (80039b4 <_sbrk+0x68>)
 800396c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800396e:	4b10      	ldr	r3, [pc, #64]	@ (80039b0 <_sbrk+0x64>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	18d3      	adds	r3, r2, r3
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	429a      	cmp	r2, r3
 800397a:	d207      	bcs.n	800398c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800397c:	f000 f9c2 	bl	8003d04 <__errno>
 8003980:	0003      	movs	r3, r0
 8003982:	220c      	movs	r2, #12
 8003984:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003986:	2301      	movs	r3, #1
 8003988:	425b      	negs	r3, r3
 800398a:	e009      	b.n	80039a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800398c:	4b08      	ldr	r3, [pc, #32]	@ (80039b0 <_sbrk+0x64>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003992:	4b07      	ldr	r3, [pc, #28]	@ (80039b0 <_sbrk+0x64>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	18d2      	adds	r2, r2, r3
 800399a:	4b05      	ldr	r3, [pc, #20]	@ (80039b0 <_sbrk+0x64>)
 800399c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800399e:	68fb      	ldr	r3, [r7, #12]
}
 80039a0:	0018      	movs	r0, r3
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b006      	add	sp, #24
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	20009000 	.word	0x20009000
 80039ac:	00000400 	.word	0x00000400
 80039b0:	20000184 	.word	0x20000184
 80039b4:	200002d8 	.word	0x200002d8

080039b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039bc:	46c0      	nop			@ (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
	...

080039c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80039c4:	480d      	ldr	r0, [pc, #52]	@ (80039fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80039c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80039c8:	f7ff fff6 	bl	80039b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039cc:	480c      	ldr	r0, [pc, #48]	@ (8003a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80039ce:	490d      	ldr	r1, [pc, #52]	@ (8003a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80039d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a08 <LoopForever+0xe>)
  movs r3, #0
 80039d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039d4:	e002      	b.n	80039dc <LoopCopyDataInit>

080039d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039da:	3304      	adds	r3, #4

080039dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039e0:	d3f9      	bcc.n	80039d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039e2:	4a0a      	ldr	r2, [pc, #40]	@ (8003a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80039e4:	4c0a      	ldr	r4, [pc, #40]	@ (8003a10 <LoopForever+0x16>)
  movs r3, #0
 80039e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039e8:	e001      	b.n	80039ee <LoopFillZerobss>

080039ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039ec:	3204      	adds	r2, #4

080039ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039f0:	d3fb      	bcc.n	80039ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80039f2:	f000 f98d 	bl	8003d10 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80039f6:	f7ff fce5 	bl	80033c4 <main>

080039fa <LoopForever>:

LoopForever:
  b LoopForever
 80039fa:	e7fe      	b.n	80039fa <LoopForever>
  ldr   r0, =_estack
 80039fc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003a08:	080049d8 	.word	0x080049d8
  ldr r2, =_sbss
 8003a0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003a10:	200002d4 	.word	0x200002d4

08003a14 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003a14:	e7fe      	b.n	8003a14 <ADC1_COMP_IRQHandler>
	...

08003a18 <std>:
 8003a18:	2300      	movs	r3, #0
 8003a1a:	b510      	push	{r4, lr}
 8003a1c:	0004      	movs	r4, r0
 8003a1e:	6003      	str	r3, [r0, #0]
 8003a20:	6043      	str	r3, [r0, #4]
 8003a22:	6083      	str	r3, [r0, #8]
 8003a24:	8181      	strh	r1, [r0, #12]
 8003a26:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a28:	81c2      	strh	r2, [r0, #14]
 8003a2a:	6103      	str	r3, [r0, #16]
 8003a2c:	6143      	str	r3, [r0, #20]
 8003a2e:	6183      	str	r3, [r0, #24]
 8003a30:	0019      	movs	r1, r3
 8003a32:	2208      	movs	r2, #8
 8003a34:	305c      	adds	r0, #92	@ 0x5c
 8003a36:	f000 f90f 	bl	8003c58 <memset>
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <std+0x50>)
 8003a3c:	6224      	str	r4, [r4, #32]
 8003a3e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a40:	4b0a      	ldr	r3, [pc, #40]	@ (8003a6c <std+0x54>)
 8003a42:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a44:	4b0a      	ldr	r3, [pc, #40]	@ (8003a70 <std+0x58>)
 8003a46:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a48:	4b0a      	ldr	r3, [pc, #40]	@ (8003a74 <std+0x5c>)
 8003a4a:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <std+0x60>)
 8003a4e:	429c      	cmp	r4, r3
 8003a50:	d005      	beq.n	8003a5e <std+0x46>
 8003a52:	4b0a      	ldr	r3, [pc, #40]	@ (8003a7c <std+0x64>)
 8003a54:	429c      	cmp	r4, r3
 8003a56:	d002      	beq.n	8003a5e <std+0x46>
 8003a58:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <std+0x68>)
 8003a5a:	429c      	cmp	r4, r3
 8003a5c:	d103      	bne.n	8003a66 <std+0x4e>
 8003a5e:	0020      	movs	r0, r4
 8003a60:	3058      	adds	r0, #88	@ 0x58
 8003a62:	f000 f979 	bl	8003d58 <__retarget_lock_init_recursive>
 8003a66:	bd10      	pop	{r4, pc}
 8003a68:	08003bc1 	.word	0x08003bc1
 8003a6c:	08003be9 	.word	0x08003be9
 8003a70:	08003c21 	.word	0x08003c21
 8003a74:	08003c4d 	.word	0x08003c4d
 8003a78:	20000188 	.word	0x20000188
 8003a7c:	200001f0 	.word	0x200001f0
 8003a80:	20000258 	.word	0x20000258

08003a84 <stdio_exit_handler>:
 8003a84:	b510      	push	{r4, lr}
 8003a86:	4a03      	ldr	r2, [pc, #12]	@ (8003a94 <stdio_exit_handler+0x10>)
 8003a88:	4903      	ldr	r1, [pc, #12]	@ (8003a98 <stdio_exit_handler+0x14>)
 8003a8a:	4804      	ldr	r0, [pc, #16]	@ (8003a9c <stdio_exit_handler+0x18>)
 8003a8c:	f000 f86c 	bl	8003b68 <_fwalk_sglue>
 8003a90:	bd10      	pop	{r4, pc}
 8003a92:	46c0      	nop			@ (mov r8, r8)
 8003a94:	2000000c 	.word	0x2000000c
 8003a98:	080045e9 	.word	0x080045e9
 8003a9c:	2000001c 	.word	0x2000001c

08003aa0 <cleanup_stdio>:
 8003aa0:	6841      	ldr	r1, [r0, #4]
 8003aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad0 <cleanup_stdio+0x30>)
 8003aa4:	b510      	push	{r4, lr}
 8003aa6:	0004      	movs	r4, r0
 8003aa8:	4299      	cmp	r1, r3
 8003aaa:	d001      	beq.n	8003ab0 <cleanup_stdio+0x10>
 8003aac:	f000 fd9c 	bl	80045e8 <_fflush_r>
 8003ab0:	68a1      	ldr	r1, [r4, #8]
 8003ab2:	4b08      	ldr	r3, [pc, #32]	@ (8003ad4 <cleanup_stdio+0x34>)
 8003ab4:	4299      	cmp	r1, r3
 8003ab6:	d002      	beq.n	8003abe <cleanup_stdio+0x1e>
 8003ab8:	0020      	movs	r0, r4
 8003aba:	f000 fd95 	bl	80045e8 <_fflush_r>
 8003abe:	68e1      	ldr	r1, [r4, #12]
 8003ac0:	4b05      	ldr	r3, [pc, #20]	@ (8003ad8 <cleanup_stdio+0x38>)
 8003ac2:	4299      	cmp	r1, r3
 8003ac4:	d002      	beq.n	8003acc <cleanup_stdio+0x2c>
 8003ac6:	0020      	movs	r0, r4
 8003ac8:	f000 fd8e 	bl	80045e8 <_fflush_r>
 8003acc:	bd10      	pop	{r4, pc}
 8003ace:	46c0      	nop			@ (mov r8, r8)
 8003ad0:	20000188 	.word	0x20000188
 8003ad4:	200001f0 	.word	0x200001f0
 8003ad8:	20000258 	.word	0x20000258

08003adc <global_stdio_init.part.0>:
 8003adc:	b510      	push	{r4, lr}
 8003ade:	4b09      	ldr	r3, [pc, #36]	@ (8003b04 <global_stdio_init.part.0+0x28>)
 8003ae0:	4a09      	ldr	r2, [pc, #36]	@ (8003b08 <global_stdio_init.part.0+0x2c>)
 8003ae2:	2104      	movs	r1, #4
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	4809      	ldr	r0, [pc, #36]	@ (8003b0c <global_stdio_init.part.0+0x30>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f7ff ff95 	bl	8003a18 <std>
 8003aee:	2201      	movs	r2, #1
 8003af0:	2109      	movs	r1, #9
 8003af2:	4807      	ldr	r0, [pc, #28]	@ (8003b10 <global_stdio_init.part.0+0x34>)
 8003af4:	f7ff ff90 	bl	8003a18 <std>
 8003af8:	2202      	movs	r2, #2
 8003afa:	2112      	movs	r1, #18
 8003afc:	4805      	ldr	r0, [pc, #20]	@ (8003b14 <global_stdio_init.part.0+0x38>)
 8003afe:	f7ff ff8b 	bl	8003a18 <std>
 8003b02:	bd10      	pop	{r4, pc}
 8003b04:	200002c0 	.word	0x200002c0
 8003b08:	08003a85 	.word	0x08003a85
 8003b0c:	20000188 	.word	0x20000188
 8003b10:	200001f0 	.word	0x200001f0
 8003b14:	20000258 	.word	0x20000258

08003b18 <__sfp_lock_acquire>:
 8003b18:	b510      	push	{r4, lr}
 8003b1a:	4802      	ldr	r0, [pc, #8]	@ (8003b24 <__sfp_lock_acquire+0xc>)
 8003b1c:	f000 f91d 	bl	8003d5a <__retarget_lock_acquire_recursive>
 8003b20:	bd10      	pop	{r4, pc}
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	200002c9 	.word	0x200002c9

08003b28 <__sfp_lock_release>:
 8003b28:	b510      	push	{r4, lr}
 8003b2a:	4802      	ldr	r0, [pc, #8]	@ (8003b34 <__sfp_lock_release+0xc>)
 8003b2c:	f000 f916 	bl	8003d5c <__retarget_lock_release_recursive>
 8003b30:	bd10      	pop	{r4, pc}
 8003b32:	46c0      	nop			@ (mov r8, r8)
 8003b34:	200002c9 	.word	0x200002c9

08003b38 <__sinit>:
 8003b38:	b510      	push	{r4, lr}
 8003b3a:	0004      	movs	r4, r0
 8003b3c:	f7ff ffec 	bl	8003b18 <__sfp_lock_acquire>
 8003b40:	6a23      	ldr	r3, [r4, #32]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d002      	beq.n	8003b4c <__sinit+0x14>
 8003b46:	f7ff ffef 	bl	8003b28 <__sfp_lock_release>
 8003b4a:	bd10      	pop	{r4, pc}
 8003b4c:	4b04      	ldr	r3, [pc, #16]	@ (8003b60 <__sinit+0x28>)
 8003b4e:	6223      	str	r3, [r4, #32]
 8003b50:	4b04      	ldr	r3, [pc, #16]	@ (8003b64 <__sinit+0x2c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1f6      	bne.n	8003b46 <__sinit+0xe>
 8003b58:	f7ff ffc0 	bl	8003adc <global_stdio_init.part.0>
 8003b5c:	e7f3      	b.n	8003b46 <__sinit+0xe>
 8003b5e:	46c0      	nop			@ (mov r8, r8)
 8003b60:	08003aa1 	.word	0x08003aa1
 8003b64:	200002c0 	.word	0x200002c0

08003b68 <_fwalk_sglue>:
 8003b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b6a:	0014      	movs	r4, r2
 8003b6c:	2600      	movs	r6, #0
 8003b6e:	9000      	str	r0, [sp, #0]
 8003b70:	9101      	str	r1, [sp, #4]
 8003b72:	68a5      	ldr	r5, [r4, #8]
 8003b74:	6867      	ldr	r7, [r4, #4]
 8003b76:	3f01      	subs	r7, #1
 8003b78:	d504      	bpl.n	8003b84 <_fwalk_sglue+0x1c>
 8003b7a:	6824      	ldr	r4, [r4, #0]
 8003b7c:	2c00      	cmp	r4, #0
 8003b7e:	d1f8      	bne.n	8003b72 <_fwalk_sglue+0xa>
 8003b80:	0030      	movs	r0, r6
 8003b82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b84:	89ab      	ldrh	r3, [r5, #12]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d908      	bls.n	8003b9c <_fwalk_sglue+0x34>
 8003b8a:	220e      	movs	r2, #14
 8003b8c:	5eab      	ldrsh	r3, [r5, r2]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	d004      	beq.n	8003b9c <_fwalk_sglue+0x34>
 8003b92:	0029      	movs	r1, r5
 8003b94:	9800      	ldr	r0, [sp, #0]
 8003b96:	9b01      	ldr	r3, [sp, #4]
 8003b98:	4798      	blx	r3
 8003b9a:	4306      	orrs	r6, r0
 8003b9c:	3568      	adds	r5, #104	@ 0x68
 8003b9e:	e7ea      	b.n	8003b76 <_fwalk_sglue+0xe>

08003ba0 <iprintf>:
 8003ba0:	b40f      	push	{r0, r1, r2, r3}
 8003ba2:	b507      	push	{r0, r1, r2, lr}
 8003ba4:	4905      	ldr	r1, [pc, #20]	@ (8003bbc <iprintf+0x1c>)
 8003ba6:	ab04      	add	r3, sp, #16
 8003ba8:	6808      	ldr	r0, [r1, #0]
 8003baa:	cb04      	ldmia	r3!, {r2}
 8003bac:	6881      	ldr	r1, [r0, #8]
 8003bae:	9301      	str	r3, [sp, #4]
 8003bb0:	f000 f9fa 	bl	8003fa8 <_vfiprintf_r>
 8003bb4:	b003      	add	sp, #12
 8003bb6:	bc08      	pop	{r3}
 8003bb8:	b004      	add	sp, #16
 8003bba:	4718      	bx	r3
 8003bbc:	20000018 	.word	0x20000018

08003bc0 <__sread>:
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	000c      	movs	r4, r1
 8003bc4:	250e      	movs	r5, #14
 8003bc6:	5f49      	ldrsh	r1, [r1, r5]
 8003bc8:	f000 f874 	bl	8003cb4 <_read_r>
 8003bcc:	2800      	cmp	r0, #0
 8003bce:	db03      	blt.n	8003bd8 <__sread+0x18>
 8003bd0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003bd2:	181b      	adds	r3, r3, r0
 8003bd4:	6563      	str	r3, [r4, #84]	@ 0x54
 8003bd6:	bd70      	pop	{r4, r5, r6, pc}
 8003bd8:	89a3      	ldrh	r3, [r4, #12]
 8003bda:	4a02      	ldr	r2, [pc, #8]	@ (8003be4 <__sread+0x24>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	81a3      	strh	r3, [r4, #12]
 8003be0:	e7f9      	b.n	8003bd6 <__sread+0x16>
 8003be2:	46c0      	nop			@ (mov r8, r8)
 8003be4:	ffffefff 	.word	0xffffefff

08003be8 <__swrite>:
 8003be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bea:	001f      	movs	r7, r3
 8003bec:	898b      	ldrh	r3, [r1, #12]
 8003bee:	0005      	movs	r5, r0
 8003bf0:	000c      	movs	r4, r1
 8003bf2:	0016      	movs	r6, r2
 8003bf4:	05db      	lsls	r3, r3, #23
 8003bf6:	d505      	bpl.n	8003c04 <__swrite+0x1c>
 8003bf8:	230e      	movs	r3, #14
 8003bfa:	5ec9      	ldrsh	r1, [r1, r3]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2302      	movs	r3, #2
 8003c00:	f000 f844 	bl	8003c8c <_lseek_r>
 8003c04:	89a3      	ldrh	r3, [r4, #12]
 8003c06:	4a05      	ldr	r2, [pc, #20]	@ (8003c1c <__swrite+0x34>)
 8003c08:	0028      	movs	r0, r5
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	81a3      	strh	r3, [r4, #12]
 8003c0e:	0032      	movs	r2, r6
 8003c10:	230e      	movs	r3, #14
 8003c12:	5ee1      	ldrsh	r1, [r4, r3]
 8003c14:	003b      	movs	r3, r7
 8003c16:	f000 f861 	bl	8003cdc <_write_r>
 8003c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c1c:	ffffefff 	.word	0xffffefff

08003c20 <__sseek>:
 8003c20:	b570      	push	{r4, r5, r6, lr}
 8003c22:	000c      	movs	r4, r1
 8003c24:	250e      	movs	r5, #14
 8003c26:	5f49      	ldrsh	r1, [r1, r5]
 8003c28:	f000 f830 	bl	8003c8c <_lseek_r>
 8003c2c:	89a3      	ldrh	r3, [r4, #12]
 8003c2e:	1c42      	adds	r2, r0, #1
 8003c30:	d103      	bne.n	8003c3a <__sseek+0x1a>
 8003c32:	4a05      	ldr	r2, [pc, #20]	@ (8003c48 <__sseek+0x28>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	81a3      	strh	r3, [r4, #12]
 8003c38:	bd70      	pop	{r4, r5, r6, pc}
 8003c3a:	2280      	movs	r2, #128	@ 0x80
 8003c3c:	0152      	lsls	r2, r2, #5
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	81a3      	strh	r3, [r4, #12]
 8003c42:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c44:	e7f8      	b.n	8003c38 <__sseek+0x18>
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	ffffefff 	.word	0xffffefff

08003c4c <__sclose>:
 8003c4c:	b510      	push	{r4, lr}
 8003c4e:	230e      	movs	r3, #14
 8003c50:	5ec9      	ldrsh	r1, [r1, r3]
 8003c52:	f000 f809 	bl	8003c68 <_close_r>
 8003c56:	bd10      	pop	{r4, pc}

08003c58 <memset>:
 8003c58:	0003      	movs	r3, r0
 8003c5a:	1882      	adds	r2, r0, r2
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d100      	bne.n	8003c62 <memset+0xa>
 8003c60:	4770      	bx	lr
 8003c62:	7019      	strb	r1, [r3, #0]
 8003c64:	3301      	adds	r3, #1
 8003c66:	e7f9      	b.n	8003c5c <memset+0x4>

08003c68 <_close_r>:
 8003c68:	2300      	movs	r3, #0
 8003c6a:	b570      	push	{r4, r5, r6, lr}
 8003c6c:	4d06      	ldr	r5, [pc, #24]	@ (8003c88 <_close_r+0x20>)
 8003c6e:	0004      	movs	r4, r0
 8003c70:	0008      	movs	r0, r1
 8003c72:	602b      	str	r3, [r5, #0]
 8003c74:	f7ff fe3e 	bl	80038f4 <_close>
 8003c78:	1c43      	adds	r3, r0, #1
 8003c7a:	d103      	bne.n	8003c84 <_close_r+0x1c>
 8003c7c:	682b      	ldr	r3, [r5, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d000      	beq.n	8003c84 <_close_r+0x1c>
 8003c82:	6023      	str	r3, [r4, #0]
 8003c84:	bd70      	pop	{r4, r5, r6, pc}
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	200002c4 	.word	0x200002c4

08003c8c <_lseek_r>:
 8003c8c:	b570      	push	{r4, r5, r6, lr}
 8003c8e:	0004      	movs	r4, r0
 8003c90:	0008      	movs	r0, r1
 8003c92:	0011      	movs	r1, r2
 8003c94:	001a      	movs	r2, r3
 8003c96:	2300      	movs	r3, #0
 8003c98:	4d05      	ldr	r5, [pc, #20]	@ (8003cb0 <_lseek_r+0x24>)
 8003c9a:	602b      	str	r3, [r5, #0]
 8003c9c:	f7ff fe4b 	bl	8003936 <_lseek>
 8003ca0:	1c43      	adds	r3, r0, #1
 8003ca2:	d103      	bne.n	8003cac <_lseek_r+0x20>
 8003ca4:	682b      	ldr	r3, [r5, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d000      	beq.n	8003cac <_lseek_r+0x20>
 8003caa:	6023      	str	r3, [r4, #0]
 8003cac:	bd70      	pop	{r4, r5, r6, pc}
 8003cae:	46c0      	nop			@ (mov r8, r8)
 8003cb0:	200002c4 	.word	0x200002c4

08003cb4 <_read_r>:
 8003cb4:	b570      	push	{r4, r5, r6, lr}
 8003cb6:	0004      	movs	r4, r0
 8003cb8:	0008      	movs	r0, r1
 8003cba:	0011      	movs	r1, r2
 8003cbc:	001a      	movs	r2, r3
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	4d05      	ldr	r5, [pc, #20]	@ (8003cd8 <_read_r+0x24>)
 8003cc2:	602b      	str	r3, [r5, #0]
 8003cc4:	f7ff fdf9 	bl	80038ba <_read>
 8003cc8:	1c43      	adds	r3, r0, #1
 8003cca:	d103      	bne.n	8003cd4 <_read_r+0x20>
 8003ccc:	682b      	ldr	r3, [r5, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d000      	beq.n	8003cd4 <_read_r+0x20>
 8003cd2:	6023      	str	r3, [r4, #0]
 8003cd4:	bd70      	pop	{r4, r5, r6, pc}
 8003cd6:	46c0      	nop			@ (mov r8, r8)
 8003cd8:	200002c4 	.word	0x200002c4

08003cdc <_write_r>:
 8003cdc:	b570      	push	{r4, r5, r6, lr}
 8003cde:	0004      	movs	r4, r0
 8003ce0:	0008      	movs	r0, r1
 8003ce2:	0011      	movs	r1, r2
 8003ce4:	001a      	movs	r2, r3
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	4d05      	ldr	r5, [pc, #20]	@ (8003d00 <_write_r+0x24>)
 8003cea:	602b      	str	r3, [r5, #0]
 8003cec:	f7ff fb54 	bl	8003398 <_write>
 8003cf0:	1c43      	adds	r3, r0, #1
 8003cf2:	d103      	bne.n	8003cfc <_write_r+0x20>
 8003cf4:	682b      	ldr	r3, [r5, #0]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d000      	beq.n	8003cfc <_write_r+0x20>
 8003cfa:	6023      	str	r3, [r4, #0]
 8003cfc:	bd70      	pop	{r4, r5, r6, pc}
 8003cfe:	46c0      	nop			@ (mov r8, r8)
 8003d00:	200002c4 	.word	0x200002c4

08003d04 <__errno>:
 8003d04:	4b01      	ldr	r3, [pc, #4]	@ (8003d0c <__errno+0x8>)
 8003d06:	6818      	ldr	r0, [r3, #0]
 8003d08:	4770      	bx	lr
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	20000018 	.word	0x20000018

08003d10 <__libc_init_array>:
 8003d10:	b570      	push	{r4, r5, r6, lr}
 8003d12:	2600      	movs	r6, #0
 8003d14:	4c0c      	ldr	r4, [pc, #48]	@ (8003d48 <__libc_init_array+0x38>)
 8003d16:	4d0d      	ldr	r5, [pc, #52]	@ (8003d4c <__libc_init_array+0x3c>)
 8003d18:	1b64      	subs	r4, r4, r5
 8003d1a:	10a4      	asrs	r4, r4, #2
 8003d1c:	42a6      	cmp	r6, r4
 8003d1e:	d109      	bne.n	8003d34 <__libc_init_array+0x24>
 8003d20:	2600      	movs	r6, #0
 8003d22:	f000 fddb 	bl	80048dc <_init>
 8003d26:	4c0a      	ldr	r4, [pc, #40]	@ (8003d50 <__libc_init_array+0x40>)
 8003d28:	4d0a      	ldr	r5, [pc, #40]	@ (8003d54 <__libc_init_array+0x44>)
 8003d2a:	1b64      	subs	r4, r4, r5
 8003d2c:	10a4      	asrs	r4, r4, #2
 8003d2e:	42a6      	cmp	r6, r4
 8003d30:	d105      	bne.n	8003d3e <__libc_init_array+0x2e>
 8003d32:	bd70      	pop	{r4, r5, r6, pc}
 8003d34:	00b3      	lsls	r3, r6, #2
 8003d36:	58eb      	ldr	r3, [r5, r3]
 8003d38:	4798      	blx	r3
 8003d3a:	3601      	adds	r6, #1
 8003d3c:	e7ee      	b.n	8003d1c <__libc_init_array+0xc>
 8003d3e:	00b3      	lsls	r3, r6, #2
 8003d40:	58eb      	ldr	r3, [r5, r3]
 8003d42:	4798      	blx	r3
 8003d44:	3601      	adds	r6, #1
 8003d46:	e7f2      	b.n	8003d2e <__libc_init_array+0x1e>
 8003d48:	080049d0 	.word	0x080049d0
 8003d4c:	080049d0 	.word	0x080049d0
 8003d50:	080049d4 	.word	0x080049d4
 8003d54:	080049d0 	.word	0x080049d0

08003d58 <__retarget_lock_init_recursive>:
 8003d58:	4770      	bx	lr

08003d5a <__retarget_lock_acquire_recursive>:
 8003d5a:	4770      	bx	lr

08003d5c <__retarget_lock_release_recursive>:
 8003d5c:	4770      	bx	lr
	...

08003d60 <_free_r>:
 8003d60:	b570      	push	{r4, r5, r6, lr}
 8003d62:	0005      	movs	r5, r0
 8003d64:	1e0c      	subs	r4, r1, #0
 8003d66:	d010      	beq.n	8003d8a <_free_r+0x2a>
 8003d68:	3c04      	subs	r4, #4
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	da00      	bge.n	8003d72 <_free_r+0x12>
 8003d70:	18e4      	adds	r4, r4, r3
 8003d72:	0028      	movs	r0, r5
 8003d74:	f000 f8e0 	bl	8003f38 <__malloc_lock>
 8003d78:	4a1d      	ldr	r2, [pc, #116]	@ (8003df0 <_free_r+0x90>)
 8003d7a:	6813      	ldr	r3, [r2, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d105      	bne.n	8003d8c <_free_r+0x2c>
 8003d80:	6063      	str	r3, [r4, #4]
 8003d82:	6014      	str	r4, [r2, #0]
 8003d84:	0028      	movs	r0, r5
 8003d86:	f000 f8df 	bl	8003f48 <__malloc_unlock>
 8003d8a:	bd70      	pop	{r4, r5, r6, pc}
 8003d8c:	42a3      	cmp	r3, r4
 8003d8e:	d908      	bls.n	8003da2 <_free_r+0x42>
 8003d90:	6820      	ldr	r0, [r4, #0]
 8003d92:	1821      	adds	r1, r4, r0
 8003d94:	428b      	cmp	r3, r1
 8003d96:	d1f3      	bne.n	8003d80 <_free_r+0x20>
 8003d98:	6819      	ldr	r1, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	1809      	adds	r1, r1, r0
 8003d9e:	6021      	str	r1, [r4, #0]
 8003da0:	e7ee      	b.n	8003d80 <_free_r+0x20>
 8003da2:	001a      	movs	r2, r3
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <_free_r+0x4e>
 8003daa:	42a3      	cmp	r3, r4
 8003dac:	d9f9      	bls.n	8003da2 <_free_r+0x42>
 8003dae:	6811      	ldr	r1, [r2, #0]
 8003db0:	1850      	adds	r0, r2, r1
 8003db2:	42a0      	cmp	r0, r4
 8003db4:	d10b      	bne.n	8003dce <_free_r+0x6e>
 8003db6:	6820      	ldr	r0, [r4, #0]
 8003db8:	1809      	adds	r1, r1, r0
 8003dba:	1850      	adds	r0, r2, r1
 8003dbc:	6011      	str	r1, [r2, #0]
 8003dbe:	4283      	cmp	r3, r0
 8003dc0:	d1e0      	bne.n	8003d84 <_free_r+0x24>
 8003dc2:	6818      	ldr	r0, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	1841      	adds	r1, r0, r1
 8003dc8:	6011      	str	r1, [r2, #0]
 8003dca:	6053      	str	r3, [r2, #4]
 8003dcc:	e7da      	b.n	8003d84 <_free_r+0x24>
 8003dce:	42a0      	cmp	r0, r4
 8003dd0:	d902      	bls.n	8003dd8 <_free_r+0x78>
 8003dd2:	230c      	movs	r3, #12
 8003dd4:	602b      	str	r3, [r5, #0]
 8003dd6:	e7d5      	b.n	8003d84 <_free_r+0x24>
 8003dd8:	6820      	ldr	r0, [r4, #0]
 8003dda:	1821      	adds	r1, r4, r0
 8003ddc:	428b      	cmp	r3, r1
 8003dde:	d103      	bne.n	8003de8 <_free_r+0x88>
 8003de0:	6819      	ldr	r1, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	1809      	adds	r1, r1, r0
 8003de6:	6021      	str	r1, [r4, #0]
 8003de8:	6063      	str	r3, [r4, #4]
 8003dea:	6054      	str	r4, [r2, #4]
 8003dec:	e7ca      	b.n	8003d84 <_free_r+0x24>
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	200002d0 	.word	0x200002d0

08003df4 <sbrk_aligned>:
 8003df4:	b570      	push	{r4, r5, r6, lr}
 8003df6:	4e0f      	ldr	r6, [pc, #60]	@ (8003e34 <sbrk_aligned+0x40>)
 8003df8:	000d      	movs	r5, r1
 8003dfa:	6831      	ldr	r1, [r6, #0]
 8003dfc:	0004      	movs	r4, r0
 8003dfe:	2900      	cmp	r1, #0
 8003e00:	d102      	bne.n	8003e08 <sbrk_aligned+0x14>
 8003e02:	f000 fcbd 	bl	8004780 <_sbrk_r>
 8003e06:	6030      	str	r0, [r6, #0]
 8003e08:	0029      	movs	r1, r5
 8003e0a:	0020      	movs	r0, r4
 8003e0c:	f000 fcb8 	bl	8004780 <_sbrk_r>
 8003e10:	1c43      	adds	r3, r0, #1
 8003e12:	d103      	bne.n	8003e1c <sbrk_aligned+0x28>
 8003e14:	2501      	movs	r5, #1
 8003e16:	426d      	negs	r5, r5
 8003e18:	0028      	movs	r0, r5
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	1cc5      	adds	r5, r0, #3
 8003e20:	439d      	bics	r5, r3
 8003e22:	42a8      	cmp	r0, r5
 8003e24:	d0f8      	beq.n	8003e18 <sbrk_aligned+0x24>
 8003e26:	1a29      	subs	r1, r5, r0
 8003e28:	0020      	movs	r0, r4
 8003e2a:	f000 fca9 	bl	8004780 <_sbrk_r>
 8003e2e:	3001      	adds	r0, #1
 8003e30:	d1f2      	bne.n	8003e18 <sbrk_aligned+0x24>
 8003e32:	e7ef      	b.n	8003e14 <sbrk_aligned+0x20>
 8003e34:	200002cc 	.word	0x200002cc

08003e38 <_malloc_r>:
 8003e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e3a:	2203      	movs	r2, #3
 8003e3c:	1ccb      	adds	r3, r1, #3
 8003e3e:	4393      	bics	r3, r2
 8003e40:	3308      	adds	r3, #8
 8003e42:	0005      	movs	r5, r0
 8003e44:	001f      	movs	r7, r3
 8003e46:	2b0c      	cmp	r3, #12
 8003e48:	d234      	bcs.n	8003eb4 <_malloc_r+0x7c>
 8003e4a:	270c      	movs	r7, #12
 8003e4c:	42b9      	cmp	r1, r7
 8003e4e:	d833      	bhi.n	8003eb8 <_malloc_r+0x80>
 8003e50:	0028      	movs	r0, r5
 8003e52:	f000 f871 	bl	8003f38 <__malloc_lock>
 8003e56:	4e37      	ldr	r6, [pc, #220]	@ (8003f34 <_malloc_r+0xfc>)
 8003e58:	6833      	ldr	r3, [r6, #0]
 8003e5a:	001c      	movs	r4, r3
 8003e5c:	2c00      	cmp	r4, #0
 8003e5e:	d12f      	bne.n	8003ec0 <_malloc_r+0x88>
 8003e60:	0039      	movs	r1, r7
 8003e62:	0028      	movs	r0, r5
 8003e64:	f7ff ffc6 	bl	8003df4 <sbrk_aligned>
 8003e68:	0004      	movs	r4, r0
 8003e6a:	1c43      	adds	r3, r0, #1
 8003e6c:	d15f      	bne.n	8003f2e <_malloc_r+0xf6>
 8003e6e:	6834      	ldr	r4, [r6, #0]
 8003e70:	9400      	str	r4, [sp, #0]
 8003e72:	9b00      	ldr	r3, [sp, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d14a      	bne.n	8003f0e <_malloc_r+0xd6>
 8003e78:	2c00      	cmp	r4, #0
 8003e7a:	d052      	beq.n	8003f22 <_malloc_r+0xea>
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	0028      	movs	r0, r5
 8003e80:	18e3      	adds	r3, r4, r3
 8003e82:	9900      	ldr	r1, [sp, #0]
 8003e84:	9301      	str	r3, [sp, #4]
 8003e86:	f000 fc7b 	bl	8004780 <_sbrk_r>
 8003e8a:	9b01      	ldr	r3, [sp, #4]
 8003e8c:	4283      	cmp	r3, r0
 8003e8e:	d148      	bne.n	8003f22 <_malloc_r+0xea>
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	0028      	movs	r0, r5
 8003e94:	1aff      	subs	r7, r7, r3
 8003e96:	0039      	movs	r1, r7
 8003e98:	f7ff ffac 	bl	8003df4 <sbrk_aligned>
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d040      	beq.n	8003f22 <_malloc_r+0xea>
 8003ea0:	6823      	ldr	r3, [r4, #0]
 8003ea2:	19db      	adds	r3, r3, r7
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	6833      	ldr	r3, [r6, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	2a00      	cmp	r2, #0
 8003eac:	d133      	bne.n	8003f16 <_malloc_r+0xde>
 8003eae:	9b00      	ldr	r3, [sp, #0]
 8003eb0:	6033      	str	r3, [r6, #0]
 8003eb2:	e019      	b.n	8003ee8 <_malloc_r+0xb0>
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	dac9      	bge.n	8003e4c <_malloc_r+0x14>
 8003eb8:	230c      	movs	r3, #12
 8003eba:	602b      	str	r3, [r5, #0]
 8003ebc:	2000      	movs	r0, #0
 8003ebe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ec0:	6821      	ldr	r1, [r4, #0]
 8003ec2:	1bc9      	subs	r1, r1, r7
 8003ec4:	d420      	bmi.n	8003f08 <_malloc_r+0xd0>
 8003ec6:	290b      	cmp	r1, #11
 8003ec8:	d90a      	bls.n	8003ee0 <_malloc_r+0xa8>
 8003eca:	19e2      	adds	r2, r4, r7
 8003ecc:	6027      	str	r7, [r4, #0]
 8003ece:	42a3      	cmp	r3, r4
 8003ed0:	d104      	bne.n	8003edc <_malloc_r+0xa4>
 8003ed2:	6032      	str	r2, [r6, #0]
 8003ed4:	6863      	ldr	r3, [r4, #4]
 8003ed6:	6011      	str	r1, [r2, #0]
 8003ed8:	6053      	str	r3, [r2, #4]
 8003eda:	e005      	b.n	8003ee8 <_malloc_r+0xb0>
 8003edc:	605a      	str	r2, [r3, #4]
 8003ede:	e7f9      	b.n	8003ed4 <_malloc_r+0x9c>
 8003ee0:	6862      	ldr	r2, [r4, #4]
 8003ee2:	42a3      	cmp	r3, r4
 8003ee4:	d10e      	bne.n	8003f04 <_malloc_r+0xcc>
 8003ee6:	6032      	str	r2, [r6, #0]
 8003ee8:	0028      	movs	r0, r5
 8003eea:	f000 f82d 	bl	8003f48 <__malloc_unlock>
 8003eee:	0020      	movs	r0, r4
 8003ef0:	2207      	movs	r2, #7
 8003ef2:	300b      	adds	r0, #11
 8003ef4:	1d23      	adds	r3, r4, #4
 8003ef6:	4390      	bics	r0, r2
 8003ef8:	1ac2      	subs	r2, r0, r3
 8003efa:	4298      	cmp	r0, r3
 8003efc:	d0df      	beq.n	8003ebe <_malloc_r+0x86>
 8003efe:	1a1b      	subs	r3, r3, r0
 8003f00:	50a3      	str	r3, [r4, r2]
 8003f02:	e7dc      	b.n	8003ebe <_malloc_r+0x86>
 8003f04:	605a      	str	r2, [r3, #4]
 8003f06:	e7ef      	b.n	8003ee8 <_malloc_r+0xb0>
 8003f08:	0023      	movs	r3, r4
 8003f0a:	6864      	ldr	r4, [r4, #4]
 8003f0c:	e7a6      	b.n	8003e5c <_malloc_r+0x24>
 8003f0e:	9c00      	ldr	r4, [sp, #0]
 8003f10:	6863      	ldr	r3, [r4, #4]
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	e7ad      	b.n	8003e72 <_malloc_r+0x3a>
 8003f16:	001a      	movs	r2, r3
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	42a3      	cmp	r3, r4
 8003f1c:	d1fb      	bne.n	8003f16 <_malloc_r+0xde>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e7da      	b.n	8003ed8 <_malloc_r+0xa0>
 8003f22:	230c      	movs	r3, #12
 8003f24:	0028      	movs	r0, r5
 8003f26:	602b      	str	r3, [r5, #0]
 8003f28:	f000 f80e 	bl	8003f48 <__malloc_unlock>
 8003f2c:	e7c6      	b.n	8003ebc <_malloc_r+0x84>
 8003f2e:	6007      	str	r7, [r0, #0]
 8003f30:	e7da      	b.n	8003ee8 <_malloc_r+0xb0>
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	200002d0 	.word	0x200002d0

08003f38 <__malloc_lock>:
 8003f38:	b510      	push	{r4, lr}
 8003f3a:	4802      	ldr	r0, [pc, #8]	@ (8003f44 <__malloc_lock+0xc>)
 8003f3c:	f7ff ff0d 	bl	8003d5a <__retarget_lock_acquire_recursive>
 8003f40:	bd10      	pop	{r4, pc}
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	200002c8 	.word	0x200002c8

08003f48 <__malloc_unlock>:
 8003f48:	b510      	push	{r4, lr}
 8003f4a:	4802      	ldr	r0, [pc, #8]	@ (8003f54 <__malloc_unlock+0xc>)
 8003f4c:	f7ff ff06 	bl	8003d5c <__retarget_lock_release_recursive>
 8003f50:	bd10      	pop	{r4, pc}
 8003f52:	46c0      	nop			@ (mov r8, r8)
 8003f54:	200002c8 	.word	0x200002c8

08003f58 <__sfputc_r>:
 8003f58:	6893      	ldr	r3, [r2, #8]
 8003f5a:	b510      	push	{r4, lr}
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	6093      	str	r3, [r2, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	da04      	bge.n	8003f6e <__sfputc_r+0x16>
 8003f64:	6994      	ldr	r4, [r2, #24]
 8003f66:	42a3      	cmp	r3, r4
 8003f68:	db07      	blt.n	8003f7a <__sfputc_r+0x22>
 8003f6a:	290a      	cmp	r1, #10
 8003f6c:	d005      	beq.n	8003f7a <__sfputc_r+0x22>
 8003f6e:	6813      	ldr	r3, [r2, #0]
 8003f70:	1c58      	adds	r0, r3, #1
 8003f72:	6010      	str	r0, [r2, #0]
 8003f74:	7019      	strb	r1, [r3, #0]
 8003f76:	0008      	movs	r0, r1
 8003f78:	bd10      	pop	{r4, pc}
 8003f7a:	f000 fb60 	bl	800463e <__swbuf_r>
 8003f7e:	0001      	movs	r1, r0
 8003f80:	e7f9      	b.n	8003f76 <__sfputc_r+0x1e>

08003f82 <__sfputs_r>:
 8003f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f84:	0006      	movs	r6, r0
 8003f86:	000f      	movs	r7, r1
 8003f88:	0014      	movs	r4, r2
 8003f8a:	18d5      	adds	r5, r2, r3
 8003f8c:	42ac      	cmp	r4, r5
 8003f8e:	d101      	bne.n	8003f94 <__sfputs_r+0x12>
 8003f90:	2000      	movs	r0, #0
 8003f92:	e007      	b.n	8003fa4 <__sfputs_r+0x22>
 8003f94:	7821      	ldrb	r1, [r4, #0]
 8003f96:	003a      	movs	r2, r7
 8003f98:	0030      	movs	r0, r6
 8003f9a:	f7ff ffdd 	bl	8003f58 <__sfputc_r>
 8003f9e:	3401      	adds	r4, #1
 8003fa0:	1c43      	adds	r3, r0, #1
 8003fa2:	d1f3      	bne.n	8003f8c <__sfputs_r+0xa>
 8003fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003fa8 <_vfiprintf_r>:
 8003fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003faa:	b0a1      	sub	sp, #132	@ 0x84
 8003fac:	000f      	movs	r7, r1
 8003fae:	0015      	movs	r5, r2
 8003fb0:	001e      	movs	r6, r3
 8003fb2:	9003      	str	r0, [sp, #12]
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d004      	beq.n	8003fc2 <_vfiprintf_r+0x1a>
 8003fb8:	6a03      	ldr	r3, [r0, #32]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <_vfiprintf_r+0x1a>
 8003fbe:	f7ff fdbb 	bl	8003b38 <__sinit>
 8003fc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fc4:	07db      	lsls	r3, r3, #31
 8003fc6:	d405      	bmi.n	8003fd4 <_vfiprintf_r+0x2c>
 8003fc8:	89bb      	ldrh	r3, [r7, #12]
 8003fca:	059b      	lsls	r3, r3, #22
 8003fcc:	d402      	bmi.n	8003fd4 <_vfiprintf_r+0x2c>
 8003fce:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003fd0:	f7ff fec3 	bl	8003d5a <__retarget_lock_acquire_recursive>
 8003fd4:	89bb      	ldrh	r3, [r7, #12]
 8003fd6:	071b      	lsls	r3, r3, #28
 8003fd8:	d502      	bpl.n	8003fe0 <_vfiprintf_r+0x38>
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d113      	bne.n	8004008 <_vfiprintf_r+0x60>
 8003fe0:	0039      	movs	r1, r7
 8003fe2:	9803      	ldr	r0, [sp, #12]
 8003fe4:	f000 fb6e 	bl	80046c4 <__swsetup_r>
 8003fe8:	2800      	cmp	r0, #0
 8003fea:	d00d      	beq.n	8004008 <_vfiprintf_r+0x60>
 8003fec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fee:	07db      	lsls	r3, r3, #31
 8003ff0:	d503      	bpl.n	8003ffa <_vfiprintf_r+0x52>
 8003ff2:	2001      	movs	r0, #1
 8003ff4:	4240      	negs	r0, r0
 8003ff6:	b021      	add	sp, #132	@ 0x84
 8003ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ffa:	89bb      	ldrh	r3, [r7, #12]
 8003ffc:	059b      	lsls	r3, r3, #22
 8003ffe:	d4f8      	bmi.n	8003ff2 <_vfiprintf_r+0x4a>
 8004000:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004002:	f7ff feab 	bl	8003d5c <__retarget_lock_release_recursive>
 8004006:	e7f4      	b.n	8003ff2 <_vfiprintf_r+0x4a>
 8004008:	2300      	movs	r3, #0
 800400a:	ac08      	add	r4, sp, #32
 800400c:	6163      	str	r3, [r4, #20]
 800400e:	3320      	adds	r3, #32
 8004010:	7663      	strb	r3, [r4, #25]
 8004012:	3310      	adds	r3, #16
 8004014:	76a3      	strb	r3, [r4, #26]
 8004016:	9607      	str	r6, [sp, #28]
 8004018:	002e      	movs	r6, r5
 800401a:	7833      	ldrb	r3, [r6, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <_vfiprintf_r+0x7c>
 8004020:	2b25      	cmp	r3, #37	@ 0x25
 8004022:	d148      	bne.n	80040b6 <_vfiprintf_r+0x10e>
 8004024:	1b73      	subs	r3, r6, r5
 8004026:	9305      	str	r3, [sp, #20]
 8004028:	42ae      	cmp	r6, r5
 800402a:	d00b      	beq.n	8004044 <_vfiprintf_r+0x9c>
 800402c:	002a      	movs	r2, r5
 800402e:	0039      	movs	r1, r7
 8004030:	9803      	ldr	r0, [sp, #12]
 8004032:	f7ff ffa6 	bl	8003f82 <__sfputs_r>
 8004036:	3001      	adds	r0, #1
 8004038:	d100      	bne.n	800403c <_vfiprintf_r+0x94>
 800403a:	e0ae      	b.n	800419a <_vfiprintf_r+0x1f2>
 800403c:	6963      	ldr	r3, [r4, #20]
 800403e:	9a05      	ldr	r2, [sp, #20]
 8004040:	189b      	adds	r3, r3, r2
 8004042:	6163      	str	r3, [r4, #20]
 8004044:	7833      	ldrb	r3, [r6, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d100      	bne.n	800404c <_vfiprintf_r+0xa4>
 800404a:	e0a6      	b.n	800419a <_vfiprintf_r+0x1f2>
 800404c:	2201      	movs	r2, #1
 800404e:	2300      	movs	r3, #0
 8004050:	4252      	negs	r2, r2
 8004052:	6062      	str	r2, [r4, #4]
 8004054:	a904      	add	r1, sp, #16
 8004056:	3254      	adds	r2, #84	@ 0x54
 8004058:	1852      	adds	r2, r2, r1
 800405a:	1c75      	adds	r5, r6, #1
 800405c:	6023      	str	r3, [r4, #0]
 800405e:	60e3      	str	r3, [r4, #12]
 8004060:	60a3      	str	r3, [r4, #8]
 8004062:	7013      	strb	r3, [r2, #0]
 8004064:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004066:	4b59      	ldr	r3, [pc, #356]	@ (80041cc <_vfiprintf_r+0x224>)
 8004068:	2205      	movs	r2, #5
 800406a:	0018      	movs	r0, r3
 800406c:	7829      	ldrb	r1, [r5, #0]
 800406e:	9305      	str	r3, [sp, #20]
 8004070:	f000 fb98 	bl	80047a4 <memchr>
 8004074:	1c6e      	adds	r6, r5, #1
 8004076:	2800      	cmp	r0, #0
 8004078:	d11f      	bne.n	80040ba <_vfiprintf_r+0x112>
 800407a:	6822      	ldr	r2, [r4, #0]
 800407c:	06d3      	lsls	r3, r2, #27
 800407e:	d504      	bpl.n	800408a <_vfiprintf_r+0xe2>
 8004080:	2353      	movs	r3, #83	@ 0x53
 8004082:	a904      	add	r1, sp, #16
 8004084:	185b      	adds	r3, r3, r1
 8004086:	2120      	movs	r1, #32
 8004088:	7019      	strb	r1, [r3, #0]
 800408a:	0713      	lsls	r3, r2, #28
 800408c:	d504      	bpl.n	8004098 <_vfiprintf_r+0xf0>
 800408e:	2353      	movs	r3, #83	@ 0x53
 8004090:	a904      	add	r1, sp, #16
 8004092:	185b      	adds	r3, r3, r1
 8004094:	212b      	movs	r1, #43	@ 0x2b
 8004096:	7019      	strb	r1, [r3, #0]
 8004098:	782b      	ldrb	r3, [r5, #0]
 800409a:	2b2a      	cmp	r3, #42	@ 0x2a
 800409c:	d016      	beq.n	80040cc <_vfiprintf_r+0x124>
 800409e:	002e      	movs	r6, r5
 80040a0:	2100      	movs	r1, #0
 80040a2:	200a      	movs	r0, #10
 80040a4:	68e3      	ldr	r3, [r4, #12]
 80040a6:	7832      	ldrb	r2, [r6, #0]
 80040a8:	1c75      	adds	r5, r6, #1
 80040aa:	3a30      	subs	r2, #48	@ 0x30
 80040ac:	2a09      	cmp	r2, #9
 80040ae:	d950      	bls.n	8004152 <_vfiprintf_r+0x1aa>
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d111      	bne.n	80040d8 <_vfiprintf_r+0x130>
 80040b4:	e017      	b.n	80040e6 <_vfiprintf_r+0x13e>
 80040b6:	3601      	adds	r6, #1
 80040b8:	e7af      	b.n	800401a <_vfiprintf_r+0x72>
 80040ba:	9b05      	ldr	r3, [sp, #20]
 80040bc:	6822      	ldr	r2, [r4, #0]
 80040be:	1ac0      	subs	r0, r0, r3
 80040c0:	2301      	movs	r3, #1
 80040c2:	4083      	lsls	r3, r0
 80040c4:	4313      	orrs	r3, r2
 80040c6:	0035      	movs	r5, r6
 80040c8:	6023      	str	r3, [r4, #0]
 80040ca:	e7cc      	b.n	8004066 <_vfiprintf_r+0xbe>
 80040cc:	9b07      	ldr	r3, [sp, #28]
 80040ce:	1d19      	adds	r1, r3, #4
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	9107      	str	r1, [sp, #28]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	db01      	blt.n	80040dc <_vfiprintf_r+0x134>
 80040d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040da:	e004      	b.n	80040e6 <_vfiprintf_r+0x13e>
 80040dc:	425b      	negs	r3, r3
 80040de:	60e3      	str	r3, [r4, #12]
 80040e0:	2302      	movs	r3, #2
 80040e2:	4313      	orrs	r3, r2
 80040e4:	6023      	str	r3, [r4, #0]
 80040e6:	7833      	ldrb	r3, [r6, #0]
 80040e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80040ea:	d10c      	bne.n	8004106 <_vfiprintf_r+0x15e>
 80040ec:	7873      	ldrb	r3, [r6, #1]
 80040ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80040f0:	d134      	bne.n	800415c <_vfiprintf_r+0x1b4>
 80040f2:	9b07      	ldr	r3, [sp, #28]
 80040f4:	3602      	adds	r6, #2
 80040f6:	1d1a      	adds	r2, r3, #4
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	9207      	str	r2, [sp, #28]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	da01      	bge.n	8004104 <_vfiprintf_r+0x15c>
 8004100:	2301      	movs	r3, #1
 8004102:	425b      	negs	r3, r3
 8004104:	9309      	str	r3, [sp, #36]	@ 0x24
 8004106:	4d32      	ldr	r5, [pc, #200]	@ (80041d0 <_vfiprintf_r+0x228>)
 8004108:	2203      	movs	r2, #3
 800410a:	0028      	movs	r0, r5
 800410c:	7831      	ldrb	r1, [r6, #0]
 800410e:	f000 fb49 	bl	80047a4 <memchr>
 8004112:	2800      	cmp	r0, #0
 8004114:	d006      	beq.n	8004124 <_vfiprintf_r+0x17c>
 8004116:	2340      	movs	r3, #64	@ 0x40
 8004118:	1b40      	subs	r0, r0, r5
 800411a:	4083      	lsls	r3, r0
 800411c:	6822      	ldr	r2, [r4, #0]
 800411e:	3601      	adds	r6, #1
 8004120:	4313      	orrs	r3, r2
 8004122:	6023      	str	r3, [r4, #0]
 8004124:	7831      	ldrb	r1, [r6, #0]
 8004126:	2206      	movs	r2, #6
 8004128:	482a      	ldr	r0, [pc, #168]	@ (80041d4 <_vfiprintf_r+0x22c>)
 800412a:	1c75      	adds	r5, r6, #1
 800412c:	7621      	strb	r1, [r4, #24]
 800412e:	f000 fb39 	bl	80047a4 <memchr>
 8004132:	2800      	cmp	r0, #0
 8004134:	d040      	beq.n	80041b8 <_vfiprintf_r+0x210>
 8004136:	4b28      	ldr	r3, [pc, #160]	@ (80041d8 <_vfiprintf_r+0x230>)
 8004138:	2b00      	cmp	r3, #0
 800413a:	d122      	bne.n	8004182 <_vfiprintf_r+0x1da>
 800413c:	2207      	movs	r2, #7
 800413e:	9b07      	ldr	r3, [sp, #28]
 8004140:	3307      	adds	r3, #7
 8004142:	4393      	bics	r3, r2
 8004144:	3308      	adds	r3, #8
 8004146:	9307      	str	r3, [sp, #28]
 8004148:	6963      	ldr	r3, [r4, #20]
 800414a:	9a04      	ldr	r2, [sp, #16]
 800414c:	189b      	adds	r3, r3, r2
 800414e:	6163      	str	r3, [r4, #20]
 8004150:	e762      	b.n	8004018 <_vfiprintf_r+0x70>
 8004152:	4343      	muls	r3, r0
 8004154:	002e      	movs	r6, r5
 8004156:	2101      	movs	r1, #1
 8004158:	189b      	adds	r3, r3, r2
 800415a:	e7a4      	b.n	80040a6 <_vfiprintf_r+0xfe>
 800415c:	2300      	movs	r3, #0
 800415e:	200a      	movs	r0, #10
 8004160:	0019      	movs	r1, r3
 8004162:	3601      	adds	r6, #1
 8004164:	6063      	str	r3, [r4, #4]
 8004166:	7832      	ldrb	r2, [r6, #0]
 8004168:	1c75      	adds	r5, r6, #1
 800416a:	3a30      	subs	r2, #48	@ 0x30
 800416c:	2a09      	cmp	r2, #9
 800416e:	d903      	bls.n	8004178 <_vfiprintf_r+0x1d0>
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0c8      	beq.n	8004106 <_vfiprintf_r+0x15e>
 8004174:	9109      	str	r1, [sp, #36]	@ 0x24
 8004176:	e7c6      	b.n	8004106 <_vfiprintf_r+0x15e>
 8004178:	4341      	muls	r1, r0
 800417a:	002e      	movs	r6, r5
 800417c:	2301      	movs	r3, #1
 800417e:	1889      	adds	r1, r1, r2
 8004180:	e7f1      	b.n	8004166 <_vfiprintf_r+0x1be>
 8004182:	aa07      	add	r2, sp, #28
 8004184:	9200      	str	r2, [sp, #0]
 8004186:	0021      	movs	r1, r4
 8004188:	003a      	movs	r2, r7
 800418a:	4b14      	ldr	r3, [pc, #80]	@ (80041dc <_vfiprintf_r+0x234>)
 800418c:	9803      	ldr	r0, [sp, #12]
 800418e:	e000      	b.n	8004192 <_vfiprintf_r+0x1ea>
 8004190:	bf00      	nop
 8004192:	9004      	str	r0, [sp, #16]
 8004194:	9b04      	ldr	r3, [sp, #16]
 8004196:	3301      	adds	r3, #1
 8004198:	d1d6      	bne.n	8004148 <_vfiprintf_r+0x1a0>
 800419a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800419c:	07db      	lsls	r3, r3, #31
 800419e:	d405      	bmi.n	80041ac <_vfiprintf_r+0x204>
 80041a0:	89bb      	ldrh	r3, [r7, #12]
 80041a2:	059b      	lsls	r3, r3, #22
 80041a4:	d402      	bmi.n	80041ac <_vfiprintf_r+0x204>
 80041a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80041a8:	f7ff fdd8 	bl	8003d5c <__retarget_lock_release_recursive>
 80041ac:	89bb      	ldrh	r3, [r7, #12]
 80041ae:	065b      	lsls	r3, r3, #25
 80041b0:	d500      	bpl.n	80041b4 <_vfiprintf_r+0x20c>
 80041b2:	e71e      	b.n	8003ff2 <_vfiprintf_r+0x4a>
 80041b4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80041b6:	e71e      	b.n	8003ff6 <_vfiprintf_r+0x4e>
 80041b8:	aa07      	add	r2, sp, #28
 80041ba:	9200      	str	r2, [sp, #0]
 80041bc:	0021      	movs	r1, r4
 80041be:	003a      	movs	r2, r7
 80041c0:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <_vfiprintf_r+0x234>)
 80041c2:	9803      	ldr	r0, [sp, #12]
 80041c4:	f000 f87c 	bl	80042c0 <_printf_i>
 80041c8:	e7e3      	b.n	8004192 <_vfiprintf_r+0x1ea>
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	08004994 	.word	0x08004994
 80041d0:	0800499a 	.word	0x0800499a
 80041d4:	0800499e 	.word	0x0800499e
 80041d8:	00000000 	.word	0x00000000
 80041dc:	08003f83 	.word	0x08003f83

080041e0 <_printf_common>:
 80041e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041e2:	0016      	movs	r6, r2
 80041e4:	9301      	str	r3, [sp, #4]
 80041e6:	688a      	ldr	r2, [r1, #8]
 80041e8:	690b      	ldr	r3, [r1, #16]
 80041ea:	000c      	movs	r4, r1
 80041ec:	9000      	str	r0, [sp, #0]
 80041ee:	4293      	cmp	r3, r2
 80041f0:	da00      	bge.n	80041f4 <_printf_common+0x14>
 80041f2:	0013      	movs	r3, r2
 80041f4:	0022      	movs	r2, r4
 80041f6:	6033      	str	r3, [r6, #0]
 80041f8:	3243      	adds	r2, #67	@ 0x43
 80041fa:	7812      	ldrb	r2, [r2, #0]
 80041fc:	2a00      	cmp	r2, #0
 80041fe:	d001      	beq.n	8004204 <_printf_common+0x24>
 8004200:	3301      	adds	r3, #1
 8004202:	6033      	str	r3, [r6, #0]
 8004204:	6823      	ldr	r3, [r4, #0]
 8004206:	069b      	lsls	r3, r3, #26
 8004208:	d502      	bpl.n	8004210 <_printf_common+0x30>
 800420a:	6833      	ldr	r3, [r6, #0]
 800420c:	3302      	adds	r3, #2
 800420e:	6033      	str	r3, [r6, #0]
 8004210:	6822      	ldr	r2, [r4, #0]
 8004212:	2306      	movs	r3, #6
 8004214:	0015      	movs	r5, r2
 8004216:	401d      	ands	r5, r3
 8004218:	421a      	tst	r2, r3
 800421a:	d027      	beq.n	800426c <_printf_common+0x8c>
 800421c:	0023      	movs	r3, r4
 800421e:	3343      	adds	r3, #67	@ 0x43
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	1e5a      	subs	r2, r3, #1
 8004224:	4193      	sbcs	r3, r2
 8004226:	6822      	ldr	r2, [r4, #0]
 8004228:	0692      	lsls	r2, r2, #26
 800422a:	d430      	bmi.n	800428e <_printf_common+0xae>
 800422c:	0022      	movs	r2, r4
 800422e:	9901      	ldr	r1, [sp, #4]
 8004230:	9800      	ldr	r0, [sp, #0]
 8004232:	9d08      	ldr	r5, [sp, #32]
 8004234:	3243      	adds	r2, #67	@ 0x43
 8004236:	47a8      	blx	r5
 8004238:	3001      	adds	r0, #1
 800423a:	d025      	beq.n	8004288 <_printf_common+0xa8>
 800423c:	2206      	movs	r2, #6
 800423e:	6823      	ldr	r3, [r4, #0]
 8004240:	2500      	movs	r5, #0
 8004242:	4013      	ands	r3, r2
 8004244:	2b04      	cmp	r3, #4
 8004246:	d105      	bne.n	8004254 <_printf_common+0x74>
 8004248:	6833      	ldr	r3, [r6, #0]
 800424a:	68e5      	ldr	r5, [r4, #12]
 800424c:	1aed      	subs	r5, r5, r3
 800424e:	43eb      	mvns	r3, r5
 8004250:	17db      	asrs	r3, r3, #31
 8004252:	401d      	ands	r5, r3
 8004254:	68a3      	ldr	r3, [r4, #8]
 8004256:	6922      	ldr	r2, [r4, #16]
 8004258:	4293      	cmp	r3, r2
 800425a:	dd01      	ble.n	8004260 <_printf_common+0x80>
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	18ed      	adds	r5, r5, r3
 8004260:	2600      	movs	r6, #0
 8004262:	42b5      	cmp	r5, r6
 8004264:	d120      	bne.n	80042a8 <_printf_common+0xc8>
 8004266:	2000      	movs	r0, #0
 8004268:	e010      	b.n	800428c <_printf_common+0xac>
 800426a:	3501      	adds	r5, #1
 800426c:	68e3      	ldr	r3, [r4, #12]
 800426e:	6832      	ldr	r2, [r6, #0]
 8004270:	1a9b      	subs	r3, r3, r2
 8004272:	42ab      	cmp	r3, r5
 8004274:	ddd2      	ble.n	800421c <_printf_common+0x3c>
 8004276:	0022      	movs	r2, r4
 8004278:	2301      	movs	r3, #1
 800427a:	9901      	ldr	r1, [sp, #4]
 800427c:	9800      	ldr	r0, [sp, #0]
 800427e:	9f08      	ldr	r7, [sp, #32]
 8004280:	3219      	adds	r2, #25
 8004282:	47b8      	blx	r7
 8004284:	3001      	adds	r0, #1
 8004286:	d1f0      	bne.n	800426a <_printf_common+0x8a>
 8004288:	2001      	movs	r0, #1
 800428a:	4240      	negs	r0, r0
 800428c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800428e:	2030      	movs	r0, #48	@ 0x30
 8004290:	18e1      	adds	r1, r4, r3
 8004292:	3143      	adds	r1, #67	@ 0x43
 8004294:	7008      	strb	r0, [r1, #0]
 8004296:	0021      	movs	r1, r4
 8004298:	1c5a      	adds	r2, r3, #1
 800429a:	3145      	adds	r1, #69	@ 0x45
 800429c:	7809      	ldrb	r1, [r1, #0]
 800429e:	18a2      	adds	r2, r4, r2
 80042a0:	3243      	adds	r2, #67	@ 0x43
 80042a2:	3302      	adds	r3, #2
 80042a4:	7011      	strb	r1, [r2, #0]
 80042a6:	e7c1      	b.n	800422c <_printf_common+0x4c>
 80042a8:	0022      	movs	r2, r4
 80042aa:	2301      	movs	r3, #1
 80042ac:	9901      	ldr	r1, [sp, #4]
 80042ae:	9800      	ldr	r0, [sp, #0]
 80042b0:	9f08      	ldr	r7, [sp, #32]
 80042b2:	321a      	adds	r2, #26
 80042b4:	47b8      	blx	r7
 80042b6:	3001      	adds	r0, #1
 80042b8:	d0e6      	beq.n	8004288 <_printf_common+0xa8>
 80042ba:	3601      	adds	r6, #1
 80042bc:	e7d1      	b.n	8004262 <_printf_common+0x82>
	...

080042c0 <_printf_i>:
 80042c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042c2:	b08b      	sub	sp, #44	@ 0x2c
 80042c4:	9206      	str	r2, [sp, #24]
 80042c6:	000a      	movs	r2, r1
 80042c8:	3243      	adds	r2, #67	@ 0x43
 80042ca:	9307      	str	r3, [sp, #28]
 80042cc:	9005      	str	r0, [sp, #20]
 80042ce:	9203      	str	r2, [sp, #12]
 80042d0:	7e0a      	ldrb	r2, [r1, #24]
 80042d2:	000c      	movs	r4, r1
 80042d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80042d6:	2a78      	cmp	r2, #120	@ 0x78
 80042d8:	d809      	bhi.n	80042ee <_printf_i+0x2e>
 80042da:	2a62      	cmp	r2, #98	@ 0x62
 80042dc:	d80b      	bhi.n	80042f6 <_printf_i+0x36>
 80042de:	2a00      	cmp	r2, #0
 80042e0:	d100      	bne.n	80042e4 <_printf_i+0x24>
 80042e2:	e0bc      	b.n	800445e <_printf_i+0x19e>
 80042e4:	497b      	ldr	r1, [pc, #492]	@ (80044d4 <_printf_i+0x214>)
 80042e6:	9104      	str	r1, [sp, #16]
 80042e8:	2a58      	cmp	r2, #88	@ 0x58
 80042ea:	d100      	bne.n	80042ee <_printf_i+0x2e>
 80042ec:	e090      	b.n	8004410 <_printf_i+0x150>
 80042ee:	0025      	movs	r5, r4
 80042f0:	3542      	adds	r5, #66	@ 0x42
 80042f2:	702a      	strb	r2, [r5, #0]
 80042f4:	e022      	b.n	800433c <_printf_i+0x7c>
 80042f6:	0010      	movs	r0, r2
 80042f8:	3863      	subs	r0, #99	@ 0x63
 80042fa:	2815      	cmp	r0, #21
 80042fc:	d8f7      	bhi.n	80042ee <_printf_i+0x2e>
 80042fe:	f7fb ff01 	bl	8000104 <__gnu_thumb1_case_shi>
 8004302:	0016      	.short	0x0016
 8004304:	fff6001f 	.word	0xfff6001f
 8004308:	fff6fff6 	.word	0xfff6fff6
 800430c:	001ffff6 	.word	0x001ffff6
 8004310:	fff6fff6 	.word	0xfff6fff6
 8004314:	fff6fff6 	.word	0xfff6fff6
 8004318:	003600a1 	.word	0x003600a1
 800431c:	fff60080 	.word	0xfff60080
 8004320:	00b2fff6 	.word	0x00b2fff6
 8004324:	0036fff6 	.word	0x0036fff6
 8004328:	fff6fff6 	.word	0xfff6fff6
 800432c:	0084      	.short	0x0084
 800432e:	0025      	movs	r5, r4
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	3542      	adds	r5, #66	@ 0x42
 8004334:	1d11      	adds	r1, r2, #4
 8004336:	6019      	str	r1, [r3, #0]
 8004338:	6813      	ldr	r3, [r2, #0]
 800433a:	702b      	strb	r3, [r5, #0]
 800433c:	2301      	movs	r3, #1
 800433e:	e0a0      	b.n	8004482 <_printf_i+0x1c2>
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	6809      	ldr	r1, [r1, #0]
 8004344:	1d02      	adds	r2, r0, #4
 8004346:	060d      	lsls	r5, r1, #24
 8004348:	d50b      	bpl.n	8004362 <_printf_i+0xa2>
 800434a:	6806      	ldr	r6, [r0, #0]
 800434c:	601a      	str	r2, [r3, #0]
 800434e:	2e00      	cmp	r6, #0
 8004350:	da03      	bge.n	800435a <_printf_i+0x9a>
 8004352:	232d      	movs	r3, #45	@ 0x2d
 8004354:	9a03      	ldr	r2, [sp, #12]
 8004356:	4276      	negs	r6, r6
 8004358:	7013      	strb	r3, [r2, #0]
 800435a:	4b5e      	ldr	r3, [pc, #376]	@ (80044d4 <_printf_i+0x214>)
 800435c:	270a      	movs	r7, #10
 800435e:	9304      	str	r3, [sp, #16]
 8004360:	e018      	b.n	8004394 <_printf_i+0xd4>
 8004362:	6806      	ldr	r6, [r0, #0]
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	0649      	lsls	r1, r1, #25
 8004368:	d5f1      	bpl.n	800434e <_printf_i+0x8e>
 800436a:	b236      	sxth	r6, r6
 800436c:	e7ef      	b.n	800434e <_printf_i+0x8e>
 800436e:	6808      	ldr	r0, [r1, #0]
 8004370:	6819      	ldr	r1, [r3, #0]
 8004372:	c940      	ldmia	r1!, {r6}
 8004374:	0605      	lsls	r5, r0, #24
 8004376:	d402      	bmi.n	800437e <_printf_i+0xbe>
 8004378:	0640      	lsls	r0, r0, #25
 800437a:	d500      	bpl.n	800437e <_printf_i+0xbe>
 800437c:	b2b6      	uxth	r6, r6
 800437e:	6019      	str	r1, [r3, #0]
 8004380:	4b54      	ldr	r3, [pc, #336]	@ (80044d4 <_printf_i+0x214>)
 8004382:	270a      	movs	r7, #10
 8004384:	9304      	str	r3, [sp, #16]
 8004386:	2a6f      	cmp	r2, #111	@ 0x6f
 8004388:	d100      	bne.n	800438c <_printf_i+0xcc>
 800438a:	3f02      	subs	r7, #2
 800438c:	0023      	movs	r3, r4
 800438e:	2200      	movs	r2, #0
 8004390:	3343      	adds	r3, #67	@ 0x43
 8004392:	701a      	strb	r2, [r3, #0]
 8004394:	6863      	ldr	r3, [r4, #4]
 8004396:	60a3      	str	r3, [r4, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	db03      	blt.n	80043a4 <_printf_i+0xe4>
 800439c:	2104      	movs	r1, #4
 800439e:	6822      	ldr	r2, [r4, #0]
 80043a0:	438a      	bics	r2, r1
 80043a2:	6022      	str	r2, [r4, #0]
 80043a4:	2e00      	cmp	r6, #0
 80043a6:	d102      	bne.n	80043ae <_printf_i+0xee>
 80043a8:	9d03      	ldr	r5, [sp, #12]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00c      	beq.n	80043c8 <_printf_i+0x108>
 80043ae:	9d03      	ldr	r5, [sp, #12]
 80043b0:	0030      	movs	r0, r6
 80043b2:	0039      	movs	r1, r7
 80043b4:	f7fb ff36 	bl	8000224 <__aeabi_uidivmod>
 80043b8:	9b04      	ldr	r3, [sp, #16]
 80043ba:	3d01      	subs	r5, #1
 80043bc:	5c5b      	ldrb	r3, [r3, r1]
 80043be:	702b      	strb	r3, [r5, #0]
 80043c0:	0033      	movs	r3, r6
 80043c2:	0006      	movs	r6, r0
 80043c4:	429f      	cmp	r7, r3
 80043c6:	d9f3      	bls.n	80043b0 <_printf_i+0xf0>
 80043c8:	2f08      	cmp	r7, #8
 80043ca:	d109      	bne.n	80043e0 <_printf_i+0x120>
 80043cc:	6823      	ldr	r3, [r4, #0]
 80043ce:	07db      	lsls	r3, r3, #31
 80043d0:	d506      	bpl.n	80043e0 <_printf_i+0x120>
 80043d2:	6862      	ldr	r2, [r4, #4]
 80043d4:	6923      	ldr	r3, [r4, #16]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	dc02      	bgt.n	80043e0 <_printf_i+0x120>
 80043da:	2330      	movs	r3, #48	@ 0x30
 80043dc:	3d01      	subs	r5, #1
 80043de:	702b      	strb	r3, [r5, #0]
 80043e0:	9b03      	ldr	r3, [sp, #12]
 80043e2:	1b5b      	subs	r3, r3, r5
 80043e4:	6123      	str	r3, [r4, #16]
 80043e6:	9b07      	ldr	r3, [sp, #28]
 80043e8:	0021      	movs	r1, r4
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	9805      	ldr	r0, [sp, #20]
 80043ee:	9b06      	ldr	r3, [sp, #24]
 80043f0:	aa09      	add	r2, sp, #36	@ 0x24
 80043f2:	f7ff fef5 	bl	80041e0 <_printf_common>
 80043f6:	3001      	adds	r0, #1
 80043f8:	d148      	bne.n	800448c <_printf_i+0x1cc>
 80043fa:	2001      	movs	r0, #1
 80043fc:	4240      	negs	r0, r0
 80043fe:	b00b      	add	sp, #44	@ 0x2c
 8004400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004402:	2220      	movs	r2, #32
 8004404:	6809      	ldr	r1, [r1, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	6022      	str	r2, [r4, #0]
 800440a:	2278      	movs	r2, #120	@ 0x78
 800440c:	4932      	ldr	r1, [pc, #200]	@ (80044d8 <_printf_i+0x218>)
 800440e:	9104      	str	r1, [sp, #16]
 8004410:	0021      	movs	r1, r4
 8004412:	3145      	adds	r1, #69	@ 0x45
 8004414:	700a      	strb	r2, [r1, #0]
 8004416:	6819      	ldr	r1, [r3, #0]
 8004418:	6822      	ldr	r2, [r4, #0]
 800441a:	c940      	ldmia	r1!, {r6}
 800441c:	0610      	lsls	r0, r2, #24
 800441e:	d402      	bmi.n	8004426 <_printf_i+0x166>
 8004420:	0650      	lsls	r0, r2, #25
 8004422:	d500      	bpl.n	8004426 <_printf_i+0x166>
 8004424:	b2b6      	uxth	r6, r6
 8004426:	6019      	str	r1, [r3, #0]
 8004428:	07d3      	lsls	r3, r2, #31
 800442a:	d502      	bpl.n	8004432 <_printf_i+0x172>
 800442c:	2320      	movs	r3, #32
 800442e:	4313      	orrs	r3, r2
 8004430:	6023      	str	r3, [r4, #0]
 8004432:	2e00      	cmp	r6, #0
 8004434:	d001      	beq.n	800443a <_printf_i+0x17a>
 8004436:	2710      	movs	r7, #16
 8004438:	e7a8      	b.n	800438c <_printf_i+0xcc>
 800443a:	2220      	movs	r2, #32
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	4393      	bics	r3, r2
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	e7f8      	b.n	8004436 <_printf_i+0x176>
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	680d      	ldr	r5, [r1, #0]
 8004448:	1d10      	adds	r0, r2, #4
 800444a:	6949      	ldr	r1, [r1, #20]
 800444c:	6018      	str	r0, [r3, #0]
 800444e:	6813      	ldr	r3, [r2, #0]
 8004450:	062e      	lsls	r6, r5, #24
 8004452:	d501      	bpl.n	8004458 <_printf_i+0x198>
 8004454:	6019      	str	r1, [r3, #0]
 8004456:	e002      	b.n	800445e <_printf_i+0x19e>
 8004458:	066d      	lsls	r5, r5, #25
 800445a:	d5fb      	bpl.n	8004454 <_printf_i+0x194>
 800445c:	8019      	strh	r1, [r3, #0]
 800445e:	2300      	movs	r3, #0
 8004460:	9d03      	ldr	r5, [sp, #12]
 8004462:	6123      	str	r3, [r4, #16]
 8004464:	e7bf      	b.n	80043e6 <_printf_i+0x126>
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	1d11      	adds	r1, r2, #4
 800446a:	6019      	str	r1, [r3, #0]
 800446c:	6815      	ldr	r5, [r2, #0]
 800446e:	2100      	movs	r1, #0
 8004470:	0028      	movs	r0, r5
 8004472:	6862      	ldr	r2, [r4, #4]
 8004474:	f000 f996 	bl	80047a4 <memchr>
 8004478:	2800      	cmp	r0, #0
 800447a:	d001      	beq.n	8004480 <_printf_i+0x1c0>
 800447c:	1b40      	subs	r0, r0, r5
 800447e:	6060      	str	r0, [r4, #4]
 8004480:	6863      	ldr	r3, [r4, #4]
 8004482:	6123      	str	r3, [r4, #16]
 8004484:	2300      	movs	r3, #0
 8004486:	9a03      	ldr	r2, [sp, #12]
 8004488:	7013      	strb	r3, [r2, #0]
 800448a:	e7ac      	b.n	80043e6 <_printf_i+0x126>
 800448c:	002a      	movs	r2, r5
 800448e:	6923      	ldr	r3, [r4, #16]
 8004490:	9906      	ldr	r1, [sp, #24]
 8004492:	9805      	ldr	r0, [sp, #20]
 8004494:	9d07      	ldr	r5, [sp, #28]
 8004496:	47a8      	blx	r5
 8004498:	3001      	adds	r0, #1
 800449a:	d0ae      	beq.n	80043fa <_printf_i+0x13a>
 800449c:	6823      	ldr	r3, [r4, #0]
 800449e:	079b      	lsls	r3, r3, #30
 80044a0:	d415      	bmi.n	80044ce <_printf_i+0x20e>
 80044a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044a4:	68e0      	ldr	r0, [r4, #12]
 80044a6:	4298      	cmp	r0, r3
 80044a8:	daa9      	bge.n	80043fe <_printf_i+0x13e>
 80044aa:	0018      	movs	r0, r3
 80044ac:	e7a7      	b.n	80043fe <_printf_i+0x13e>
 80044ae:	0022      	movs	r2, r4
 80044b0:	2301      	movs	r3, #1
 80044b2:	9906      	ldr	r1, [sp, #24]
 80044b4:	9805      	ldr	r0, [sp, #20]
 80044b6:	9e07      	ldr	r6, [sp, #28]
 80044b8:	3219      	adds	r2, #25
 80044ba:	47b0      	blx	r6
 80044bc:	3001      	adds	r0, #1
 80044be:	d09c      	beq.n	80043fa <_printf_i+0x13a>
 80044c0:	3501      	adds	r5, #1
 80044c2:	68e3      	ldr	r3, [r4, #12]
 80044c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	42ab      	cmp	r3, r5
 80044ca:	dcf0      	bgt.n	80044ae <_printf_i+0x1ee>
 80044cc:	e7e9      	b.n	80044a2 <_printf_i+0x1e2>
 80044ce:	2500      	movs	r5, #0
 80044d0:	e7f7      	b.n	80044c2 <_printf_i+0x202>
 80044d2:	46c0      	nop			@ (mov r8, r8)
 80044d4:	080049a5 	.word	0x080049a5
 80044d8:	080049b6 	.word	0x080049b6

080044dc <__sflush_r>:
 80044dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044de:	220c      	movs	r2, #12
 80044e0:	5e8b      	ldrsh	r3, [r1, r2]
 80044e2:	0005      	movs	r5, r0
 80044e4:	000c      	movs	r4, r1
 80044e6:	071a      	lsls	r2, r3, #28
 80044e8:	d456      	bmi.n	8004598 <__sflush_r+0xbc>
 80044ea:	684a      	ldr	r2, [r1, #4]
 80044ec:	2a00      	cmp	r2, #0
 80044ee:	dc02      	bgt.n	80044f6 <__sflush_r+0x1a>
 80044f0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80044f2:	2a00      	cmp	r2, #0
 80044f4:	dd4e      	ble.n	8004594 <__sflush_r+0xb8>
 80044f6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80044f8:	2f00      	cmp	r7, #0
 80044fa:	d04b      	beq.n	8004594 <__sflush_r+0xb8>
 80044fc:	2200      	movs	r2, #0
 80044fe:	2080      	movs	r0, #128	@ 0x80
 8004500:	682e      	ldr	r6, [r5, #0]
 8004502:	602a      	str	r2, [r5, #0]
 8004504:	001a      	movs	r2, r3
 8004506:	0140      	lsls	r0, r0, #5
 8004508:	6a21      	ldr	r1, [r4, #32]
 800450a:	4002      	ands	r2, r0
 800450c:	4203      	tst	r3, r0
 800450e:	d033      	beq.n	8004578 <__sflush_r+0x9c>
 8004510:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004512:	89a3      	ldrh	r3, [r4, #12]
 8004514:	075b      	lsls	r3, r3, #29
 8004516:	d506      	bpl.n	8004526 <__sflush_r+0x4a>
 8004518:	6863      	ldr	r3, [r4, #4]
 800451a:	1ad2      	subs	r2, r2, r3
 800451c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <__sflush_r+0x4a>
 8004522:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004524:	1ad2      	subs	r2, r2, r3
 8004526:	2300      	movs	r3, #0
 8004528:	0028      	movs	r0, r5
 800452a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800452c:	6a21      	ldr	r1, [r4, #32]
 800452e:	47b8      	blx	r7
 8004530:	89a2      	ldrh	r2, [r4, #12]
 8004532:	1c43      	adds	r3, r0, #1
 8004534:	d106      	bne.n	8004544 <__sflush_r+0x68>
 8004536:	6829      	ldr	r1, [r5, #0]
 8004538:	291d      	cmp	r1, #29
 800453a:	d846      	bhi.n	80045ca <__sflush_r+0xee>
 800453c:	4b29      	ldr	r3, [pc, #164]	@ (80045e4 <__sflush_r+0x108>)
 800453e:	410b      	asrs	r3, r1
 8004540:	07db      	lsls	r3, r3, #31
 8004542:	d442      	bmi.n	80045ca <__sflush_r+0xee>
 8004544:	2300      	movs	r3, #0
 8004546:	6063      	str	r3, [r4, #4]
 8004548:	6923      	ldr	r3, [r4, #16]
 800454a:	6023      	str	r3, [r4, #0]
 800454c:	04d2      	lsls	r2, r2, #19
 800454e:	d505      	bpl.n	800455c <__sflush_r+0x80>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d102      	bne.n	800455a <__sflush_r+0x7e>
 8004554:	682b      	ldr	r3, [r5, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d100      	bne.n	800455c <__sflush_r+0x80>
 800455a:	6560      	str	r0, [r4, #84]	@ 0x54
 800455c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800455e:	602e      	str	r6, [r5, #0]
 8004560:	2900      	cmp	r1, #0
 8004562:	d017      	beq.n	8004594 <__sflush_r+0xb8>
 8004564:	0023      	movs	r3, r4
 8004566:	3344      	adds	r3, #68	@ 0x44
 8004568:	4299      	cmp	r1, r3
 800456a:	d002      	beq.n	8004572 <__sflush_r+0x96>
 800456c:	0028      	movs	r0, r5
 800456e:	f7ff fbf7 	bl	8003d60 <_free_r>
 8004572:	2300      	movs	r3, #0
 8004574:	6363      	str	r3, [r4, #52]	@ 0x34
 8004576:	e00d      	b.n	8004594 <__sflush_r+0xb8>
 8004578:	2301      	movs	r3, #1
 800457a:	0028      	movs	r0, r5
 800457c:	47b8      	blx	r7
 800457e:	0002      	movs	r2, r0
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	d1c6      	bne.n	8004512 <__sflush_r+0x36>
 8004584:	682b      	ldr	r3, [r5, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0c3      	beq.n	8004512 <__sflush_r+0x36>
 800458a:	2b1d      	cmp	r3, #29
 800458c:	d001      	beq.n	8004592 <__sflush_r+0xb6>
 800458e:	2b16      	cmp	r3, #22
 8004590:	d11a      	bne.n	80045c8 <__sflush_r+0xec>
 8004592:	602e      	str	r6, [r5, #0]
 8004594:	2000      	movs	r0, #0
 8004596:	e01e      	b.n	80045d6 <__sflush_r+0xfa>
 8004598:	690e      	ldr	r6, [r1, #16]
 800459a:	2e00      	cmp	r6, #0
 800459c:	d0fa      	beq.n	8004594 <__sflush_r+0xb8>
 800459e:	680f      	ldr	r7, [r1, #0]
 80045a0:	600e      	str	r6, [r1, #0]
 80045a2:	1bba      	subs	r2, r7, r6
 80045a4:	9201      	str	r2, [sp, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	079b      	lsls	r3, r3, #30
 80045aa:	d100      	bne.n	80045ae <__sflush_r+0xd2>
 80045ac:	694a      	ldr	r2, [r1, #20]
 80045ae:	60a2      	str	r2, [r4, #8]
 80045b0:	9b01      	ldr	r3, [sp, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	ddee      	ble.n	8004594 <__sflush_r+0xb8>
 80045b6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80045b8:	0032      	movs	r2, r6
 80045ba:	001f      	movs	r7, r3
 80045bc:	0028      	movs	r0, r5
 80045be:	9b01      	ldr	r3, [sp, #4]
 80045c0:	6a21      	ldr	r1, [r4, #32]
 80045c2:	47b8      	blx	r7
 80045c4:	2800      	cmp	r0, #0
 80045c6:	dc07      	bgt.n	80045d8 <__sflush_r+0xfc>
 80045c8:	89a2      	ldrh	r2, [r4, #12]
 80045ca:	2340      	movs	r3, #64	@ 0x40
 80045cc:	2001      	movs	r0, #1
 80045ce:	4313      	orrs	r3, r2
 80045d0:	b21b      	sxth	r3, r3
 80045d2:	81a3      	strh	r3, [r4, #12]
 80045d4:	4240      	negs	r0, r0
 80045d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80045d8:	9b01      	ldr	r3, [sp, #4]
 80045da:	1836      	adds	r6, r6, r0
 80045dc:	1a1b      	subs	r3, r3, r0
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	e7e6      	b.n	80045b0 <__sflush_r+0xd4>
 80045e2:	46c0      	nop			@ (mov r8, r8)
 80045e4:	dfbffffe 	.word	0xdfbffffe

080045e8 <_fflush_r>:
 80045e8:	690b      	ldr	r3, [r1, #16]
 80045ea:	b570      	push	{r4, r5, r6, lr}
 80045ec:	0005      	movs	r5, r0
 80045ee:	000c      	movs	r4, r1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d102      	bne.n	80045fa <_fflush_r+0x12>
 80045f4:	2500      	movs	r5, #0
 80045f6:	0028      	movs	r0, r5
 80045f8:	bd70      	pop	{r4, r5, r6, pc}
 80045fa:	2800      	cmp	r0, #0
 80045fc:	d004      	beq.n	8004608 <_fflush_r+0x20>
 80045fe:	6a03      	ldr	r3, [r0, #32]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <_fflush_r+0x20>
 8004604:	f7ff fa98 	bl	8003b38 <__sinit>
 8004608:	220c      	movs	r2, #12
 800460a:	5ea3      	ldrsh	r3, [r4, r2]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0f1      	beq.n	80045f4 <_fflush_r+0xc>
 8004610:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004612:	07d2      	lsls	r2, r2, #31
 8004614:	d404      	bmi.n	8004620 <_fflush_r+0x38>
 8004616:	059b      	lsls	r3, r3, #22
 8004618:	d402      	bmi.n	8004620 <_fflush_r+0x38>
 800461a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800461c:	f7ff fb9d 	bl	8003d5a <__retarget_lock_acquire_recursive>
 8004620:	0028      	movs	r0, r5
 8004622:	0021      	movs	r1, r4
 8004624:	f7ff ff5a 	bl	80044dc <__sflush_r>
 8004628:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800462a:	0005      	movs	r5, r0
 800462c:	07db      	lsls	r3, r3, #31
 800462e:	d4e2      	bmi.n	80045f6 <_fflush_r+0xe>
 8004630:	89a3      	ldrh	r3, [r4, #12]
 8004632:	059b      	lsls	r3, r3, #22
 8004634:	d4df      	bmi.n	80045f6 <_fflush_r+0xe>
 8004636:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004638:	f7ff fb90 	bl	8003d5c <__retarget_lock_release_recursive>
 800463c:	e7db      	b.n	80045f6 <_fflush_r+0xe>

0800463e <__swbuf_r>:
 800463e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004640:	0006      	movs	r6, r0
 8004642:	000d      	movs	r5, r1
 8004644:	0014      	movs	r4, r2
 8004646:	2800      	cmp	r0, #0
 8004648:	d004      	beq.n	8004654 <__swbuf_r+0x16>
 800464a:	6a03      	ldr	r3, [r0, #32]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <__swbuf_r+0x16>
 8004650:	f7ff fa72 	bl	8003b38 <__sinit>
 8004654:	69a3      	ldr	r3, [r4, #24]
 8004656:	60a3      	str	r3, [r4, #8]
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	071b      	lsls	r3, r3, #28
 800465c:	d502      	bpl.n	8004664 <__swbuf_r+0x26>
 800465e:	6923      	ldr	r3, [r4, #16]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d109      	bne.n	8004678 <__swbuf_r+0x3a>
 8004664:	0021      	movs	r1, r4
 8004666:	0030      	movs	r0, r6
 8004668:	f000 f82c 	bl	80046c4 <__swsetup_r>
 800466c:	2800      	cmp	r0, #0
 800466e:	d003      	beq.n	8004678 <__swbuf_r+0x3a>
 8004670:	2501      	movs	r5, #1
 8004672:	426d      	negs	r5, r5
 8004674:	0028      	movs	r0, r5
 8004676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004678:	6923      	ldr	r3, [r4, #16]
 800467a:	6820      	ldr	r0, [r4, #0]
 800467c:	b2ef      	uxtb	r7, r5
 800467e:	1ac0      	subs	r0, r0, r3
 8004680:	6963      	ldr	r3, [r4, #20]
 8004682:	b2ed      	uxtb	r5, r5
 8004684:	4283      	cmp	r3, r0
 8004686:	dc05      	bgt.n	8004694 <__swbuf_r+0x56>
 8004688:	0021      	movs	r1, r4
 800468a:	0030      	movs	r0, r6
 800468c:	f7ff ffac 	bl	80045e8 <_fflush_r>
 8004690:	2800      	cmp	r0, #0
 8004692:	d1ed      	bne.n	8004670 <__swbuf_r+0x32>
 8004694:	68a3      	ldr	r3, [r4, #8]
 8004696:	3001      	adds	r0, #1
 8004698:	3b01      	subs	r3, #1
 800469a:	60a3      	str	r3, [r4, #8]
 800469c:	6823      	ldr	r3, [r4, #0]
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	6022      	str	r2, [r4, #0]
 80046a2:	701f      	strb	r7, [r3, #0]
 80046a4:	6963      	ldr	r3, [r4, #20]
 80046a6:	4283      	cmp	r3, r0
 80046a8:	d004      	beq.n	80046b4 <__swbuf_r+0x76>
 80046aa:	89a3      	ldrh	r3, [r4, #12]
 80046ac:	07db      	lsls	r3, r3, #31
 80046ae:	d5e1      	bpl.n	8004674 <__swbuf_r+0x36>
 80046b0:	2d0a      	cmp	r5, #10
 80046b2:	d1df      	bne.n	8004674 <__swbuf_r+0x36>
 80046b4:	0021      	movs	r1, r4
 80046b6:	0030      	movs	r0, r6
 80046b8:	f7ff ff96 	bl	80045e8 <_fflush_r>
 80046bc:	2800      	cmp	r0, #0
 80046be:	d0d9      	beq.n	8004674 <__swbuf_r+0x36>
 80046c0:	e7d6      	b.n	8004670 <__swbuf_r+0x32>
	...

080046c4 <__swsetup_r>:
 80046c4:	4b2d      	ldr	r3, [pc, #180]	@ (800477c <__swsetup_r+0xb8>)
 80046c6:	b570      	push	{r4, r5, r6, lr}
 80046c8:	0005      	movs	r5, r0
 80046ca:	6818      	ldr	r0, [r3, #0]
 80046cc:	000c      	movs	r4, r1
 80046ce:	2800      	cmp	r0, #0
 80046d0:	d004      	beq.n	80046dc <__swsetup_r+0x18>
 80046d2:	6a03      	ldr	r3, [r0, #32]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <__swsetup_r+0x18>
 80046d8:	f7ff fa2e 	bl	8003b38 <__sinit>
 80046dc:	230c      	movs	r3, #12
 80046de:	5ee2      	ldrsh	r2, [r4, r3]
 80046e0:	0713      	lsls	r3, r2, #28
 80046e2:	d423      	bmi.n	800472c <__swsetup_r+0x68>
 80046e4:	06d3      	lsls	r3, r2, #27
 80046e6:	d407      	bmi.n	80046f8 <__swsetup_r+0x34>
 80046e8:	2309      	movs	r3, #9
 80046ea:	602b      	str	r3, [r5, #0]
 80046ec:	2340      	movs	r3, #64	@ 0x40
 80046ee:	2001      	movs	r0, #1
 80046f0:	4313      	orrs	r3, r2
 80046f2:	81a3      	strh	r3, [r4, #12]
 80046f4:	4240      	negs	r0, r0
 80046f6:	e03a      	b.n	800476e <__swsetup_r+0xaa>
 80046f8:	0752      	lsls	r2, r2, #29
 80046fa:	d513      	bpl.n	8004724 <__swsetup_r+0x60>
 80046fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046fe:	2900      	cmp	r1, #0
 8004700:	d008      	beq.n	8004714 <__swsetup_r+0x50>
 8004702:	0023      	movs	r3, r4
 8004704:	3344      	adds	r3, #68	@ 0x44
 8004706:	4299      	cmp	r1, r3
 8004708:	d002      	beq.n	8004710 <__swsetup_r+0x4c>
 800470a:	0028      	movs	r0, r5
 800470c:	f7ff fb28 	bl	8003d60 <_free_r>
 8004710:	2300      	movs	r3, #0
 8004712:	6363      	str	r3, [r4, #52]	@ 0x34
 8004714:	2224      	movs	r2, #36	@ 0x24
 8004716:	89a3      	ldrh	r3, [r4, #12]
 8004718:	4393      	bics	r3, r2
 800471a:	81a3      	strh	r3, [r4, #12]
 800471c:	2300      	movs	r3, #0
 800471e:	6063      	str	r3, [r4, #4]
 8004720:	6923      	ldr	r3, [r4, #16]
 8004722:	6023      	str	r3, [r4, #0]
 8004724:	2308      	movs	r3, #8
 8004726:	89a2      	ldrh	r2, [r4, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	81a3      	strh	r3, [r4, #12]
 800472c:	6923      	ldr	r3, [r4, #16]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10b      	bne.n	800474a <__swsetup_r+0x86>
 8004732:	21a0      	movs	r1, #160	@ 0xa0
 8004734:	2280      	movs	r2, #128	@ 0x80
 8004736:	89a3      	ldrh	r3, [r4, #12]
 8004738:	0089      	lsls	r1, r1, #2
 800473a:	0092      	lsls	r2, r2, #2
 800473c:	400b      	ands	r3, r1
 800473e:	4293      	cmp	r3, r2
 8004740:	d003      	beq.n	800474a <__swsetup_r+0x86>
 8004742:	0021      	movs	r1, r4
 8004744:	0028      	movs	r0, r5
 8004746:	f000 f863 	bl	8004810 <__smakebuf_r>
 800474a:	230c      	movs	r3, #12
 800474c:	5ee2      	ldrsh	r2, [r4, r3]
 800474e:	2101      	movs	r1, #1
 8004750:	0013      	movs	r3, r2
 8004752:	400b      	ands	r3, r1
 8004754:	420a      	tst	r2, r1
 8004756:	d00b      	beq.n	8004770 <__swsetup_r+0xac>
 8004758:	2300      	movs	r3, #0
 800475a:	60a3      	str	r3, [r4, #8]
 800475c:	6963      	ldr	r3, [r4, #20]
 800475e:	425b      	negs	r3, r3
 8004760:	61a3      	str	r3, [r4, #24]
 8004762:	2000      	movs	r0, #0
 8004764:	6923      	ldr	r3, [r4, #16]
 8004766:	4283      	cmp	r3, r0
 8004768:	d101      	bne.n	800476e <__swsetup_r+0xaa>
 800476a:	0613      	lsls	r3, r2, #24
 800476c:	d4be      	bmi.n	80046ec <__swsetup_r+0x28>
 800476e:	bd70      	pop	{r4, r5, r6, pc}
 8004770:	0791      	lsls	r1, r2, #30
 8004772:	d400      	bmi.n	8004776 <__swsetup_r+0xb2>
 8004774:	6963      	ldr	r3, [r4, #20]
 8004776:	60a3      	str	r3, [r4, #8]
 8004778:	e7f3      	b.n	8004762 <__swsetup_r+0x9e>
 800477a:	46c0      	nop			@ (mov r8, r8)
 800477c:	20000018 	.word	0x20000018

08004780 <_sbrk_r>:
 8004780:	2300      	movs	r3, #0
 8004782:	b570      	push	{r4, r5, r6, lr}
 8004784:	4d06      	ldr	r5, [pc, #24]	@ (80047a0 <_sbrk_r+0x20>)
 8004786:	0004      	movs	r4, r0
 8004788:	0008      	movs	r0, r1
 800478a:	602b      	str	r3, [r5, #0]
 800478c:	f7ff f8de 	bl	800394c <_sbrk>
 8004790:	1c43      	adds	r3, r0, #1
 8004792:	d103      	bne.n	800479c <_sbrk_r+0x1c>
 8004794:	682b      	ldr	r3, [r5, #0]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d000      	beq.n	800479c <_sbrk_r+0x1c>
 800479a:	6023      	str	r3, [r4, #0]
 800479c:	bd70      	pop	{r4, r5, r6, pc}
 800479e:	46c0      	nop			@ (mov r8, r8)
 80047a0:	200002c4 	.word	0x200002c4

080047a4 <memchr>:
 80047a4:	b2c9      	uxtb	r1, r1
 80047a6:	1882      	adds	r2, r0, r2
 80047a8:	4290      	cmp	r0, r2
 80047aa:	d101      	bne.n	80047b0 <memchr+0xc>
 80047ac:	2000      	movs	r0, #0
 80047ae:	4770      	bx	lr
 80047b0:	7803      	ldrb	r3, [r0, #0]
 80047b2:	428b      	cmp	r3, r1
 80047b4:	d0fb      	beq.n	80047ae <memchr+0xa>
 80047b6:	3001      	adds	r0, #1
 80047b8:	e7f6      	b.n	80047a8 <memchr+0x4>
	...

080047bc <__swhatbuf_r>:
 80047bc:	b570      	push	{r4, r5, r6, lr}
 80047be:	000e      	movs	r6, r1
 80047c0:	001d      	movs	r5, r3
 80047c2:	230e      	movs	r3, #14
 80047c4:	5ec9      	ldrsh	r1, [r1, r3]
 80047c6:	0014      	movs	r4, r2
 80047c8:	b096      	sub	sp, #88	@ 0x58
 80047ca:	2900      	cmp	r1, #0
 80047cc:	da0c      	bge.n	80047e8 <__swhatbuf_r+0x2c>
 80047ce:	89b2      	ldrh	r2, [r6, #12]
 80047d0:	2380      	movs	r3, #128	@ 0x80
 80047d2:	0011      	movs	r1, r2
 80047d4:	4019      	ands	r1, r3
 80047d6:	421a      	tst	r2, r3
 80047d8:	d114      	bne.n	8004804 <__swhatbuf_r+0x48>
 80047da:	2380      	movs	r3, #128	@ 0x80
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	2000      	movs	r0, #0
 80047e0:	6029      	str	r1, [r5, #0]
 80047e2:	6023      	str	r3, [r4, #0]
 80047e4:	b016      	add	sp, #88	@ 0x58
 80047e6:	bd70      	pop	{r4, r5, r6, pc}
 80047e8:	466a      	mov	r2, sp
 80047ea:	f000 f853 	bl	8004894 <_fstat_r>
 80047ee:	2800      	cmp	r0, #0
 80047f0:	dbed      	blt.n	80047ce <__swhatbuf_r+0x12>
 80047f2:	23f0      	movs	r3, #240	@ 0xf0
 80047f4:	9901      	ldr	r1, [sp, #4]
 80047f6:	021b      	lsls	r3, r3, #8
 80047f8:	4019      	ands	r1, r3
 80047fa:	4b04      	ldr	r3, [pc, #16]	@ (800480c <__swhatbuf_r+0x50>)
 80047fc:	18c9      	adds	r1, r1, r3
 80047fe:	424b      	negs	r3, r1
 8004800:	4159      	adcs	r1, r3
 8004802:	e7ea      	b.n	80047da <__swhatbuf_r+0x1e>
 8004804:	2100      	movs	r1, #0
 8004806:	2340      	movs	r3, #64	@ 0x40
 8004808:	e7e9      	b.n	80047de <__swhatbuf_r+0x22>
 800480a:	46c0      	nop			@ (mov r8, r8)
 800480c:	ffffe000 	.word	0xffffe000

08004810 <__smakebuf_r>:
 8004810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004812:	2602      	movs	r6, #2
 8004814:	898b      	ldrh	r3, [r1, #12]
 8004816:	0005      	movs	r5, r0
 8004818:	000c      	movs	r4, r1
 800481a:	b085      	sub	sp, #20
 800481c:	4233      	tst	r3, r6
 800481e:	d007      	beq.n	8004830 <__smakebuf_r+0x20>
 8004820:	0023      	movs	r3, r4
 8004822:	3347      	adds	r3, #71	@ 0x47
 8004824:	6023      	str	r3, [r4, #0]
 8004826:	6123      	str	r3, [r4, #16]
 8004828:	2301      	movs	r3, #1
 800482a:	6163      	str	r3, [r4, #20]
 800482c:	b005      	add	sp, #20
 800482e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004830:	ab03      	add	r3, sp, #12
 8004832:	aa02      	add	r2, sp, #8
 8004834:	f7ff ffc2 	bl	80047bc <__swhatbuf_r>
 8004838:	9f02      	ldr	r7, [sp, #8]
 800483a:	9001      	str	r0, [sp, #4]
 800483c:	0039      	movs	r1, r7
 800483e:	0028      	movs	r0, r5
 8004840:	f7ff fafa 	bl	8003e38 <_malloc_r>
 8004844:	2800      	cmp	r0, #0
 8004846:	d108      	bne.n	800485a <__smakebuf_r+0x4a>
 8004848:	220c      	movs	r2, #12
 800484a:	5ea3      	ldrsh	r3, [r4, r2]
 800484c:	059a      	lsls	r2, r3, #22
 800484e:	d4ed      	bmi.n	800482c <__smakebuf_r+0x1c>
 8004850:	2203      	movs	r2, #3
 8004852:	4393      	bics	r3, r2
 8004854:	431e      	orrs	r6, r3
 8004856:	81a6      	strh	r6, [r4, #12]
 8004858:	e7e2      	b.n	8004820 <__smakebuf_r+0x10>
 800485a:	2380      	movs	r3, #128	@ 0x80
 800485c:	89a2      	ldrh	r2, [r4, #12]
 800485e:	6020      	str	r0, [r4, #0]
 8004860:	4313      	orrs	r3, r2
 8004862:	81a3      	strh	r3, [r4, #12]
 8004864:	9b03      	ldr	r3, [sp, #12]
 8004866:	6120      	str	r0, [r4, #16]
 8004868:	6167      	str	r7, [r4, #20]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00c      	beq.n	8004888 <__smakebuf_r+0x78>
 800486e:	0028      	movs	r0, r5
 8004870:	230e      	movs	r3, #14
 8004872:	5ee1      	ldrsh	r1, [r4, r3]
 8004874:	f000 f820 	bl	80048b8 <_isatty_r>
 8004878:	2800      	cmp	r0, #0
 800487a:	d005      	beq.n	8004888 <__smakebuf_r+0x78>
 800487c:	2303      	movs	r3, #3
 800487e:	89a2      	ldrh	r2, [r4, #12]
 8004880:	439a      	bics	r2, r3
 8004882:	3b02      	subs	r3, #2
 8004884:	4313      	orrs	r3, r2
 8004886:	81a3      	strh	r3, [r4, #12]
 8004888:	89a3      	ldrh	r3, [r4, #12]
 800488a:	9a01      	ldr	r2, [sp, #4]
 800488c:	4313      	orrs	r3, r2
 800488e:	81a3      	strh	r3, [r4, #12]
 8004890:	e7cc      	b.n	800482c <__smakebuf_r+0x1c>
	...

08004894 <_fstat_r>:
 8004894:	2300      	movs	r3, #0
 8004896:	b570      	push	{r4, r5, r6, lr}
 8004898:	4d06      	ldr	r5, [pc, #24]	@ (80048b4 <_fstat_r+0x20>)
 800489a:	0004      	movs	r4, r0
 800489c:	0008      	movs	r0, r1
 800489e:	0011      	movs	r1, r2
 80048a0:	602b      	str	r3, [r5, #0]
 80048a2:	f7ff f831 	bl	8003908 <_fstat>
 80048a6:	1c43      	adds	r3, r0, #1
 80048a8:	d103      	bne.n	80048b2 <_fstat_r+0x1e>
 80048aa:	682b      	ldr	r3, [r5, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d000      	beq.n	80048b2 <_fstat_r+0x1e>
 80048b0:	6023      	str	r3, [r4, #0]
 80048b2:	bd70      	pop	{r4, r5, r6, pc}
 80048b4:	200002c4 	.word	0x200002c4

080048b8 <_isatty_r>:
 80048b8:	2300      	movs	r3, #0
 80048ba:	b570      	push	{r4, r5, r6, lr}
 80048bc:	4d06      	ldr	r5, [pc, #24]	@ (80048d8 <_isatty_r+0x20>)
 80048be:	0004      	movs	r4, r0
 80048c0:	0008      	movs	r0, r1
 80048c2:	602b      	str	r3, [r5, #0]
 80048c4:	f7ff f82e 	bl	8003924 <_isatty>
 80048c8:	1c43      	adds	r3, r0, #1
 80048ca:	d103      	bne.n	80048d4 <_isatty_r+0x1c>
 80048cc:	682b      	ldr	r3, [r5, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d000      	beq.n	80048d4 <_isatty_r+0x1c>
 80048d2:	6023      	str	r3, [r4, #0]
 80048d4:	bd70      	pop	{r4, r5, r6, pc}
 80048d6:	46c0      	nop			@ (mov r8, r8)
 80048d8:	200002c4 	.word	0x200002c4

080048dc <_init>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e2:	bc08      	pop	{r3}
 80048e4:	469e      	mov	lr, r3
 80048e6:	4770      	bx	lr

080048e8 <_fini>:
 80048e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ea:	46c0      	nop			@ (mov r8, r8)
 80048ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ee:	bc08      	pop	{r3}
 80048f0:	469e      	mov	lr, r3
 80048f2:	4770      	bx	lr
