<stg><name>threshold</name>


<trans_list>

<trans id="12" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="14" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %over_thresh_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="over_thresh_loc"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="8">
<![CDATA[
entry:2 %call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear, i8 %over_thresh_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="8">
<![CDATA[
entry:2 %call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear, i8 %over_thresh_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:3 %pkt_data_V = load i8 %over_thresh_loc

]]></Node>
<StgValue><ssdm name="pkt_data_V"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_last_V, i8 %pkt_data_V, i1 0, i1 0, i1 1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Out_r_V_last_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_keep_V, i8 %Out_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0">
<![CDATA[
entry:5 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="15" name="appear" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="appear"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="16" name="Out_r_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Out_r_V_data_V"/></StgValue>
</port>
<port id="17" name="Out_r_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Out_r_V_keep_V"/></StgValue>
</port>
<port id="18" name="Out_r_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Out_r_V_strb_V"/></StgValue>
</port>
<port id="19" name="Out_r_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="Out_r_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="21" from="StgValue_20" to="over_thresh_loc" fromId="20" toId="5">
</dataflow>
<dataflow id="23" from="threshold_Pipeline_VITIS_LOOP_58_1" to="call_ln0" fromId="22" toId="6">
</dataflow>
<dataflow id="24" from="appear" to="call_ln0" fromId="15" toId="6">
</dataflow>
<dataflow id="25" from="over_thresh_loc" to="call_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="26" from="threshold_Pipeline_VITIS_LOOP_58_1" to="call_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="27" from="appear" to="call_ln0" fromId="15" toId="7">
</dataflow>
<dataflow id="28" from="over_thresh_loc" to="call_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="29" from="over_thresh_loc" to="pkt_data_V" fromId="5" toId="8">
</dataflow>
<dataflow id="31" from="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A" to="write_ln304" fromId="30" toId="9">
</dataflow>
<dataflow id="32" from="Out_r_V_data_V" to="write_ln304" fromId="16" toId="9">
</dataflow>
<dataflow id="33" from="Out_r_V_keep_V" to="write_ln304" fromId="17" toId="9">
</dataflow>
<dataflow id="34" from="Out_r_V_strb_V" to="write_ln304" fromId="18" toId="9">
</dataflow>
<dataflow id="35" from="Out_r_V_last_V" to="write_ln304" fromId="19" toId="9">
</dataflow>
<dataflow id="36" from="pkt_data_V" to="write_ln304" fromId="8" toId="9">
</dataflow>
<dataflow id="38" from="StgValue_37" to="write_ln304" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_37" to="write_ln304" fromId="37" toId="9">
</dataflow>
<dataflow id="41" from="StgValue_40" to="write_ln304" fromId="40" toId="9">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="44" from="Out_r_V_last_V" to="specinterface_ln0" fromId="19" toId="10">
</dataflow>
<dataflow id="45" from="Out_r_V_strb_V" to="specinterface_ln0" fromId="18" toId="10">
</dataflow>
<dataflow id="46" from="Out_r_V_keep_V" to="specinterface_ln0" fromId="17" toId="10">
</dataflow>
<dataflow id="47" from="Out_r_V_data_V" to="specinterface_ln0" fromId="16" toId="10">
</dataflow>
<dataflow id="49" from="empty" to="specinterface_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="58" from="empty_1" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="60" from="empty_1" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
</dataflows>


</stg>
