-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "01/31/2023 16:33:17"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UNI_Projektas IS
    PORT (
	CLK : IN std_logic;
	ADC_IN : IN std_logic_vector(7 DOWNTO 0);
	DATA_OUT : OUT std_logic_vector(5 DOWNTO 0);
	SYNC : OUT std_logic;
	UART_TX : OUT std_logic;
	UART_RX_RX : IN std_logic
	);
END UNI_Projektas;

-- Design Ports Information
-- DATA_OUT[0]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[1]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[2]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[3]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[4]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[5]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SYNC	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RX_RX	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[0]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[1]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[2]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[3]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[4]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[5]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[6]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[7]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF UNI_Projektas IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_ADC_IN : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DATA_OUT : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_SYNC : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL ww_UART_RX_RX : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_divider1|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|LessThan6~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~22_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~0_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|Add0~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~38_combout\ : std_logic;
SIGNAL \corr_long|output_56[2]~24_combout\ : std_logic;
SIGNAL \corr_long|output_56[4]~28_combout\ : std_logic;
SIGNAL \corr_long|output_56[7]~34_combout\ : std_logic;
SIGNAL \corr_long|output_56[11]~42_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add7~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add5~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add9~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add1~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add3~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]~21_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[6]~31_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add9~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add10~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add7~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add5~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add1~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add3~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]~19_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[3]~25_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[4]~27_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[5]~29_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~52_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~8_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~10_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~14_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~16_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[21]~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[22]~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[24]~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[26]~81_combout\ : std_logic;
SIGNAL \corr_long|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|Add0~34_combout\ : std_logic;
SIGNAL \corr_long|Add0~36_combout\ : std_logic;
SIGNAL \corr_long|f_output[13]~47_combout\ : std_logic;
SIGNAL \corr_long|f_output[15]~51_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \corr_long|output_56[12]~44_combout\ : std_logic;
SIGNAL \corr_long|output_56[13]~46_combout\ : std_logic;
SIGNAL \corr_long|output_56[18]~56_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~31\ : std_logic;
SIGNAL \corr_long|gate5|Add5~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~31\ : std_logic;
SIGNAL \corr_long|gate5|Add1~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[14]~47_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[16]~51_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[17]~53_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~31\ : std_logic;
SIGNAL \corr_long|gate6|Add9~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~33\ : std_logic;
SIGNAL \corr_long|gate6|Add10~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~31\ : std_logic;
SIGNAL \corr_long|gate6|Add5~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~29\ : std_logic;
SIGNAL \corr_long|gate6|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~31\ : std_logic;
SIGNAL \corr_long|gate6|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[15]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan21~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~12_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~10_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector474~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector437~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector436~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector434~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector423~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector421~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector420~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX_BUSY~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][7]~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux78~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux78~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux78~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux78~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux77~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux77~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux77~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux76~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux76~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux76~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux76~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux75~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux75~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux75~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux74~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux72~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux71~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux71~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux71~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux71~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux70~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux70~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux70~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux70~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux69~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux68~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux67~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux65~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux64~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux64~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux63~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux63~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux63~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux63~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux62~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux62~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux62~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux62~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux61~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux61~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux61~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux61~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux60~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux60~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux60~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux60~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux59~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux59~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux59~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux59~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux58~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux58~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux58~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux58~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux57~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux57~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux56~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux55~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux55~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux55~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux55~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux54~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux54~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux54~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux54~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux53~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux53~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux53~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux53~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux52~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux52~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux52~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux52~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux51~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux51~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux51~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux51~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux50~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux50~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux50~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux50~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux49~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux49~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux49~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux48~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[6][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux48~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux48~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux48~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector102~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector98~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector87~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux15~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux15~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux15~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux15~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux12~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux12~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux12~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux11~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux11~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux11~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux11~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux10~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux10~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux10~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux8~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux8~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux7~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux7~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux7~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux7~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector14~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux6~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux6~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux6~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector13~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux5~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux5~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux5~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector12~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux4~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux4~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector11~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector210~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux31~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux31~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux31~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux31~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux30~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux30~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux30~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux29~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux28~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux28~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux28~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux27~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux27~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux27~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux26~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux26~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux26~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux25~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux25~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux25~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux23~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux23~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux23~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux23~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux22~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux22~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux22~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux21~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux21~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux20~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux18~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux18~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux18~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux18~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux17~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux16~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux16~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux46~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux45~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux43~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux42~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux42~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux42~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux42~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux39~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux39~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux39~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux38~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux38~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux38~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux38~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux37~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux37~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux36~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux36~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux36~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux35~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux35~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux35~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux35~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux34~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux32~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux32~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux32~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector398~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector390~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector189~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector188~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector387~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector384~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector405~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector402~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector400~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector199~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector182~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector380~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector379~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector377~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector176~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector375~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector166~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector163~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector158~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector157~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector156~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector155~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector154~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector153~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector151~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector118~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector117~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector315~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector114~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector113~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector111~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector105~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector104~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector134~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector132~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector130~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector129~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector128~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector127~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector125~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector123~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector122~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector121~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector120~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector119~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector150~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector149~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector148~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector147~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector146~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector144~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector142~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector141~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector140~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector139~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector138~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector137~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector136~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[16][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector135~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~68_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \clock_divider1|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[16][5]~feeder_combout\ : std_logic;
SIGNAL \CLK~combout\ : std_logic;
SIGNAL \CLK~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector410~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector408~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector409~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector409~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_short_func_input_index~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~1\ : std_logic;
SIGNAL \ADC_Manager1|Add7~3\ : std_logic;
SIGNAL \ADC_Manager1|Add7~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~5\ : std_logic;
SIGNAL \ADC_Manager1|Add7~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~7\ : std_logic;
SIGNAL \ADC_Manager1|Add7~9\ : std_logic;
SIGNAL \ADC_Manager1|Add7~11\ : std_logic;
SIGNAL \ADC_Manager1|Add7~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~13\ : std_logic;
SIGNAL \ADC_Manager1|Add7~15\ : std_logic;
SIGNAL \ADC_Manager1|Add7~17\ : std_logic;
SIGNAL \ADC_Manager1|Add7~19\ : std_logic;
SIGNAL \ADC_Manager1|Add7~21\ : std_logic;
SIGNAL \ADC_Manager1|Add7~23\ : std_logic;
SIGNAL \ADC_Manager1|Add7~25\ : std_logic;
SIGNAL \ADC_Manager1|Add7~27\ : std_logic;
SIGNAL \ADC_Manager1|Add7~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~29\ : std_logic;
SIGNAL \ADC_Manager1|Add7~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~31\ : std_logic;
SIGNAL \ADC_Manager1|Add7~33\ : std_logic;
SIGNAL \ADC_Manager1|Add7~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~35\ : std_logic;
SIGNAL \ADC_Manager1|Add7~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~37\ : std_logic;
SIGNAL \ADC_Manager1|Add7~39\ : std_logic;
SIGNAL \ADC_Manager1|Add7~41\ : std_logic;
SIGNAL \ADC_Manager1|Add7~43\ : std_logic;
SIGNAL \ADC_Manager1|Add7~45\ : std_logic;
SIGNAL \ADC_Manager1|Add7~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~47\ : std_logic;
SIGNAL \ADC_Manager1|Add7~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~49\ : std_logic;
SIGNAL \ADC_Manager1|Add7~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~51\ : std_logic;
SIGNAL \ADC_Manager1|Add7~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~53\ : std_logic;
SIGNAL \ADC_Manager1|Add7~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~55\ : std_logic;
SIGNAL \ADC_Manager1|Add7~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~57\ : std_logic;
SIGNAL \ADC_Manager1|Add7~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~59\ : std_logic;
SIGNAL \ADC_Manager1|Add7~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~61\ : std_logic;
SIGNAL \ADC_Manager1|Add7~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add7~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[3]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector442~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~33\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector441~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~35\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector440~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~37\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~39\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector438~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~41\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~43\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~45\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector435~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~47\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~49\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector433~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~51\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~53\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector431~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~55\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~57\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector429~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~59\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector428~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~61\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector427~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~63\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector426~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~65\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector425~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~67\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector424~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~69\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~71\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector422~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~73\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~75\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~77\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector419~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~79\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector418~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~81\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector417~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~83\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector416~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~85\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector415~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector439~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector432~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector430~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~87\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~89\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector413~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~91\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector412~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~93\ : std_logic;
SIGNAL \ADC_Manager1|counter[31]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector411~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector414~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector409~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux246~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux244~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux245~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~1\ : std_logic;
SIGNAL \ADC_Manager1|Add4~3\ : std_logic;
SIGNAL \ADC_Manager1|Add4~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~5\ : std_logic;
SIGNAL \ADC_Manager1|Add4~7\ : std_logic;
SIGNAL \ADC_Manager1|Add4~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~9\ : std_logic;
SIGNAL \ADC_Manager1|Add4~11\ : std_logic;
SIGNAL \ADC_Manager1|Add4~13\ : std_logic;
SIGNAL \ADC_Manager1|Add4~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~15\ : std_logic;
SIGNAL \ADC_Manager1|Add4~17\ : std_logic;
SIGNAL \ADC_Manager1|Add4~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~19\ : std_logic;
SIGNAL \ADC_Manager1|Add4~21\ : std_logic;
SIGNAL \ADC_Manager1|Add4~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~23\ : std_logic;
SIGNAL \ADC_Manager1|Add4~25\ : std_logic;
SIGNAL \ADC_Manager1|Add4~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~27\ : std_logic;
SIGNAL \ADC_Manager1|Add4~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~29\ : std_logic;
SIGNAL \ADC_Manager1|Add4~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~31\ : std_logic;
SIGNAL \ADC_Manager1|Add4~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~33\ : std_logic;
SIGNAL \ADC_Manager1|Add4~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~35\ : std_logic;
SIGNAL \ADC_Manager1|Add4~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~37\ : std_logic;
SIGNAL \ADC_Manager1|Add4~39\ : std_logic;
SIGNAL \ADC_Manager1|Add4~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~41\ : std_logic;
SIGNAL \ADC_Manager1|Add4~43\ : std_logic;
SIGNAL \ADC_Manager1|Add4~45\ : std_logic;
SIGNAL \ADC_Manager1|Add4~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~47\ : std_logic;
SIGNAL \ADC_Manager1|Add4~49\ : std_logic;
SIGNAL \ADC_Manager1|Add4~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~51\ : std_logic;
SIGNAL \ADC_Manager1|Add4~53\ : std_logic;
SIGNAL \ADC_Manager1|Add4~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~55\ : std_logic;
SIGNAL \ADC_Manager1|Add4~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~57\ : std_logic;
SIGNAL \ADC_Manager1|Add4~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~59\ : std_logic;
SIGNAL \ADC_Manager1|Add4~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~61\ : std_logic;
SIGNAL \ADC_Manager1|Add4~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add4~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal3~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.sending_bits~regout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~68_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~69_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[6]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~70_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~71_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~64_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~65_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~66_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~67_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~56_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~56_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~115_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~60_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[5]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[13]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~79_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[15]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~63_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~105_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~18_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~1_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~48_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~11_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~12_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~5_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~6_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~15_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~83_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~101_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~103_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~125_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~127_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~51_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~1_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~44_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~45_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~18_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~50_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~20_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~22_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~23_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~61_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~105_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~107_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~83_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~72_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~30_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~112_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~114_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~76_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~78_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~63_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~53_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~88_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~28_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~97_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~99_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~101_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~103_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~55_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~19_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~32_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~104_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~89_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~125_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[38]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~108_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~6_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~7_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~124_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~82_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~92_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~26_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~27_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~112_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~114_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~116_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~120_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~104_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~85_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~34_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~108_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~100_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~102_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~56_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~58_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~87_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~38_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~24_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~26_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~28_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~40_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~41_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~42_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~33_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~90_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~28_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~29_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~30_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~31_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~91_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~92_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~93_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~94_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~95_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~121_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~77_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~96_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~98_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~112_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~115_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~118_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~119_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~112_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~114_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~116_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~127_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~125_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~126_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~127_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~117_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~118_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~119_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~115_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~113_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~123_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~103_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~126_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2[78]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~117_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~102_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~125_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~116_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~101_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~114_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~71_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~73_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~74_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~75_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~76_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~77_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~78_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~79_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~71_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~70_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~70_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~100_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~113_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~124_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~79_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~99_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~97_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~124_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~78_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~105_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~123_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~122_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~103_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~121_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~102_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~120_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~76_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~111_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~75_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~110_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~74_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~109_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~101_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~108_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~100_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~107_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~122_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~99_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~120_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~73_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~111_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~72_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~98_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~97_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~96_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~87_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~105_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~86_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~104_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~85_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~69_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~56_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~57_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~58_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~59_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~62_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~63_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~52_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~53_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~62_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~63_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~55_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~54_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~53_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~52_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~61_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~60_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~59_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~55_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~54_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~61_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~60_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~20_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~21_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~46_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~47_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~51_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~44_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~45_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~46_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~47_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~43_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~42_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~41_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~40_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~22_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~23_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~7_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~36_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~84_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~68_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~45_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~13_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~14_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~15_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~35_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~26_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~27_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~83_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~110_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~67_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~44_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~19_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~6_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~34_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~25_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~89_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~109_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~66_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~43_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~18_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~5_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~32_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~24_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~82_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~104_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~81_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~108_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~72_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~107_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~65_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~57_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~51_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~110_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~36_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~23_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~12_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~4_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~31_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~95_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~86_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~106_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~69_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~50_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~106_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~32_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~118_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~98_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~30_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~22_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~3_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~39_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~94_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~84_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~68_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~49_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~11_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~2_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~30_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~93_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~83_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~67_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~48_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~10_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~9_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~1_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~0_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~38_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~29_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~28_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~126_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~8_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~36_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~84_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~122_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~110_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~96_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~127_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~17_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~5_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~35_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~91_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~81_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~66_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~50_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~16_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~4_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~34_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~90_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~106_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~65_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~49_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~106_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~21_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~15_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~3_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~33_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~25_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~20_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~14_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~2_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~24_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~13_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~37_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~86_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~18_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~12_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~1_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~0_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~47_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~82_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~120_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~38_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~88_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~80_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_2~64_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~48_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~36_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~118_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~34_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[125]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~11_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~8_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~54_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~46_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~80_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~116_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~32_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~74_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~102_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~126_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~111_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~100_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~85_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~109_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~26_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~10_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~9_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~7_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~45_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~44_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~84_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~62_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~82_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~98_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~24_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~17_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~52_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~80_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~121_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~21_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~6_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~51_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~78_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~96_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~16_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~49_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~43_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~15_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~5_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~47_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~42_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~19_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~4_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~41_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~14_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~3_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~46_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~40_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~13_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~2_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~0_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~52_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~76_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~119_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~39_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~74_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~124_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~37_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~12_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~50_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~122_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~35_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~72_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~117_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~29_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~11_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~49_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~86_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~85_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~99_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~81_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~115_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~97_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~111_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~27_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~10_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~9_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~39_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~87_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~79_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~95_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1[23]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~17_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~38_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~94_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~77_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~93_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~75_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~109_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~33_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~23_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~7_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~43_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~22_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~14_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~4_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~42_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~21_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~13_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~3_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~48_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~41_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~20_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~2_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~0_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~40_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~19_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~10_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~9_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~8_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~37_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~92_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~29_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~17_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~55_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~91_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~27_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~16_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~54_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~90_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~123_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~107_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~25_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~16_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~8_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~53_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~89_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~87_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~73_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~95_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1[23]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~123_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~39_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~71_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~121_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~37_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~70_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~119_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~35_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~69_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~62_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~94_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~81_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~61_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~93_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~77_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~117_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~33_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~59_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~58_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~57_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~92_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~67_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~91_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~66_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~90_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~65_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~89_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~75_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~60_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~59_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~58_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~57_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~88_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~25_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~64_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~88_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~73_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~113_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~31_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_b_1~68_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~113_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_1~31_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~80_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data_a_2~64_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[64]~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[65]~33_combout\ : std_logic;
SIGNAL \corr_long|f~0_combout\ : std_logic;
SIGNAL \corr_long|f~regout\ : std_logic;
SIGNAL \corr_long|input_adc_6[66]~34_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[67]~35_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[68]~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[69]~37_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[70]~38_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[71]~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[1]~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[1]~32\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[2]~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[2]~34\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[3]~36\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[4]~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[4]~38\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[5]~40\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[6]~42\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[7]~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[7]~44\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[8]~46\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[9]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[9]~48\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[10]~50\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[11]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[11]~52\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[12]~54\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[13]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[13]~56\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[14]~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[14]~58\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[15]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[15]~60\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[16]~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[16]~62\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[17]~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[17]~64\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[18]~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[18]~66\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[19]~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[12]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[10]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[8]~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.read_init_mem~regout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[5]~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[6]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[3]~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[0]~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[19]~68\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[20]~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[20]~70\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[21]~72\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[22]~74\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[23]~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[23]~76\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[24]~78\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[25]~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[25]~80\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[26]~82\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[27]~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[27]~84\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[28]~86\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[29]~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[29]~88\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[30]~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[30]~90\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[31]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector174~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector406~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector374~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[64]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector373~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector173~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[65]~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector172~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector372~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[66]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector371~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector171~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[67]~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector170~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector370~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[68]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector369~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector169~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[69]~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector168~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector368~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[70]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[20][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector167~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[20][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[45][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector367~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[45][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[71]~39_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|input_adc_6[72]~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[73]~25_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[74]~26_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[75]~27_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[76]~28_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[77]~29_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[78]~30_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[79]~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector382~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[72]~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector381~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector181~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[73]~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector180~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[74]~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector179~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[75]~27_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector178~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector378~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[76]~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector177~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[77]~29_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[46][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector376~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[46][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[78]~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[21][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector175~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[21][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[79]~31_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~1\ : std_logic;
SIGNAL \corr_long|gate6|Add7~3\ : std_logic;
SIGNAL \corr_long|gate6|Add7~5\ : std_logic;
SIGNAL \corr_long|gate6|Add7~7\ : std_logic;
SIGNAL \corr_long|gate6|Add7~9\ : std_logic;
SIGNAL \corr_long|gate6|Add7~11\ : std_logic;
SIGNAL \corr_long|gate6|Add7~13\ : std_logic;
SIGNAL \corr_long|gate6|Add7~15\ : std_logic;
SIGNAL \corr_long|gate6|Add7~17\ : std_logic;
SIGNAL \corr_long|gate6|Add7~19\ : std_logic;
SIGNAL \corr_long|gate6|Add7~21\ : std_logic;
SIGNAL \corr_long|gate6|Add7~23\ : std_logic;
SIGNAL \corr_long|gate6|Add7~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[48]~48_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[49]~49_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[50]~50_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[51]~51_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[52]~52_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[53]~53_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[54]~54_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[55]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector358~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[48]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector357~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[49]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector356~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[50]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector355~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[51]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector354~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[52]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector353~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[53]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|ram_counter[28]~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[18][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector152~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[18][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector352~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[54]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[43][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector351~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[43][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[55]~55_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|input_adc_6[56]~40_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[57]~41_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[58]~42_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[59]~43_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[60]~44_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[61]~45_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[62]~46_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[63]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector366~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[56]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux88~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector165~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector365~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[57]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector164~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector364~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[58]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector363~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[59]~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector162~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector362~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[60]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector161~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector361~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[61]~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector160~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector360~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[62]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[19][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector159~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[19][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[44][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector359~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[44][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[63]~47_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~1\ : std_logic;
SIGNAL \corr_long|gate6|Add5~3\ : std_logic;
SIGNAL \corr_long|gate6|Add5~5\ : std_logic;
SIGNAL \corr_long|gate6|Add5~7\ : std_logic;
SIGNAL \corr_long|gate6|Add5~9\ : std_logic;
SIGNAL \corr_long|gate6|Add5~11\ : std_logic;
SIGNAL \corr_long|gate6|Add5~13\ : std_logic;
SIGNAL \corr_long|gate6|Add5~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~1\ : std_logic;
SIGNAL \corr_long|gate6|Add6~3\ : std_logic;
SIGNAL \corr_long|gate6|Add6~5\ : std_logic;
SIGNAL \corr_long|gate6|Add6~7\ : std_logic;
SIGNAL \corr_long|gate6|Add6~9\ : std_logic;
SIGNAL \corr_long|gate6|Add6~11\ : std_logic;
SIGNAL \corr_long|gate6|Add6~13\ : std_logic;
SIGNAL \corr_long|gate6|Add6~15\ : std_logic;
SIGNAL \corr_long|gate6|Add6~17\ : std_logic;
SIGNAL \corr_long|gate6|Add6~19\ : std_logic;
SIGNAL \corr_long|gate6|Add6~21\ : std_logic;
SIGNAL \corr_long|gate6|Add6~23\ : std_logic;
SIGNAL \corr_long|gate6|Add6~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~22_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[96]~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[97]~17_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[98]~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[99]~19_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[100]~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[101]~21_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[102]~22_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[103]~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector206~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector406~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[96]~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector205~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[97]~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector204~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector404~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[98]~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector203~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector403~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[99]~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector202~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[100]~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector401~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector201~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[101]~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[24][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector200~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[24][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[102]~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[49][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector399~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[49][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[103]~23_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|input_adc_6[88]~0_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[89]~1_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[90]~2_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[91]~3_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[92]~4_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[93]~5_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[94]~6_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[95]~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector198~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[88]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector197~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector397~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[89]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector196~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector396~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[90]~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector195~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector395~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[91]~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector394~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector194~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[92]~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector393~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector193~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[93]~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector192~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector392~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[94]~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[23][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector191~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[23][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[48][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector391~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[48][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[95]~7_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|input_adc_6[80]~8_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[81]~9_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[82]~10_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[83]~11_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[84]~12_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[85]~13_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[86]~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[87]~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector190~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[80]~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector389~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[81]~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector388~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[82]~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector187~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[83]~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector186~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector386~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[84]~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector185~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector385~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[85]~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector184~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[86]~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[22][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector183~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[22][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[47][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector383~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[47][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[87]~15_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~1\ : std_logic;
SIGNAL \corr_long|gate6|Add9~3\ : std_logic;
SIGNAL \corr_long|gate6|Add9~5\ : std_logic;
SIGNAL \corr_long|gate6|Add9~7\ : std_logic;
SIGNAL \corr_long|gate6|Add9~9\ : std_logic;
SIGNAL \corr_long|gate6|Add9~11\ : std_logic;
SIGNAL \corr_long|gate6|Add9~13\ : std_logic;
SIGNAL \corr_long|gate6|Add9~15\ : std_logic;
SIGNAL \corr_long|gate6|Add9~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Add9~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~1\ : std_logic;
SIGNAL \corr_long|gate6|Add10~3\ : std_logic;
SIGNAL \corr_long|gate6|Add10~5\ : std_logic;
SIGNAL \corr_long|gate6|Add10~7\ : std_logic;
SIGNAL \corr_long|gate6|Add10~9\ : std_logic;
SIGNAL \corr_long|gate6|Add10~11\ : std_logic;
SIGNAL \corr_long|gate6|Add10~13\ : std_logic;
SIGNAL \corr_long|gate6|Add10~15\ : std_logic;
SIGNAL \corr_long|gate6|Add10~17\ : std_logic;
SIGNAL \corr_long|gate6|Add10~19\ : std_logic;
SIGNAL \corr_long|gate6|Add10~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~1\ : std_logic;
SIGNAL \corr_long|gate6|Add8~3\ : std_logic;
SIGNAL \corr_long|gate6|Add8~5\ : std_logic;
SIGNAL \corr_long|gate6|Add8~7\ : std_logic;
SIGNAL \corr_long|gate6|Add8~9\ : std_logic;
SIGNAL \corr_long|gate6|Add8~11\ : std_logic;
SIGNAL \corr_long|gate6|Add8~13\ : std_logic;
SIGNAL \corr_long|gate6|Add8~15\ : std_logic;
SIGNAL \corr_long|gate6|Add8~17\ : std_logic;
SIGNAL \corr_long|gate6|Add8~19\ : std_logic;
SIGNAL \corr_long|gate6|Add8~21\ : std_logic;
SIGNAL \corr_long|gate6|Add8~23\ : std_logic;
SIGNAL \corr_long|gate6|Add8~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[32]~96_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[33]~97_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[34]~98_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[35]~99_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[36]~100_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[37]~101_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[38]~102_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[39]~103_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector342~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[32]~96_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector341~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[33]~97_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector340~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[34]~98_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector339~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[35]~99_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector338~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[36]~100_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector337~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[37]~101_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector336~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[38]~102_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[41][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector335~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[41][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[39]~103_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|input_adc_6[40]~88_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[41]~89_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[42]~90_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[43]~91_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[44]~92_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[45]~93_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[46]~94_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[47]~95_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector350~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[40]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector349~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[41]~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector348~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[42]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector347~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[43]~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector346~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[44]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector345~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector145~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[45]~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector344~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[46]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[42][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector343~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[42][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[17][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector143~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[17][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[47]~95_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~1\ : std_logic;
SIGNAL \corr_long|gate6|Add3~3\ : std_logic;
SIGNAL \corr_long|gate6|Add3~5\ : std_logic;
SIGNAL \corr_long|gate6|Add3~7\ : std_logic;
SIGNAL \corr_long|gate6|Add3~9\ : std_logic;
SIGNAL \corr_long|gate6|Add3~11\ : std_logic;
SIGNAL \corr_long|gate6|Add3~13\ : std_logic;
SIGNAL \corr_long|gate6|Add3~15\ : std_logic;
SIGNAL \corr_long|gate6|Add3~17\ : std_logic;
SIGNAL \corr_long|gate6|Add3~19\ : std_logic;
SIGNAL \corr_long|gate6|Add3~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[0]~64_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[1]~65_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[2]~66_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[3]~67_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[4]~68_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[5]~69_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[6]~70_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[7]~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector310~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~27_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector110~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[0]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector109~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector309~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[1]~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector108~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector308~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[2]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector107~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector307~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[3]~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector106~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector306~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[4]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector305~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[5]~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector304~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[6]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[12][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector103~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[12][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[37][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector303~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[37][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[7]~71_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|input_adc_6[9]~57_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[10]~58_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[11]~59_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[12]~60_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[13]~61_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[14]~62_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[15]~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector318~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[8]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector317~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[9]~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[13][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector116~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector316~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[10]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector115~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[11]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector314~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[12]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector313~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[13]~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector112~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[13][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector312~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[14]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[38][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector311~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[38][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[15]~63_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~1\ : std_logic;
SIGNAL \corr_long|gate6|Add0~3\ : std_logic;
SIGNAL \corr_long|gate6|Add0~5\ : std_logic;
SIGNAL \corr_long|gate6|Add0~7\ : std_logic;
SIGNAL \corr_long|gate6|Add0~9\ : std_logic;
SIGNAL \corr_long|gate6|Add0~11\ : std_logic;
SIGNAL \corr_long|gate6|Add0~13\ : std_logic;
SIGNAL \corr_long|gate6|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[24]~72_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[25]~73_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[26]~74_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[27]~75_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[28]~76_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[29]~77_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[30]~78_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[31]~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector334~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[24]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[15][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector133~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector333~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[25]~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector332~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[26]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector131~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[15][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector331~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[27]~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector330~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[28]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector329~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[29]~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector328~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[30]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[40][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector327~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[40][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[31]~79_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|input_adc_6[16]~80_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[17]~81_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[18]~82_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[19]~83_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[20]~84_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[21]~85_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[22]~86_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[23]~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~29_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector126~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector326~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[16]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector325~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[17]~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[14][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector124~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[14][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector324~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[18]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector323~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[19]~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector322~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[20]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector321~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[21]~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector320~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[22]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[39][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector319~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[39][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_6[23]~87_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~1\ : std_logic;
SIGNAL \corr_long|gate6|Add1~3\ : std_logic;
SIGNAL \corr_long|gate6|Add1~5\ : std_logic;
SIGNAL \corr_long|gate6|Add1~7\ : std_logic;
SIGNAL \corr_long|gate6|Add1~9\ : std_logic;
SIGNAL \corr_long|gate6|Add1~11\ : std_logic;
SIGNAL \corr_long|gate6|Add1~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add2~3\ : std_logic;
SIGNAL \corr_long|gate6|Add2~5\ : std_logic;
SIGNAL \corr_long|gate6|Add2~7\ : std_logic;
SIGNAL \corr_long|gate6|Add2~9\ : std_logic;
SIGNAL \corr_long|gate6|Add2~11\ : std_logic;
SIGNAL \corr_long|gate6|Add2~13\ : std_logic;
SIGNAL \corr_long|gate6|Add2~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~1\ : std_logic;
SIGNAL \corr_long|gate6|Add4~3\ : std_logic;
SIGNAL \corr_long|gate6|Add4~5\ : std_logic;
SIGNAL \corr_long|gate6|Add4~7\ : std_logic;
SIGNAL \corr_long|gate6|Add4~9\ : std_logic;
SIGNAL \corr_long|gate6|Add4~11\ : std_logic;
SIGNAL \corr_long|gate6|Add4~13\ : std_logic;
SIGNAL \corr_long|gate6|Add4~15\ : std_logic;
SIGNAL \corr_long|gate6|Add4~17\ : std_logic;
SIGNAL \corr_long|gate6|Add4~19\ : std_logic;
SIGNAL \corr_long|gate6|Add4~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]~20\ : std_logic;
SIGNAL \corr_long|gate6|output[1]~22\ : std_logic;
SIGNAL \corr_long|gate6|output[2]~24\ : std_logic;
SIGNAL \corr_long|gate6|output[3]~26\ : std_logic;
SIGNAL \corr_long|gate6|output[4]~28\ : std_logic;
SIGNAL \corr_long|gate6|output[5]~30\ : std_logic;
SIGNAL \corr_long|gate6|output[6]~32\ : std_logic;
SIGNAL \corr_long|gate6|output[7]~34\ : std_logic;
SIGNAL \corr_long|gate6|output[8]~36\ : std_logic;
SIGNAL \corr_long|gate6|output[9]~38\ : std_logic;
SIGNAL \corr_long|gate6|output[10]~40\ : std_logic;
SIGNAL \corr_long|gate6|output[11]~42\ : std_logic;
SIGNAL \corr_long|gate6|output[12]~43_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[40]~80_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[41]~81_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[42]~82_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[43]~83_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[44]~84_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[45]~85_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[46]~86_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[47]~87_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector254~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux47~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux47~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux47~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux47~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[40]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector253~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux46~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux46~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux46~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[41]~81_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux45~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux45~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux45~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector252~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[42]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux44~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux44~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux44~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux44~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector251~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[43]~83_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector250~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux43~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux43~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux43~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[44]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector249~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[45]~85_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux41~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux41~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux41~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux41~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector248~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[46]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux40~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux40~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux40~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux40~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[5][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[30][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector247~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[30][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[47]~87_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|input_adc_5[32]~88_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[33]~89_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[34]~90_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[35]~91_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[36]~92_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[37]~93_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[38]~94_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[39]~95_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux39~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector246~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[32]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector245~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[33]~89_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux37~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux37~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector244~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[34]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux36~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector243~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[35]~91_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector242~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[36]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector241~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux34~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux34~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux34~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[37]~93_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector240~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux33~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux33~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux33~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux33~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[38]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux32~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[4][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[29][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector239~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[29][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[39]~95_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~1\ : std_logic;
SIGNAL \corr_long|gate5|Add3~3\ : std_logic;
SIGNAL \corr_long|gate5|Add3~5\ : std_logic;
SIGNAL \corr_long|gate5|Add3~7\ : std_logic;
SIGNAL \corr_long|gate5|Add3~9\ : std_logic;
SIGNAL \corr_long|gate5|Add3~11\ : std_logic;
SIGNAL \corr_long|gate5|Add3~13\ : std_logic;
SIGNAL \corr_long|gate5|Add3~15\ : std_logic;
SIGNAL \corr_long|gate5|Add3~17\ : std_logic;
SIGNAL \corr_long|gate5|Add3~19\ : std_logic;
SIGNAL \corr_long|gate5|Add3~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[16]~72_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[17]~73_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[18]~74_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[19]~75_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[20]~76_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[21]~77_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[22]~78_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[23]~79_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector230~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[16]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux22~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector229~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[17]~73_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector228~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[18]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux20~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux20~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux20~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector227~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[19]~75_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector226~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux19~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux19~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux19~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux19~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[20]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector225~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[21]~77_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector224~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[22]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux16~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux16~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[2][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[27][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector223~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[27][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[23]~79_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|input_adc_5[24]~64_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[25]~65_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[26]~66_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[27]~67_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[28]~68_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[29]~69_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[30]~70_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[31]~71_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector238~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[24]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux30~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector237~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[25]~65_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux29~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux29~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux29~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector236~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[26]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux28~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector235~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[27]~67_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux27~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector234~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[28]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux26~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector233~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[29]~69_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux25~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector232~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[30]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux24~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux24~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux24~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux24~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[3][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[28][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector231~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[28][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[31]~71_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~1\ : std_logic;
SIGNAL \corr_long|gate5|Add1~3\ : std_logic;
SIGNAL \corr_long|gate5|Add1~5\ : std_logic;
SIGNAL \corr_long|gate5|Add1~7\ : std_logic;
SIGNAL \corr_long|gate5|Add1~9\ : std_logic;
SIGNAL \corr_long|gate5|Add1~11\ : std_logic;
SIGNAL \corr_long|gate5|Add1~13\ : std_logic;
SIGNAL \corr_long|gate5|Add1~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[0]~56_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[1]~57_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[2]~58_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[3]~59_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[4]~60_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[5]~61_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[6]~62_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[7]~63_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector214~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[0]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector213~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[1]~57_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector212~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[2]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector211~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[3]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~29_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux3~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector10~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[4]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector9~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector209~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[5]~61_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector208~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[6]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[0][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[25][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector207~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[25][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[7]~63_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|input_adc_5[8]~48_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[9]~49_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[10]~50_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[11]~51_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[12]~52_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[13]~53_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[14]~54_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[15]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector222~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux14~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~27_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux14~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder1~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux14~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux14~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector221~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[9]~49_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux13~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux13~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux13~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux13~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector220~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[10]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux12~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector219~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[11]~51_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector218~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[12]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux10~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector217~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[13]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux9~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux9~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux9~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector216~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[14]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux8~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux8~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[26][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector215~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[26][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[15]~55_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~1\ : std_logic;
SIGNAL \corr_long|gate5|Add0~3\ : std_logic;
SIGNAL \corr_long|gate5|Add0~5\ : std_logic;
SIGNAL \corr_long|gate5|Add0~7\ : std_logic;
SIGNAL \corr_long|gate5|Add0~9\ : std_logic;
SIGNAL \corr_long|gate5|Add0~11\ : std_logic;
SIGNAL \corr_long|gate5|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add2~3\ : std_logic;
SIGNAL \corr_long|gate5|Add2~5\ : std_logic;
SIGNAL \corr_long|gate5|Add2~7\ : std_logic;
SIGNAL \corr_long|gate5|Add2~9\ : std_logic;
SIGNAL \corr_long|gate5|Add2~11\ : std_logic;
SIGNAL \corr_long|gate5|Add2~13\ : std_logic;
SIGNAL \corr_long|gate5|Add2~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~1\ : std_logic;
SIGNAL \corr_long|gate5|Add4~3\ : std_logic;
SIGNAL \corr_long|gate5|Add4~5\ : std_logic;
SIGNAL \corr_long|gate5|Add4~7\ : std_logic;
SIGNAL \corr_long|gate5|Add4~9\ : std_logic;
SIGNAL \corr_long|gate5|Add4~11\ : std_logic;
SIGNAL \corr_long|gate5|Add4~13\ : std_logic;
SIGNAL \corr_long|gate5|Add4~15\ : std_logic;
SIGNAL \corr_long|gate5|Add4~17\ : std_logic;
SIGNAL \corr_long|gate5|Add4~19\ : std_logic;
SIGNAL \corr_long|gate5|Add4~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[80]~40_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[81]~41_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[82]~42_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[83]~43_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[84]~44_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[85]~45_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[86]~46_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[87]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector294~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector94~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[80]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector293~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector93~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[81]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector92~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector292~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[82]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector291~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector91~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[83]~43_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector90~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector290~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[84]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector289~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector89~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[85]~45_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector288~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[0][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[10][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector88~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[10][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[86]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[35][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector287~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[35][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[87]~47_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|input_adc_5[88]~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[89]~33_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[90]~34_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[91]~35_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[92]~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[93]~37_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[94]~38_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[95]~39_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector302~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[88]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector101~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector301~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[89]~33_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector300~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector100~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[90]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][3]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector99~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector299~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[91]~35_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector298~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[92]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector97~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector297~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[93]~37_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector96~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector296~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[94]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[1][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[11][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector95~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[11][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[36][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector295~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[36][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[95]~39_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~1\ : std_logic;
SIGNAL \corr_long|gate5|Add9~3\ : std_logic;
SIGNAL \corr_long|gate5|Add9~5\ : std_logic;
SIGNAL \corr_long|gate5|Add9~7\ : std_logic;
SIGNAL \corr_long|gate5|Add9~9\ : std_logic;
SIGNAL \corr_long|gate5|Add9~11\ : std_logic;
SIGNAL \corr_long|gate5|Add9~13\ : std_logic;
SIGNAL \corr_long|gate5|Add9~15\ : std_logic;
SIGNAL \corr_long|gate5|Add9~17\ : std_logic;
SIGNAL \corr_long|gate5|Add9~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[56]~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[57]~17_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[58]~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[59]~19_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[60]~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[61]~21_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[62]~22_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[63]~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector270~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[56]~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector269~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[57]~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector268~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[58]~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector267~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[59]~19_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector266~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[60]~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector265~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[61]~21_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux57~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux57~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector264~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[62]~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux56~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux56~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux56~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[7][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[32][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector263~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[32][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[63]~23_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|input_adc_5[48]~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[49]~25_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[50]~26_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[51]~27_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[52]~28_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[53]~29_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[54]~30_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[55]~31_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector262~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[48]~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector261~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[49]~25_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector260~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[50]~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector259~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[51]~27_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector258~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[52]~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector257~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[53]~29_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~17_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux49~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[6][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector256~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[54]~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[31][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector255~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[31][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[55]~31_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~1\ : std_logic;
SIGNAL \corr_long|gate5|Add5~3\ : std_logic;
SIGNAL \corr_long|gate5|Add5~5\ : std_logic;
SIGNAL \corr_long|gate5|Add5~7\ : std_logic;
SIGNAL \corr_long|gate5|Add5~9\ : std_logic;
SIGNAL \corr_long|gate5|Add5~11\ : std_logic;
SIGNAL \corr_long|gate5|Add5~13\ : std_logic;
SIGNAL \corr_long|gate5|Add5~15\ : std_logic;
SIGNAL \corr_long|gate5|Add5~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[72]~0_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[73]~1_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[74]~2_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[75]~3_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[76]~4_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[77]~5_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[78]~6_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[79]~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux79~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux79~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux79~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux79~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector286~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[72]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector285~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[73]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux77~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector284~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[74]~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector283~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[75]~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux75~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector282~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[76]~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux74~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux74~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux74~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector281~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[77]~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux73~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux73~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux73~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux73~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][6]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector280~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[78]~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux72~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux72~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux72~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[9][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[34][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector279~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[34][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[79]~7_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|input_adc_5[64]~8_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[65]~9_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[66]~10_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[67]~11_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[68]~12_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[69]~13_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[70]~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[71]~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][0]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector278~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][0]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[64]~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][1]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector277~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][1]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[65]~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector276~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux69~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux69~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux69~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder0~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Decoder2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][2]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][2]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[66]~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector275~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux68~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][3]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux68~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux68~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][3]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[67]~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux67~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux67~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux67~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][4]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector274~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][4]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[68]~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux66~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux66~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux66~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux66~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][5]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector273~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][5]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[69]~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector272~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][6]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux65~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux65~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux65~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][6]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[70]~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_1_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Mux64~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux64~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][7]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_0_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[8][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_preamb_func[33][7]~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector271~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_long_func_input[33][7]~regout\ : std_logic;
SIGNAL \corr_long|input_func_5[71]~15_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~1\ : std_logic;
SIGNAL \corr_long|gate5|Add7~3\ : std_logic;
SIGNAL \corr_long|gate5|Add7~5\ : std_logic;
SIGNAL \corr_long|gate5|Add7~7\ : std_logic;
SIGNAL \corr_long|gate5|Add7~9\ : std_logic;
SIGNAL \corr_long|gate5|Add7~11\ : std_logic;
SIGNAL \corr_long|gate5|Add7~13\ : std_logic;
SIGNAL \corr_long|gate5|Add7~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~1\ : std_logic;
SIGNAL \corr_long|gate5|Add6~3\ : std_logic;
SIGNAL \corr_long|gate5|Add6~5\ : std_logic;
SIGNAL \corr_long|gate5|Add6~7\ : std_logic;
SIGNAL \corr_long|gate5|Add6~9\ : std_logic;
SIGNAL \corr_long|gate5|Add6~11\ : std_logic;
SIGNAL \corr_long|gate5|Add6~13\ : std_logic;
SIGNAL \corr_long|gate5|Add6~15\ : std_logic;
SIGNAL \corr_long|gate5|Add6~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~1\ : std_logic;
SIGNAL \corr_long|gate5|Add8~3\ : std_logic;
SIGNAL \corr_long|gate5|Add8~5\ : std_logic;
SIGNAL \corr_long|gate5|Add8~7\ : std_logic;
SIGNAL \corr_long|gate5|Add8~9\ : std_logic;
SIGNAL \corr_long|gate5|Add8~11\ : std_logic;
SIGNAL \corr_long|gate5|Add8~13\ : std_logic;
SIGNAL \corr_long|gate5|Add8~15\ : std_logic;
SIGNAL \corr_long|gate5|Add8~17\ : std_logic;
SIGNAL \corr_long|gate5|Add8~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]~20\ : std_logic;
SIGNAL \corr_long|gate5|output[1]~22\ : std_logic;
SIGNAL \corr_long|gate5|output[2]~24\ : std_logic;
SIGNAL \corr_long|gate5|output[3]~26\ : std_logic;
SIGNAL \corr_long|gate5|output[4]~28\ : std_logic;
SIGNAL \corr_long|gate5|output[5]~30\ : std_logic;
SIGNAL \corr_long|gate5|output[6]~32\ : std_logic;
SIGNAL \corr_long|gate5|output[7]~34\ : std_logic;
SIGNAL \corr_long|gate5|output[8]~36\ : std_logic;
SIGNAL \corr_long|gate5|output[9]~38\ : std_logic;
SIGNAL \corr_long|gate5|output[10]~39_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[9]~37_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[8]~35_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[7]~33_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[6]~31_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[5]~29_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[4]~27_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]~25_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[2]~23_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[1]~21_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]~19_combout\ : std_logic;
SIGNAL \corr_long|output_56[0]~21\ : std_logic;
SIGNAL \corr_long|output_56[1]~23\ : std_logic;
SIGNAL \corr_long|output_56[2]~25\ : std_logic;
SIGNAL \corr_long|output_56[3]~27\ : std_logic;
SIGNAL \corr_long|output_56[4]~29\ : std_logic;
SIGNAL \corr_long|output_56[5]~31\ : std_logic;
SIGNAL \corr_long|output_56[6]~33\ : std_logic;
SIGNAL \corr_long|output_56[7]~35\ : std_logic;
SIGNAL \corr_long|output_56[8]~37\ : std_logic;
SIGNAL \corr_long|output_56[9]~39\ : std_logic;
SIGNAL \corr_long|output_56[10]~40_combout\ : std_logic;
SIGNAL \corr_long|f_output[10]~44_combout\ : std_logic;
SIGNAL \corr_long|output_56[9]~38_combout\ : std_logic;
SIGNAL \corr_long|output_56[8]~36_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[7]~33_combout\ : std_logic;
SIGNAL \corr_long|output_56[6]~32_combout\ : std_logic;
SIGNAL \corr_long|output_56[5]~30_combout\ : std_logic;
SIGNAL \corr_long|output_56[3]~26_combout\ : std_logic;
SIGNAL \corr_long|output_56[1]~22_combout\ : std_logic;
SIGNAL \corr_long|output_56[0]~20_combout\ : std_logic;
SIGNAL \corr_long|Add0~1\ : std_logic;
SIGNAL \corr_long|Add0~3\ : std_logic;
SIGNAL \corr_long|Add0~5\ : std_logic;
SIGNAL \corr_long|Add0~7\ : std_logic;
SIGNAL \corr_long|Add0~9\ : std_logic;
SIGNAL \corr_long|Add0~11\ : std_logic;
SIGNAL \corr_long|Add0~13\ : std_logic;
SIGNAL \corr_long|Add0~15\ : std_logic;
SIGNAL \corr_long|Add0~17\ : std_logic;
SIGNAL \corr_long|Add0~19\ : std_logic;
SIGNAL \corr_long|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[9]~37_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[8]~35_combout\ : std_logic;
SIGNAL \corr_long|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[2]~23_combout\ : std_logic;
SIGNAL \corr_long|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|f_output[0]~21\ : std_logic;
SIGNAL \corr_long|f_output[1]~23\ : std_logic;
SIGNAL \corr_long|f_output[2]~25\ : std_logic;
SIGNAL \corr_long|f_output[3]~27\ : std_logic;
SIGNAL \corr_long|f_output[4]~29\ : std_logic;
SIGNAL \corr_long|f_output[5]~31\ : std_logic;
SIGNAL \corr_long|f_output[6]~33\ : std_logic;
SIGNAL \corr_long|f_output[7]~35\ : std_logic;
SIGNAL \corr_long|f_output[8]~37\ : std_logic;
SIGNAL \corr_long|f_output[9]~39\ : std_logic;
SIGNAL \corr_long|f_output[10]~41\ : std_logic;
SIGNAL \corr_long|f_output[11]~43\ : std_logic;
SIGNAL \corr_long|f_output[12]~45_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Add3~21\ : std_logic;
SIGNAL \corr_long|gate6|Add3~23\ : std_logic;
SIGNAL \corr_long|gate6|Add3~25\ : std_logic;
SIGNAL \corr_long|gate6|Add3~27\ : std_logic;
SIGNAL \corr_long|gate6|Add3~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Add0~15\ : std_logic;
SIGNAL \corr_long|gate6|Add0~17\ : std_logic;
SIGNAL \corr_long|gate6|Add0~19\ : std_logic;
SIGNAL \corr_long|gate6|Add0~21\ : std_logic;
SIGNAL \corr_long|gate6|Add0~23\ : std_logic;
SIGNAL \corr_long|gate6|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Add1~13\ : std_logic;
SIGNAL \corr_long|gate6|Add1~15\ : std_logic;
SIGNAL \corr_long|gate6|Add1~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~15\ : std_logic;
SIGNAL \corr_long|gate6|Add2~17\ : std_logic;
SIGNAL \corr_long|gate6|Add2~19\ : std_logic;
SIGNAL \corr_long|gate6|Add2~21\ : std_logic;
SIGNAL \corr_long|gate6|Add2~23\ : std_logic;
SIGNAL \corr_long|gate6|Add2~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~21\ : std_logic;
SIGNAL \corr_long|gate6|Add4~23\ : std_logic;
SIGNAL \corr_long|gate6|Add4~25\ : std_logic;
SIGNAL \corr_long|gate6|Add4~27\ : std_logic;
SIGNAL \corr_long|gate6|Add4~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[12]~44\ : std_logic;
SIGNAL \corr_long|gate6|output[13]~46\ : std_logic;
SIGNAL \corr_long|gate6|output[14]~47_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Add7~15\ : std_logic;
SIGNAL \corr_long|gate5|Add7~17\ : std_logic;
SIGNAL \corr_long|gate5|Add7~19\ : std_logic;
SIGNAL \corr_long|gate5|Add7~21\ : std_logic;
SIGNAL \corr_long|gate5|Add7~23\ : std_logic;
SIGNAL \corr_long|gate5|Add7~25\ : std_logic;
SIGNAL \corr_long|gate5|Add7~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Add5~17\ : std_logic;
SIGNAL \corr_long|gate5|Add5~19\ : std_logic;
SIGNAL \corr_long|gate5|Add5~21\ : std_logic;
SIGNAL \corr_long|gate5|Add5~23\ : std_logic;
SIGNAL \corr_long|gate5|Add5~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~17\ : std_logic;
SIGNAL \corr_long|gate5|Add6~19\ : std_logic;
SIGNAL \corr_long|gate5|Add6~21\ : std_logic;
SIGNAL \corr_long|gate5|Add6~23\ : std_logic;
SIGNAL \corr_long|gate5|Add6~25\ : std_logic;
SIGNAL \corr_long|gate5|Add6~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~19\ : std_logic;
SIGNAL \corr_long|gate5|Add8~21\ : std_logic;
SIGNAL \corr_long|gate5|Add8~23\ : std_logic;
SIGNAL \corr_long|gate5|Add8~25\ : std_logic;
SIGNAL \corr_long|gate5|Add8~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Add1~15\ : std_logic;
SIGNAL \corr_long|gate5|Add1~17\ : std_logic;
SIGNAL \corr_long|gate5|Add1~19\ : std_logic;
SIGNAL \corr_long|gate5|Add1~21\ : std_logic;
SIGNAL \corr_long|gate5|Add1~23\ : std_logic;
SIGNAL \corr_long|gate5|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Add0~13\ : std_logic;
SIGNAL \corr_long|gate5|Add0~15\ : std_logic;
SIGNAL \corr_long|gate5|Add0~17\ : std_logic;
SIGNAL \corr_long|gate5|Add0~19\ : std_logic;
SIGNAL \corr_long|gate5|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~15\ : std_logic;
SIGNAL \corr_long|gate5|Add2~17\ : std_logic;
SIGNAL \corr_long|gate5|Add2~19\ : std_logic;
SIGNAL \corr_long|gate5|Add2~21\ : std_logic;
SIGNAL \corr_long|gate5|Add2~23\ : std_logic;
SIGNAL \corr_long|gate5|Add2~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~21\ : std_logic;
SIGNAL \corr_long|gate5|Add4~23\ : std_logic;
SIGNAL \corr_long|gate5|Add4~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]~40\ : std_logic;
SIGNAL \corr_long|gate5|output[11]~42\ : std_logic;
SIGNAL \corr_long|gate5|output[12]~44\ : std_logic;
SIGNAL \corr_long|gate5|output[13]~45_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[11]~41_combout\ : std_logic;
SIGNAL \corr_long|output_56[10]~41\ : std_logic;
SIGNAL \corr_long|output_56[11]~43\ : std_logic;
SIGNAL \corr_long|output_56[12]~45\ : std_logic;
SIGNAL \corr_long|output_56[13]~47\ : std_logic;
SIGNAL \corr_long|output_56[14]~48_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[12]~43_combout\ : std_logic;
SIGNAL \corr_long|Add0~21\ : std_logic;
SIGNAL \corr_long|Add0~23\ : std_logic;
SIGNAL \corr_long|Add0~25\ : std_logic;
SIGNAL \corr_long|Add0~27\ : std_logic;
SIGNAL \corr_long|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[13]~45_combout\ : std_logic;
SIGNAL \corr_long|f_output[12]~46\ : std_logic;
SIGNAL \corr_long|f_output[13]~48\ : std_logic;
SIGNAL \corr_long|f_output[14]~49_combout\ : std_logic;
SIGNAL \corr_long|f_output[10]~40_combout\ : std_logic;
SIGNAL \corr_long|f_output[8]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~5_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Add1~17\ : std_logic;
SIGNAL \corr_long|gate6|Add1~19\ : std_logic;
SIGNAL \corr_long|gate6|Add1~21\ : std_logic;
SIGNAL \corr_long|gate6|Add1~23\ : std_logic;
SIGNAL \corr_long|gate6|Add1~25\ : std_logic;
SIGNAL \corr_long|gate6|Add1~27\ : std_logic;
SIGNAL \corr_long|gate6|Add1~29\ : std_logic;
SIGNAL \corr_long|gate6|Add1~31\ : std_logic;
SIGNAL \corr_long|gate6|Add1~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Add0~25\ : std_logic;
SIGNAL \corr_long|gate6|Add0~27\ : std_logic;
SIGNAL \corr_long|gate6|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~25\ : std_logic;
SIGNAL \corr_long|gate6|Add2~27\ : std_logic;
SIGNAL \corr_long|gate6|Add2~29\ : std_logic;
SIGNAL \corr_long|gate6|Add2~31\ : std_logic;
SIGNAL \corr_long|gate6|Add2~33\ : std_logic;
SIGNAL \corr_long|gate6|Add2~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Add3~29\ : std_logic;
SIGNAL \corr_long|gate6|Add3~31\ : std_logic;
SIGNAL \corr_long|gate6|Add3~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~29\ : std_logic;
SIGNAL \corr_long|gate6|Add4~31\ : std_logic;
SIGNAL \corr_long|gate6|Add4~33\ : std_logic;
SIGNAL \corr_long|gate6|Add4~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Add9~17\ : std_logic;
SIGNAL \corr_long|gate6|Add9~19\ : std_logic;
SIGNAL \corr_long|gate6|Add9~21\ : std_logic;
SIGNAL \corr_long|gate6|Add9~23\ : std_logic;
SIGNAL \corr_long|gate6|Add9~25\ : std_logic;
SIGNAL \corr_long|gate6|Add9~27\ : std_logic;
SIGNAL \corr_long|gate6|Add9~29\ : std_logic;
SIGNAL \corr_long|gate6|Add9~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Add10~21\ : std_logic;
SIGNAL \corr_long|gate6|Add10~23\ : std_logic;
SIGNAL \corr_long|gate6|Add10~25\ : std_logic;
SIGNAL \corr_long|gate6|Add10~27\ : std_logic;
SIGNAL \corr_long|gate6|Add10~29\ : std_logic;
SIGNAL \corr_long|gate6|Add10~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~25\ : std_logic;
SIGNAL \corr_long|gate6|Add8~27\ : std_logic;
SIGNAL \corr_long|gate6|Add8~29\ : std_logic;
SIGNAL \corr_long|gate6|Add8~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[14]~48\ : std_logic;
SIGNAL \corr_long|gate6|output[15]~50\ : std_logic;
SIGNAL \corr_long|gate6|output[16]~52\ : std_logic;
SIGNAL \corr_long|gate6|output[17]~53_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[16]~51_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Add9~19\ : std_logic;
SIGNAL \corr_long|gate5|Add9~21\ : std_logic;
SIGNAL \corr_long|gate5|Add9~23\ : std_logic;
SIGNAL \corr_long|gate5|Add9~25\ : std_logic;
SIGNAL \corr_long|gate5|Add9~27\ : std_logic;
SIGNAL \corr_long|gate5|Add9~29\ : std_logic;
SIGNAL \corr_long|gate5|Add9~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Add5~25\ : std_logic;
SIGNAL \corr_long|gate5|Add5~27\ : std_logic;
SIGNAL \corr_long|gate5|Add5~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~27\ : std_logic;
SIGNAL \corr_long|gate5|Add6~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~27\ : std_logic;
SIGNAL \corr_long|gate5|Add8~29\ : std_logic;
SIGNAL \corr_long|gate5|Add8~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[13]~46\ : std_logic;
SIGNAL \corr_long|gate5|output[14]~48\ : std_logic;
SIGNAL \corr_long|gate5|output[15]~49_combout\ : std_logic;
SIGNAL \corr_long|output_56[14]~49\ : std_logic;
SIGNAL \corr_long|output_56[15]~51\ : std_logic;
SIGNAL \corr_long|output_56[16]~52_combout\ : std_logic;
SIGNAL \corr_long|output_56[15]~50_combout\ : std_logic;
SIGNAL \corr_long|Add0~29\ : std_logic;
SIGNAL \corr_long|Add0~31\ : std_logic;
SIGNAL \corr_long|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|f_output[14]~50\ : std_logic;
SIGNAL \corr_long|f_output[15]~52\ : std_logic;
SIGNAL \corr_long|f_output[16]~54\ : std_logic;
SIGNAL \corr_long|f_output[17]~55_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~35\ : std_logic;
SIGNAL \corr_long|gate6|Add4~36_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Add7~25\ : std_logic;
SIGNAL \corr_long|gate6|Add7~27\ : std_logic;
SIGNAL \corr_long|gate6|Add7~29\ : std_logic;
SIGNAL \corr_long|gate6|Add7~31\ : std_logic;
SIGNAL \corr_long|gate6|Add7~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Add5~15\ : std_logic;
SIGNAL \corr_long|gate6|Add5~17\ : std_logic;
SIGNAL \corr_long|gate6|Add5~19\ : std_logic;
SIGNAL \corr_long|gate6|Add5~21\ : std_logic;
SIGNAL \corr_long|gate6|Add5~23\ : std_logic;
SIGNAL \corr_long|gate6|Add5~25\ : std_logic;
SIGNAL \corr_long|gate6|Add5~27\ : std_logic;
SIGNAL \corr_long|gate6|Add5~29\ : std_logic;
SIGNAL \corr_long|gate6|Add5~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~25\ : std_logic;
SIGNAL \corr_long|gate6|Add6~27\ : std_logic;
SIGNAL \corr_long|gate6|Add6~29\ : std_logic;
SIGNAL \corr_long|gate6|Add6~31\ : std_logic;
SIGNAL \corr_long|gate6|Add6~33\ : std_logic;
SIGNAL \corr_long|gate6|Add6~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~31\ : std_logic;
SIGNAL \corr_long|gate6|Add10~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~31\ : std_logic;
SIGNAL \corr_long|gate6|Add8~33\ : std_logic;
SIGNAL \corr_long|gate6|Add8~35\ : std_logic;
SIGNAL \corr_long|gate6|Add8~36_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[17]~54\ : std_logic;
SIGNAL \corr_long|gate6|output[18]~55_combout\ : std_logic;
SIGNAL \corr_long|f_output[17]~56\ : std_logic;
SIGNAL \corr_long|f_output[18]~57_combout\ : std_logic;
SIGNAL \corr_long|f_output[16]~53_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Add0~21\ : std_logic;
SIGNAL \corr_long|gate5|Add0~23\ : std_logic;
SIGNAL \corr_long|gate5|Add0~25\ : std_logic;
SIGNAL \corr_long|gate5|Add0~27\ : std_logic;
SIGNAL \corr_long|gate5|Add0~29\ : std_logic;
SIGNAL \corr_long|gate5|Add0~31\ : std_logic;
SIGNAL \corr_long|gate5|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Add1~25\ : std_logic;
SIGNAL \corr_long|gate5|Add1~27\ : std_logic;
SIGNAL \corr_long|gate5|Add1~29\ : std_logic;
SIGNAL \corr_long|gate5|Add1~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~25\ : std_logic;
SIGNAL \corr_long|gate5|Add2~27\ : std_logic;
SIGNAL \corr_long|gate5|Add2~29\ : std_logic;
SIGNAL \corr_long|gate5|Add2~31\ : std_logic;
SIGNAL \corr_long|gate5|Add2~33\ : std_logic;
SIGNAL \corr_long|gate5|Add2~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Add3~21\ : std_logic;
SIGNAL \corr_long|gate5|Add3~23\ : std_logic;
SIGNAL \corr_long|gate5|Add3~25\ : std_logic;
SIGNAL \corr_long|gate5|Add3~27\ : std_logic;
SIGNAL \corr_long|gate5|Add3~29\ : std_logic;
SIGNAL \corr_long|gate5|Add3~31\ : std_logic;
SIGNAL \corr_long|gate5|Add3~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~25\ : std_logic;
SIGNAL \corr_long|gate5|Add4~27\ : std_logic;
SIGNAL \corr_long|gate5|Add4~29\ : std_logic;
SIGNAL \corr_long|gate5|Add4~31\ : std_logic;
SIGNAL \corr_long|gate5|Add4~33\ : std_logic;
SIGNAL \corr_long|gate5|Add4~35\ : std_logic;
SIGNAL \corr_long|gate5|Add4~36_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Add7~27\ : std_logic;
SIGNAL \corr_long|gate5|Add7~29\ : std_logic;
SIGNAL \corr_long|gate5|Add7~31\ : std_logic;
SIGNAL \corr_long|gate5|Add7~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Add5~29\ : std_logic;
SIGNAL \corr_long|gate5|Add5~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~29\ : std_logic;
SIGNAL \corr_long|gate5|Add6~31\ : std_logic;
SIGNAL \corr_long|gate5|Add6~33\ : std_logic;
SIGNAL \corr_long|gate5|Add6~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~31\ : std_logic;
SIGNAL \corr_long|gate5|Add9~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~31\ : std_logic;
SIGNAL \corr_long|gate5|Add8~33\ : std_logic;
SIGNAL \corr_long|gate5|Add8~35\ : std_logic;
SIGNAL \corr_long|gate5|Add8~36_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[15]~50\ : std_logic;
SIGNAL \corr_long|gate5|output[16]~52\ : std_logic;
SIGNAL \corr_long|gate5|output[17]~54\ : std_logic;
SIGNAL \corr_long|gate5|output[18]~55_combout\ : std_logic;
SIGNAL \corr_long|output_56[16]~53\ : std_logic;
SIGNAL \corr_long|output_56[17]~55\ : std_logic;
SIGNAL \corr_long|output_56[18]~57\ : std_logic;
SIGNAL \corr_long|output_56[19]~58_combout\ : std_logic;
SIGNAL \corr_long|output_56[17]~54_combout\ : std_logic;
SIGNAL \corr_long|Add0~33\ : std_logic;
SIGNAL \corr_long|Add0~35\ : std_logic;
SIGNAL \corr_long|Add0~37\ : std_logic;
SIGNAL \corr_long|Add0~38_combout\ : std_logic;
SIGNAL \corr_long|f_output[18]~58\ : std_logic;
SIGNAL \corr_long|f_output[19]~59_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_preambule~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|c_en~combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|last_stop~regout\ : std_logic;
SIGNAL \corr_long|input_adc_6[8]~56_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[11]~41_combout\ : std_logic;
SIGNAL \corr_long|f_output[11]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[11]~0_combout\ : std_logic;
SIGNAL \corr_long|f_output[9]~38_combout\ : std_logic;
SIGNAL \corr_long|f_output[7]~34_combout\ : std_logic;
SIGNAL \corr_long|f_output[6]~32_combout\ : std_logic;
SIGNAL \corr_long|f_output[5]~30_combout\ : std_logic;
SIGNAL \corr_long|f_output[4]~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~0_combout\ : std_logic;
SIGNAL \corr_long|f_output[3]~26_combout\ : std_logic;
SIGNAL \corr_long|f_output[2]~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[2]~feeder_combout\ : std_logic;
SIGNAL \corr_long|f_output[1]~22_combout\ : std_logic;
SIGNAL \corr_long|f_output[0]~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[10]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux213~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan19~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan20~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan18~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux212~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~11_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~13_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[3]~15_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[5]~17_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~5\ : std_logic;
SIGNAL \clock_divider1|Add1~7\ : std_logic;
SIGNAL \clock_divider1|Add1~8_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~9\ : std_logic;
SIGNAL \clock_divider1|Add1~11\ : std_logic;
SIGNAL \clock_divider1|Add1~12_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~6_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~10_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~2_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~13\ : std_logic;
SIGNAL \clock_divider1|Add1~14_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~15\ : std_logic;
SIGNAL \clock_divider1|Add1~16_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~17\ : std_logic;
SIGNAL \clock_divider1|Add1~18_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~19\ : std_logic;
SIGNAL \clock_divider1|Add1~20_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~1_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~21\ : std_logic;
SIGNAL \clock_divider1|Add1~22_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~23\ : std_logic;
SIGNAL \clock_divider1|Add1~25\ : std_logic;
SIGNAL \clock_divider1|Add1~26_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~27\ : std_logic;
SIGNAL \clock_divider1|Add1~28_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~29\ : std_logic;
SIGNAL \clock_divider1|Add1~30_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~3_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~4_combout\ : std_logic;
SIGNAL \clock_divider1|counter~5_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~1\ : std_logic;
SIGNAL \clock_divider1|Add1~2_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~3\ : std_logic;
SIGNAL \clock_divider1|Add1~4_combout\ : std_logic;
SIGNAL \clock_divider1|counter~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|half_clock[0]~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~5_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector1~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo1~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo1~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|DATA_DONE~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|START_SEND_DATA~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~7_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~1\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~3\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~5\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~7\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~9\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~11\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~13\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~15\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~17\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~18_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~19\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~20_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~21\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~22_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~23\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~25\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~26_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~27\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~28_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~29\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~30_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[6]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX~regout\ : std_logic;
SIGNAL \ram2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|half_clock\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|temp_shift\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_b_2\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_b_1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_a_2\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data_a_1\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ADC_IN~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|ram_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_counts\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_buffer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ADC_Manager1|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|c_short_func_input_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|c_11_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_10_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_01_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_00_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|RAM_ADDRESS_BUS\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wizard_ram_1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_divider1|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \corr_long|output_56\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \corr_long|f_output\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \corr_long|gate5|output\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \corr_long|gate6|output\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_index\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|ALT_INV_last_stop~regout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_c_en~combout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_ADC_IN <= ADC_IN;
DATA_OUT <= ww_DATA_OUT;
SYNC <= ww_SYNC;
UART_TX <= ww_UART_TX;
ww_UART_RX_RX <= UART_RX_RX;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \ADC_Manager1|data_buffer\(5) & \ADC_Manager1|data_buffer\(4) & \ADC_Manager1|data_buffer\(3)
& \ADC_Manager1|data_buffer\(2) & \ADC_Manager1|data_buffer\(1) & \ADC_Manager1|data_buffer\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\corr_long|gate5|Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult9|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult9|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult8|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult8|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult7|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult7|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult6|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult6|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult11|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult11|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult10|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult10|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult1|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult1|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult0|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult0|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult3|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult3|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult2|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult2|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult5|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult5|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult4|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult4|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult11|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult11|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult10|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult10|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult12|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult12|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult12|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult9|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult9|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult8|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult8|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult7|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult7|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult6|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult6|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult1|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult1|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult0|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult0|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult3|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult3|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult2|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult2|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult5|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult5|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult4|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult4|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[79]~7_combout\ & \corr_long|input_adc_5[78]~6_combout\ & \corr_long|input_adc_5[77]~5_combout\ & \corr_long|input_adc_5[76]~4_combout\ & 
\corr_long|input_adc_5[75]~3_combout\ & \corr_long|input_adc_5[74]~2_combout\ & \corr_long|input_adc_5[73]~1_combout\ & \corr_long|input_adc_5[72]~0_combout\ & gnd);

\corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[79]~7_combout\ & \corr_long|input_func_5[78]~6_combout\ & \corr_long|input_func_5[77]~5_combout\ & \corr_long|input_func_5[76]~4_combout\ & 
\corr_long|input_func_5[75]~3_combout\ & \corr_long|input_func_5[74]~2_combout\ & \corr_long|input_func_5[73]~1_combout\ & \corr_long|input_func_5[72]~0_combout\ & gnd);

\corr_long|gate5|Mult9|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[71]~15_combout\ & \corr_long|input_adc_5[70]~14_combout\ & \corr_long|input_adc_5[69]~13_combout\ & \corr_long|input_adc_5[68]~12_combout\ & 
\corr_long|input_adc_5[67]~11_combout\ & \corr_long|input_adc_5[66]~10_combout\ & \corr_long|input_adc_5[65]~9_combout\ & \corr_long|input_adc_5[64]~8_combout\ & gnd);

\corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[71]~15_combout\ & \corr_long|input_func_5[70]~14_combout\ & \corr_long|input_func_5[69]~13_combout\ & \corr_long|input_func_5[68]~12_combout\ & 
\corr_long|input_func_5[67]~11_combout\ & \corr_long|input_func_5[66]~10_combout\ & \corr_long|input_func_5[65]~9_combout\ & \corr_long|input_func_5[64]~8_combout\ & gnd);

\corr_long|gate5|Mult8|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[63]~23_combout\ & \corr_long|input_adc_5[62]~22_combout\ & \corr_long|input_adc_5[61]~21_combout\ & \corr_long|input_adc_5[60]~20_combout\ & 
\corr_long|input_adc_5[59]~19_combout\ & \corr_long|input_adc_5[58]~18_combout\ & \corr_long|input_adc_5[57]~17_combout\ & \corr_long|input_adc_5[56]~16_combout\ & gnd);

\corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[63]~23_combout\ & \corr_long|input_func_5[62]~22_combout\ & \corr_long|input_func_5[61]~21_combout\ & \corr_long|input_func_5[60]~20_combout\ & 
\corr_long|input_func_5[59]~19_combout\ & \corr_long|input_func_5[58]~18_combout\ & \corr_long|input_func_5[57]~17_combout\ & \corr_long|input_func_5[56]~16_combout\ & gnd);

\corr_long|gate5|Mult7|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[55]~31_combout\ & \corr_long|input_adc_5[54]~30_combout\ & \corr_long|input_adc_5[53]~29_combout\ & \corr_long|input_adc_5[52]~28_combout\ & 
\corr_long|input_adc_5[51]~27_combout\ & \corr_long|input_adc_5[50]~26_combout\ & \corr_long|input_adc_5[49]~25_combout\ & \corr_long|input_adc_5[48]~24_combout\ & gnd);

\corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[55]~31_combout\ & \corr_long|input_func_5[54]~30_combout\ & \corr_long|input_func_5[53]~29_combout\ & \corr_long|input_func_5[52]~28_combout\ & 
\corr_long|input_func_5[51]~27_combout\ & \corr_long|input_func_5[50]~26_combout\ & \corr_long|input_func_5[49]~25_combout\ & \corr_long|input_func_5[48]~24_combout\ & gnd);

\corr_long|gate5|Mult6|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[95]~39_combout\ & \corr_long|input_adc_5[94]~38_combout\ & \corr_long|input_adc_5[93]~37_combout\ & \corr_long|input_adc_5[92]~36_combout\ & 
\corr_long|input_adc_5[91]~35_combout\ & \corr_long|input_adc_5[90]~34_combout\ & \corr_long|input_adc_5[89]~33_combout\ & \corr_long|input_adc_5[88]~32_combout\ & gnd);

\corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[95]~39_combout\ & \corr_long|input_func_5[94]~38_combout\ & \corr_long|input_func_5[93]~37_combout\ & \corr_long|input_func_5[92]~36_combout\ & 
\corr_long|input_func_5[91]~35_combout\ & \corr_long|input_func_5[90]~34_combout\ & \corr_long|input_func_5[89]~33_combout\ & \corr_long|input_func_5[88]~32_combout\ & gnd);

\corr_long|gate5|Mult11|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[87]~47_combout\ & \corr_long|input_adc_5[86]~46_combout\ & \corr_long|input_adc_5[85]~45_combout\ & \corr_long|input_adc_5[84]~44_combout\ & 
\corr_long|input_adc_5[83]~43_combout\ & \corr_long|input_adc_5[82]~42_combout\ & \corr_long|input_adc_5[81]~41_combout\ & \corr_long|input_adc_5[80]~40_combout\ & gnd);

\corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[87]~47_combout\ & \corr_long|input_func_5[86]~46_combout\ & \corr_long|input_func_5[85]~45_combout\ & \corr_long|input_func_5[84]~44_combout\ & 
\corr_long|input_func_5[83]~43_combout\ & \corr_long|input_func_5[82]~42_combout\ & \corr_long|input_func_5[81]~41_combout\ & \corr_long|input_func_5[80]~40_combout\ & gnd);

\corr_long|gate5|Mult10|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[15]~55_combout\ & \corr_long|input_adc_5[14]~54_combout\ & \corr_long|input_adc_5[13]~53_combout\ & \corr_long|input_adc_5[12]~52_combout\ & 
\corr_long|input_adc_5[11]~51_combout\ & \corr_long|input_adc_5[10]~50_combout\ & \corr_long|input_adc_5[9]~49_combout\ & \corr_long|input_adc_5[8]~48_combout\ & gnd);

\corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[15]~55_combout\ & \corr_long|input_func_5[14]~54_combout\ & \corr_long|input_func_5[13]~53_combout\ & \corr_long|input_func_5[12]~52_combout\ & 
\corr_long|input_func_5[11]~51_combout\ & \corr_long|input_func_5[10]~50_combout\ & \corr_long|input_func_5[9]~49_combout\ & \corr_long|input_func_5[8]~48_combout\ & gnd);

\corr_long|gate5|Mult1|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[7]~63_combout\ & \corr_long|input_adc_5[6]~62_combout\ & \corr_long|input_adc_5[5]~61_combout\ & \corr_long|input_adc_5[4]~60_combout\ & 
\corr_long|input_adc_5[3]~59_combout\ & \corr_long|input_adc_5[2]~58_combout\ & \corr_long|input_adc_5[1]~57_combout\ & \corr_long|input_adc_5[0]~56_combout\ & gnd);

\corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[7]~63_combout\ & \corr_long|input_func_5[6]~62_combout\ & \corr_long|input_func_5[5]~61_combout\ & \corr_long|input_func_5[4]~60_combout\ & 
\corr_long|input_func_5[3]~59_combout\ & \corr_long|input_func_5[2]~58_combout\ & \corr_long|input_func_5[1]~57_combout\ & \corr_long|input_func_5[0]~56_combout\ & gnd);

\corr_long|gate5|Mult0|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[31]~71_combout\ & \corr_long|input_adc_5[30]~70_combout\ & \corr_long|input_adc_5[29]~69_combout\ & \corr_long|input_adc_5[28]~68_combout\ & 
\corr_long|input_adc_5[27]~67_combout\ & \corr_long|input_adc_5[26]~66_combout\ & \corr_long|input_adc_5[25]~65_combout\ & \corr_long|input_adc_5[24]~64_combout\ & gnd);

\corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[31]~71_combout\ & \corr_long|input_func_5[30]~70_combout\ & \corr_long|input_func_5[29]~69_combout\ & \corr_long|input_func_5[28]~68_combout\ & 
\corr_long|input_func_5[27]~67_combout\ & \corr_long|input_func_5[26]~66_combout\ & \corr_long|input_func_5[25]~65_combout\ & \corr_long|input_func_5[24]~64_combout\ & gnd);

\corr_long|gate5|Mult3|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[23]~79_combout\ & \corr_long|input_adc_5[22]~78_combout\ & \corr_long|input_adc_5[21]~77_combout\ & \corr_long|input_adc_5[20]~76_combout\ & 
\corr_long|input_adc_5[19]~75_combout\ & \corr_long|input_adc_5[18]~74_combout\ & \corr_long|input_adc_5[17]~73_combout\ & \corr_long|input_adc_5[16]~72_combout\ & gnd);

\corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[23]~79_combout\ & \corr_long|input_func_5[22]~78_combout\ & \corr_long|input_func_5[21]~77_combout\ & \corr_long|input_func_5[20]~76_combout\ & 
\corr_long|input_func_5[19]~75_combout\ & \corr_long|input_func_5[18]~74_combout\ & \corr_long|input_func_5[17]~73_combout\ & \corr_long|input_func_5[16]~72_combout\ & gnd);

\corr_long|gate5|Mult2|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[47]~87_combout\ & \corr_long|input_adc_5[46]~86_combout\ & \corr_long|input_adc_5[45]~85_combout\ & \corr_long|input_adc_5[44]~84_combout\ & 
\corr_long|input_adc_5[43]~83_combout\ & \corr_long|input_adc_5[42]~82_combout\ & \corr_long|input_adc_5[41]~81_combout\ & \corr_long|input_adc_5[40]~80_combout\ & gnd);

\corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[47]~87_combout\ & \corr_long|input_func_5[46]~86_combout\ & \corr_long|input_func_5[45]~85_combout\ & \corr_long|input_func_5[44]~84_combout\ & 
\corr_long|input_func_5[43]~83_combout\ & \corr_long|input_func_5[42]~82_combout\ & \corr_long|input_func_5[41]~81_combout\ & \corr_long|input_func_5[40]~80_combout\ & gnd);

\corr_long|gate5|Mult5|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[39]~95_combout\ & \corr_long|input_adc_5[38]~94_combout\ & \corr_long|input_adc_5[37]~93_combout\ & \corr_long|input_adc_5[36]~92_combout\ & 
\corr_long|input_adc_5[35]~91_combout\ & \corr_long|input_adc_5[34]~90_combout\ & \corr_long|input_adc_5[33]~89_combout\ & \corr_long|input_adc_5[32]~88_combout\ & gnd);

\corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_5[39]~95_combout\ & \corr_long|input_func_5[38]~94_combout\ & \corr_long|input_func_5[37]~93_combout\ & \corr_long|input_func_5[36]~92_combout\ & 
\corr_long|input_func_5[35]~91_combout\ & \corr_long|input_func_5[34]~90_combout\ & \corr_long|input_func_5[33]~89_combout\ & \corr_long|input_func_5[32]~88_combout\ & gnd);

\corr_long|gate5|Mult4|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[95]~7_combout\ & \corr_long|input_adc_6[94]~6_combout\ & \corr_long|input_adc_6[93]~5_combout\ & \corr_long|input_adc_6[92]~4_combout\ & 
\corr_long|input_adc_6[91]~3_combout\ & \corr_long|input_adc_6[90]~2_combout\ & \corr_long|input_adc_6[89]~1_combout\ & \corr_long|input_adc_6[88]~0_combout\ & gnd);

\corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[95]~7_combout\ & \corr_long|input_func_6[94]~6_combout\ & \corr_long|input_func_6[93]~5_combout\ & \corr_long|input_func_6[92]~4_combout\ & 
\corr_long|input_func_6[91]~3_combout\ & \corr_long|input_func_6[90]~2_combout\ & \corr_long|input_func_6[89]~1_combout\ & \corr_long|input_func_6[88]~0_combout\ & gnd);

\corr_long|gate6|Mult11|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[87]~15_combout\ & \corr_long|input_adc_6[86]~14_combout\ & \corr_long|input_adc_6[85]~13_combout\ & \corr_long|input_adc_6[84]~12_combout\ & 
\corr_long|input_adc_6[83]~11_combout\ & \corr_long|input_adc_6[82]~10_combout\ & \corr_long|input_adc_6[81]~9_combout\ & \corr_long|input_adc_6[80]~8_combout\ & gnd);

\corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[87]~15_combout\ & \corr_long|input_func_6[86]~14_combout\ & \corr_long|input_func_6[85]~13_combout\ & \corr_long|input_func_6[84]~12_combout\ & 
\corr_long|input_func_6[83]~11_combout\ & \corr_long|input_func_6[82]~10_combout\ & \corr_long|input_func_6[81]~9_combout\ & \corr_long|input_func_6[80]~8_combout\ & gnd);

\corr_long|gate6|Mult10|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[103]~23_combout\ & \corr_long|input_adc_6[102]~22_combout\ & \corr_long|input_adc_6[101]~21_combout\ & \corr_long|input_adc_6[100]~20_combout\ & 
\corr_long|input_adc_6[99]~19_combout\ & \corr_long|input_adc_6[98]~18_combout\ & \corr_long|input_adc_6[97]~17_combout\ & \corr_long|input_adc_6[96]~16_combout\ & gnd);

\corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[103]~23_combout\ & \corr_long|input_func_6[102]~22_combout\ & \corr_long|input_func_6[101]~21_combout\ & \corr_long|input_func_6[100]~20_combout\ & 
\corr_long|input_func_6[99]~19_combout\ & \corr_long|input_func_6[98]~18_combout\ & \corr_long|input_func_6[97]~17_combout\ & \corr_long|input_func_6[96]~16_combout\ & gnd);

\corr_long|gate6|Mult12|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[79]~31_combout\ & \corr_long|input_adc_6[78]~30_combout\ & \corr_long|input_adc_6[77]~29_combout\ & \corr_long|input_adc_6[76]~28_combout\ & 
\corr_long|input_adc_6[75]~27_combout\ & \corr_long|input_adc_6[74]~26_combout\ & \corr_long|input_adc_6[73]~25_combout\ & \corr_long|input_adc_6[72]~24_combout\ & gnd);

\corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[79]~31_combout\ & \corr_long|input_func_6[78]~30_combout\ & \corr_long|input_func_6[77]~29_combout\ & \corr_long|input_func_6[76]~28_combout\ & 
\corr_long|input_func_6[75]~27_combout\ & \corr_long|input_func_6[74]~26_combout\ & \corr_long|input_func_6[73]~25_combout\ & \corr_long|input_func_6[72]~24_combout\ & gnd);

\corr_long|gate6|Mult9|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[71]~39_combout\ & \corr_long|input_adc_6[70]~38_combout\ & \corr_long|input_adc_6[69]~37_combout\ & \corr_long|input_adc_6[68]~36_combout\ & 
\corr_long|input_adc_6[67]~35_combout\ & \corr_long|input_adc_6[66]~34_combout\ & \corr_long|input_adc_6[65]~33_combout\ & \corr_long|input_adc_6[64]~32_combout\ & gnd);

\corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[71]~39_combout\ & \corr_long|input_func_6[70]~38_combout\ & \corr_long|input_func_6[69]~37_combout\ & \corr_long|input_func_6[68]~36_combout\ & 
\corr_long|input_func_6[67]~35_combout\ & \corr_long|input_func_6[66]~34_combout\ & \corr_long|input_func_6[65]~33_combout\ & \corr_long|input_func_6[64]~32_combout\ & gnd);

\corr_long|gate6|Mult8|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[63]~47_combout\ & \corr_long|input_adc_6[62]~46_combout\ & \corr_long|input_adc_6[61]~45_combout\ & \corr_long|input_adc_6[60]~44_combout\ & 
\corr_long|input_adc_6[59]~43_combout\ & \corr_long|input_adc_6[58]~42_combout\ & \corr_long|input_adc_6[57]~41_combout\ & \corr_long|input_adc_6[56]~40_combout\ & gnd);

\corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[63]~47_combout\ & \corr_long|input_func_6[62]~46_combout\ & \corr_long|input_func_6[61]~45_combout\ & \corr_long|input_func_6[60]~44_combout\ & 
\corr_long|input_func_6[59]~43_combout\ & \corr_long|input_func_6[58]~42_combout\ & \corr_long|input_func_6[57]~41_combout\ & \corr_long|input_func_6[56]~40_combout\ & gnd);

\corr_long|gate6|Mult7|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[55]~55_combout\ & \corr_long|input_adc_6[54]~54_combout\ & \corr_long|input_adc_6[53]~53_combout\ & \corr_long|input_adc_6[52]~52_combout\ & 
\corr_long|input_adc_6[51]~51_combout\ & \corr_long|input_adc_6[50]~50_combout\ & \corr_long|input_adc_6[49]~49_combout\ & \corr_long|input_adc_6[48]~48_combout\ & gnd);

\corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[55]~55_combout\ & \corr_long|input_func_6[54]~54_combout\ & \corr_long|input_func_6[53]~53_combout\ & \corr_long|input_func_6[52]~52_combout\ & 
\corr_long|input_func_6[51]~51_combout\ & \corr_long|input_func_6[50]~50_combout\ & \corr_long|input_func_6[49]~49_combout\ & \corr_long|input_func_6[48]~48_combout\ & gnd);

\corr_long|gate6|Mult6|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[15]~63_combout\ & \corr_long|input_adc_6[14]~62_combout\ & \corr_long|input_adc_6[13]~61_combout\ & \corr_long|input_adc_6[12]~60_combout\ & 
\corr_long|input_adc_6[11]~59_combout\ & \corr_long|input_adc_6[10]~58_combout\ & \corr_long|input_adc_6[9]~57_combout\ & \corr_long|input_adc_6[8]~56_combout\ & gnd);

\corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[15]~63_combout\ & \corr_long|input_func_6[14]~62_combout\ & \corr_long|input_func_6[13]~61_combout\ & \corr_long|input_func_6[12]~60_combout\ & 
\corr_long|input_func_6[11]~59_combout\ & \corr_long|input_func_6[10]~58_combout\ & \corr_long|input_func_6[9]~57_combout\ & \corr_long|input_func_6[8]~56_combout\ & gnd);

\corr_long|gate6|Mult1|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[7]~71_combout\ & \corr_long|input_adc_6[6]~70_combout\ & \corr_long|input_adc_6[5]~69_combout\ & \corr_long|input_adc_6[4]~68_combout\ & 
\corr_long|input_adc_6[3]~67_combout\ & \corr_long|input_adc_6[2]~66_combout\ & \corr_long|input_adc_6[1]~65_combout\ & \corr_long|input_adc_6[0]~64_combout\ & gnd);

\corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[7]~71_combout\ & \corr_long|input_func_6[6]~70_combout\ & \corr_long|input_func_6[5]~69_combout\ & \corr_long|input_func_6[4]~68_combout\ & 
\corr_long|input_func_6[3]~67_combout\ & \corr_long|input_func_6[2]~66_combout\ & \corr_long|input_func_6[1]~65_combout\ & \corr_long|input_func_6[0]~64_combout\ & gnd);

\corr_long|gate6|Mult0|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[31]~79_combout\ & \corr_long|input_adc_6[30]~78_combout\ & \corr_long|input_adc_6[29]~77_combout\ & \corr_long|input_adc_6[28]~76_combout\ & 
\corr_long|input_adc_6[27]~75_combout\ & \corr_long|input_adc_6[26]~74_combout\ & \corr_long|input_adc_6[25]~73_combout\ & \corr_long|input_adc_6[24]~72_combout\ & gnd);

\corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[31]~79_combout\ & \corr_long|input_func_6[30]~78_combout\ & \corr_long|input_func_6[29]~77_combout\ & \corr_long|input_func_6[28]~76_combout\ & 
\corr_long|input_func_6[27]~75_combout\ & \corr_long|input_func_6[26]~74_combout\ & \corr_long|input_func_6[25]~73_combout\ & \corr_long|input_func_6[24]~72_combout\ & gnd);

\corr_long|gate6|Mult3|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[23]~87_combout\ & \corr_long|input_adc_6[22]~86_combout\ & \corr_long|input_adc_6[21]~85_combout\ & \corr_long|input_adc_6[20]~84_combout\ & 
\corr_long|input_adc_6[19]~83_combout\ & \corr_long|input_adc_6[18]~82_combout\ & \corr_long|input_adc_6[17]~81_combout\ & \corr_long|input_adc_6[16]~80_combout\ & gnd);

\corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[23]~87_combout\ & \corr_long|input_func_6[22]~86_combout\ & \corr_long|input_func_6[21]~85_combout\ & \corr_long|input_func_6[20]~84_combout\ & 
\corr_long|input_func_6[19]~83_combout\ & \corr_long|input_func_6[18]~82_combout\ & \corr_long|input_func_6[17]~81_combout\ & \corr_long|input_func_6[16]~80_combout\ & gnd);

\corr_long|gate6|Mult2|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[47]~95_combout\ & \corr_long|input_adc_6[46]~94_combout\ & \corr_long|input_adc_6[45]~93_combout\ & \corr_long|input_adc_6[44]~92_combout\ & 
\corr_long|input_adc_6[43]~91_combout\ & \corr_long|input_adc_6[42]~90_combout\ & \corr_long|input_adc_6[41]~89_combout\ & \corr_long|input_adc_6[40]~88_combout\ & gnd);

\corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[47]~95_combout\ & \corr_long|input_func_6[46]~94_combout\ & \corr_long|input_func_6[45]~93_combout\ & \corr_long|input_func_6[44]~92_combout\ & 
\corr_long|input_func_6[43]~91_combout\ & \corr_long|input_func_6[42]~90_combout\ & \corr_long|input_func_6[41]~89_combout\ & \corr_long|input_func_6[40]~88_combout\ & gnd);

\corr_long|gate6|Mult5|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[39]~103_combout\ & \corr_long|input_adc_6[38]~102_combout\ & \corr_long|input_adc_6[37]~101_combout\ & \corr_long|input_adc_6[36]~100_combout\ & 
\corr_long|input_adc_6[35]~99_combout\ & \corr_long|input_adc_6[34]~98_combout\ & \corr_long|input_adc_6[33]~97_combout\ & \corr_long|input_adc_6[32]~96_combout\ & gnd);

\corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_6[39]~103_combout\ & \corr_long|input_func_6[38]~102_combout\ & \corr_long|input_func_6[37]~101_combout\ & \corr_long|input_func_6[36]~100_combout\ & 
\corr_long|input_func_6[35]~99_combout\ & \corr_long|input_func_6[34]~98_combout\ & \corr_long|input_func_6[33]~97_combout\ & \corr_long|input_func_6[32]~96_combout\ & gnd);

\corr_long|gate6|Mult4|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(23) & \adc_ram_shifter_1|data_a_2\(22) & \adc_ram_shifter_1|data_a_2\(21) & \adc_ram_shifter_1|data_a_2\(20) & \adc_ram_shifter_1|data_a_2\(19)
& \adc_ram_shifter_1|data_a_2\(18) & \adc_ram_shifter_1|data_a_2\(17) & \adc_ram_shifter_1|data_a_2\(16) & \adc_ram_shifter_1|data_a_2\(8) & \adc_ram_shifter_1|data_a_1\(79) & \adc_ram_shifter_1|data_a_1\(78) & \adc_ram_shifter_1|data_a_1\(77) & 
\adc_ram_shifter_1|data_a_1\(76) & \adc_ram_shifter_1|data_a_1\(75) & \adc_ram_shifter_1|data_a_1\(74) & \adc_ram_shifter_1|data_a_1\(73) & \adc_ram_shifter_1|data_a_1\(72) & \adc_ram_shifter_1|data_a_1\(64));

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(23) & \adc_ram_shifter_1|data_b_2\(22) & \adc_ram_shifter_1|data_b_2\(21) & \adc_ram_shifter_1|data_b_2\(20) & \adc_ram_shifter_1|data_b_2\(19)
& \adc_ram_shifter_1|data_b_2\(18) & \adc_ram_shifter_1|data_b_2\(17) & \adc_ram_shifter_1|data_b_2\(16) & \adc_ram_shifter_1|data_b_2\(8) & \adc_ram_shifter_1|data_b_1\(79) & \adc_ram_shifter_1|data_b_1\(78) & \adc_ram_shifter_1|data_b_1\(77) & 
\adc_ram_shifter_1|data_b_1\(76) & \adc_ram_shifter_1|data_b_1\(75) & \adc_ram_shifter_1|data_b_1\(74) & \adc_ram_shifter_1|data_b_1\(73) & \adc_ram_shifter_1|data_b_1\(72) & \adc_ram_shifter_1|data_b_1\(64));

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(15) & \adc_ram_shifter_1|data_a_2\(14) & \adc_ram_shifter_1|data_a_2\(13) & \adc_ram_shifter_1|data_a_2\(12) & \adc_ram_shifter_1|data_a_2\(11)
& \adc_ram_shifter_1|data_a_2\(10) & \adc_ram_shifter_1|data_a_2\(9) & \adc_ram_shifter_1|data_a_2\(1) & \adc_ram_shifter_1|data_a_2\(0) & \adc_ram_shifter_1|data_a_1\(71) & \adc_ram_shifter_1|data_a_1\(70) & \adc_ram_shifter_1|data_a_1\(69) & 
\adc_ram_shifter_1|data_a_1\(68) & \adc_ram_shifter_1|data_a_1\(67) & \adc_ram_shifter_1|data_a_1\(66) & \adc_ram_shifter_1|data_a_1\(65) & \adc_ram_shifter_1|data_a_1\(57) & \adc_ram_shifter_1|data_a_1\(56));

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(15) & \adc_ram_shifter_1|data_b_2\(14) & \adc_ram_shifter_1|data_b_2\(13) & \adc_ram_shifter_1|data_b_2\(12) & \adc_ram_shifter_1|data_b_2\(11)
& \adc_ram_shifter_1|data_b_2\(10) & \adc_ram_shifter_1|data_b_2\(9) & \adc_ram_shifter_1|data_b_2\(1) & \adc_ram_shifter_1|data_b_2\(0) & \adc_ram_shifter_1|data_b_1\(71) & \adc_ram_shifter_1|data_b_1\(70) & \adc_ram_shifter_1|data_b_1\(69) & 
\adc_ram_shifter_1|data_b_1\(68) & \adc_ram_shifter_1|data_b_1\(67) & \adc_ram_shifter_1|data_b_1\(66) & \adc_ram_shifter_1|data_b_1\(65) & \adc_ram_shifter_1|data_b_1\(57) & \adc_ram_shifter_1|data_b_1\(56));

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(7) & \adc_ram_shifter_1|data_a_2\(6) & \adc_ram_shifter_1|data_a_2\(5) & \adc_ram_shifter_1|data_a_2\(4) & \adc_ram_shifter_1|data_a_2\(3)
& \adc_ram_shifter_1|data_a_2\(2) & \adc_ram_shifter_1|data_a_1\(122) & \adc_ram_shifter_1|data_a_1\(121) & \adc_ram_shifter_1|data_a_1\(120) & \adc_ram_shifter_1|data_a_1\(63) & \adc_ram_shifter_1|data_a_1\(62) & \adc_ram_shifter_1|data_a_1\(61) & 
\adc_ram_shifter_1|data_a_1\(60) & \adc_ram_shifter_1|data_a_1\(59) & \adc_ram_shifter_1|data_a_1\(58) & \adc_ram_shifter_1|data_a_1\(50) & \adc_ram_shifter_1|data_a_1\(49) & \adc_ram_shifter_1|data_a_1\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(7) & \adc_ram_shifter_1|data_b_2\(6) & \adc_ram_shifter_1|data_b_2\(5) & \adc_ram_shifter_1|data_b_2\(4) & \adc_ram_shifter_1|data_b_2\(3)
& \adc_ram_shifter_1|data_b_2\(2) & \adc_ram_shifter_1|data_b_1\(122) & \adc_ram_shifter_1|data_b_1\(121) & \adc_ram_shifter_1|data_b_1\(120) & \adc_ram_shifter_1|data_b_1\(63) & \adc_ram_shifter_1|data_b_1\(62) & \adc_ram_shifter_1|data_b_1\(61) & 
\adc_ram_shifter_1|data_b_1\(60) & \adc_ram_shifter_1|data_b_1\(59) & \adc_ram_shifter_1|data_b_1\(58) & \adc_ram_shifter_1|data_b_1\(50) & \adc_ram_shifter_1|data_b_1\(49) & \adc_ram_shifter_1|data_b_1\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(35) & \adc_ram_shifter_1|data_a_2\(34) & \adc_ram_shifter_1|data_a_2\(33) & \adc_ram_shifter_1|data_a_2\(32) & \adc_ram_shifter_1|data_a_1\(127)
& \adc_ram_shifter_1|data_a_1\(126) & \adc_ram_shifter_1|data_a_1\(125) & \adc_ram_shifter_1|data_a_1\(124) & \adc_ram_shifter_1|data_a_1\(123) & \adc_ram_shifter_1|data_a_1\(91) & \adc_ram_shifter_1|data_a_1\(90) & \adc_ram_shifter_1|data_a_1\(89) & 
\adc_ram_shifter_1|data_a_1\(88) & \adc_ram_shifter_1|data_a_1\(55) & \adc_ram_shifter_1|data_a_1\(54) & \adc_ram_shifter_1|data_a_1\(53) & \adc_ram_shifter_1|data_a_1\(52) & \adc_ram_shifter_1|data_a_1\(51));

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(35) & \adc_ram_shifter_1|data_b_2\(34) & \adc_ram_shifter_1|data_b_2\(33) & \adc_ram_shifter_1|data_b_2\(32) & \adc_ram_shifter_1|data_b_1\(127)
& \adc_ram_shifter_1|data_b_1\(126) & \adc_ram_shifter_1|data_b_1\(125) & \adc_ram_shifter_1|data_b_1\(124) & \adc_ram_shifter_1|data_b_1\(123) & \adc_ram_shifter_1|data_b_1\(91) & \adc_ram_shifter_1|data_b_1\(90) & \adc_ram_shifter_1|data_b_1\(89) & 
\adc_ram_shifter_1|data_b_1\(88) & \adc_ram_shifter_1|data_b_1\(55) & \adc_ram_shifter_1|data_b_1\(54) & \adc_ram_shifter_1|data_b_1\(53) & \adc_ram_shifter_1|data_b_1\(52) & \adc_ram_shifter_1|data_b_1\(51));

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(39) & \adc_ram_shifter_1|data_a_2\(38) & \adc_ram_shifter_1|data_a_2\(37) & \adc_ram_shifter_1|data_a_2\(36) & \adc_ram_shifter_1|data_a_2\(28)
& \adc_ram_shifter_1|data_a_2\(27) & \adc_ram_shifter_1|data_a_2\(26) & \adc_ram_shifter_1|data_a_2\(25) & \adc_ram_shifter_1|data_a_2\(24) & \adc_ram_shifter_1|data_a_1\(95) & \adc_ram_shifter_1|data_a_1\(94) & \adc_ram_shifter_1|data_a_1\(93) & 
\adc_ram_shifter_1|data_a_1\(92) & \adc_ram_shifter_1|data_a_1\(84) & \adc_ram_shifter_1|data_a_1\(83) & \adc_ram_shifter_1|data_a_1\(82) & \adc_ram_shifter_1|data_a_1\(81) & \adc_ram_shifter_1|data_a_1\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(39) & \adc_ram_shifter_1|data_b_2\(38) & \adc_ram_shifter_1|data_b_2\(37) & \adc_ram_shifter_1|data_b_2\(36) & \adc_ram_shifter_1|data_b_2\(28)
& \adc_ram_shifter_1|data_b_2\(27) & \adc_ram_shifter_1|data_b_2\(26) & \adc_ram_shifter_1|data_b_2\(25) & \adc_ram_shifter_1|data_b_2\(24) & \adc_ram_shifter_1|data_b_1\(95) & \adc_ram_shifter_1|data_b_1\(94) & \adc_ram_shifter_1|data_b_1\(93) & 
\adc_ram_shifter_1|data_b_1\(92) & \adc_ram_shifter_1|data_b_1\(84) & \adc_ram_shifter_1|data_b_1\(83) & \adc_ram_shifter_1|data_b_1\(82) & \adc_ram_shifter_1|data_b_1\(81) & \adc_ram_shifter_1|data_b_1\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(31) & \adc_ram_shifter_1|data_a_2\(30) & \adc_ram_shifter_1|data_a_2\(29) & \adc_ram_shifter_1|data_a_1\(87) & \adc_ram_shifter_1|data_a_1\(86)
& \adc_ram_shifter_1|data_a_1\(85) & \adc_ram_shifter_1|data_a_1\(15) & \adc_ram_shifter_1|data_a_1\(14) & \adc_ram_shifter_1|data_a_1\(13) & \adc_ram_shifter_1|data_a_1\(12) & \adc_ram_shifter_1|data_a_1\(11) & \adc_ram_shifter_1|data_a_1\(10) & 
\adc_ram_shifter_1|data_a_1\(9) & \adc_ram_shifter_1|data_a_1\(8) & \adc_ram_shifter_1|data_a_1\(3) & \adc_ram_shifter_1|data_a_1\(2) & \adc_ram_shifter_1|data_a_1\(1) & \adc_ram_shifter_1|data_a_1\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(31) & \adc_ram_shifter_1|data_b_2\(30) & \adc_ram_shifter_1|data_b_2\(29) & \adc_ram_shifter_1|data_b_1\(87) & \adc_ram_shifter_1|data_b_1\(86)
& \adc_ram_shifter_1|data_b_1\(85) & \adc_ram_shifter_1|data_b_1\(15) & \adc_ram_shifter_1|data_b_1\(14) & \adc_ram_shifter_1|data_b_1\(13) & \adc_ram_shifter_1|data_b_1\(12) & \adc_ram_shifter_1|data_b_1\(11) & \adc_ram_shifter_1|data_b_1\(10) & 
\adc_ram_shifter_1|data_b_1\(9) & \adc_ram_shifter_1|data_b_1\(8) & \adc_ram_shifter_1|data_b_1\(3) & \adc_ram_shifter_1|data_b_1\(2) & \adc_ram_shifter_1|data_b_1\(1) & \adc_ram_shifter_1|data_b_1\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(102) & \adc_ram_shifter_1|data_a_1\(101) & \adc_ram_shifter_1|data_a_1\(100) & \adc_ram_shifter_1|data_a_1\(99) & \adc_ram_shifter_1|data_a_1\(98)
& \adc_ram_shifter_1|data_a_1\(97) & \adc_ram_shifter_1|data_a_1\(96) & \adc_ram_shifter_1|data_a_1\(30) & \adc_ram_shifter_1|data_a_1\(29) & \adc_ram_shifter_1|data_a_1\(28) & \adc_ram_shifter_1|data_a_1\(27) & \adc_ram_shifter_1|data_a_1\(26) & 
\adc_ram_shifter_1|data_a_1\(25) & \adc_ram_shifter_1|data_a_1\(24) & \adc_ram_shifter_1|data_a_1\(7) & \adc_ram_shifter_1|data_a_1\(6) & \adc_ram_shifter_1|data_a_1\(5) & \adc_ram_shifter_1|data_a_1\(4));

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(102) & \adc_ram_shifter_1|data_b_1\(101) & \adc_ram_shifter_1|data_b_1\(100) & \adc_ram_shifter_1|data_b_1\(99) & \adc_ram_shifter_1|data_b_1\(98)
& \adc_ram_shifter_1|data_b_1\(97) & \adc_ram_shifter_1|data_b_1\(96) & \adc_ram_shifter_1|data_b_1\(30) & \adc_ram_shifter_1|data_b_1\(29) & \adc_ram_shifter_1|data_b_1\(28) & \adc_ram_shifter_1|data_b_1\(27) & \adc_ram_shifter_1|data_b_1\(26) & 
\adc_ram_shifter_1|data_b_1\(25) & \adc_ram_shifter_1|data_b_1\(24) & \adc_ram_shifter_1|data_b_1\(7) & \adc_ram_shifter_1|data_b_1\(6) & \adc_ram_shifter_1|data_b_1\(5) & \adc_ram_shifter_1|data_b_1\(4));

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(115) & \adc_ram_shifter_1|data_a_1\(114) & \adc_ram_shifter_1|data_a_1\(113) & \adc_ram_shifter_1|data_a_1\(112) & \adc_ram_shifter_1|data_a_1\(103)
& \adc_ram_shifter_1|data_a_1\(43) & \adc_ram_shifter_1|data_a_1\(42) & \adc_ram_shifter_1|data_a_1\(41) & \adc_ram_shifter_1|data_a_1\(40) & \adc_ram_shifter_1|data_a_1\(31) & \adc_ram_shifter_1|data_a_1\(23) & \adc_ram_shifter_1|data_a_1\(22) & 
\adc_ram_shifter_1|data_a_1\(21) & \adc_ram_shifter_1|data_a_1\(20) & \adc_ram_shifter_1|data_a_1\(19) & \adc_ram_shifter_1|data_a_1\(18) & \adc_ram_shifter_1|data_a_1\(17) & \adc_ram_shifter_1|data_a_1\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(115) & \adc_ram_shifter_1|data_b_1\(114) & \adc_ram_shifter_1|data_b_1\(113) & \adc_ram_shifter_1|data_b_1\(112) & \adc_ram_shifter_1|data_b_1\(103)
& \adc_ram_shifter_1|data_b_1\(43) & \adc_ram_shifter_1|data_b_1\(42) & \adc_ram_shifter_1|data_b_1\(41) & \adc_ram_shifter_1|data_b_1\(40) & \adc_ram_shifter_1|data_b_1\(31) & \adc_ram_shifter_1|data_b_1\(23) & \adc_ram_shifter_1|data_b_1\(22) & 
\adc_ram_shifter_1|data_b_1\(21) & \adc_ram_shifter_1|data_b_1\(20) & \adc_ram_shifter_1|data_b_1\(19) & \adc_ram_shifter_1|data_b_1\(18) & \adc_ram_shifter_1|data_b_1\(17) & \adc_ram_shifter_1|data_b_1\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_1\(119) & \adc_ram_shifter_1|data_a_1\(118) & \adc_ram_shifter_1|data_a_1\(117) & \adc_ram_shifter_1|data_a_1\(116) & \adc_ram_shifter_1|data_a_1\(108)
& \adc_ram_shifter_1|data_a_1\(107) & \adc_ram_shifter_1|data_a_1\(106) & \adc_ram_shifter_1|data_a_1\(105) & \adc_ram_shifter_1|data_a_1\(104) & \adc_ram_shifter_1|data_a_1\(47) & \adc_ram_shifter_1|data_a_1\(46) & \adc_ram_shifter_1|data_a_1\(45) & 
\adc_ram_shifter_1|data_a_1\(44) & \adc_ram_shifter_1|data_a_1\(36) & \adc_ram_shifter_1|data_a_1\(35) & \adc_ram_shifter_1|data_a_1\(34) & \adc_ram_shifter_1|data_a_1\(33) & \adc_ram_shifter_1|data_a_1\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_1\(119) & \adc_ram_shifter_1|data_b_1\(118) & \adc_ram_shifter_1|data_b_1\(117) & \adc_ram_shifter_1|data_b_1\(116) & \adc_ram_shifter_1|data_b_1\(108)
& \adc_ram_shifter_1|data_b_1\(107) & \adc_ram_shifter_1|data_b_1\(106) & \adc_ram_shifter_1|data_b_1\(105) & \adc_ram_shifter_1|data_b_1\(104) & \adc_ram_shifter_1|data_b_1\(47) & \adc_ram_shifter_1|data_b_1\(46) & \adc_ram_shifter_1|data_b_1\(45) & 
\adc_ram_shifter_1|data_b_1\(44) & \adc_ram_shifter_1|data_b_1\(36) & \adc_ram_shifter_1|data_b_1\(35) & \adc_ram_shifter_1|data_b_1\(34) & \adc_ram_shifter_1|data_b_1\(33) & \adc_ram_shifter_1|data_b_1\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(127) & \adc_ram_shifter_1|data_a_2\(126) & \adc_ram_shifter_1|data_a_2\(125) & \adc_ram_shifter_1|data_a_2\(124) & \adc_ram_shifter_1|data_a_2\(123)
& \adc_ram_shifter_1|data_a_2\(122) & \adc_ram_shifter_1|data_a_2\(121) & \adc_ram_shifter_1|data_a_2\(120) & \adc_ram_shifter_1|data_a_2\(115) & \adc_ram_shifter_1|data_a_2\(114) & \adc_ram_shifter_1|data_a_2\(113) & \adc_ram_shifter_1|data_a_2\(112) & 
\adc_ram_shifter_1|data_a_1\(111) & \adc_ram_shifter_1|data_a_1\(110) & \adc_ram_shifter_1|data_a_1\(109) & \adc_ram_shifter_1|data_a_1\(39) & \adc_ram_shifter_1|data_a_1\(38) & \adc_ram_shifter_1|data_a_1\(37));

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(127) & \adc_ram_shifter_1|data_b_2\(126) & \adc_ram_shifter_1|data_b_2\(125) & \adc_ram_shifter_1|data_b_2\(124) & \adc_ram_shifter_1|data_b_2\(123)
& \adc_ram_shifter_1|data_b_2\(122) & \adc_ram_shifter_1|data_b_2\(121) & \adc_ram_shifter_1|data_b_2\(120) & \adc_ram_shifter_1|data_b_2\(115) & \adc_ram_shifter_1|data_b_2\(114) & \adc_ram_shifter_1|data_b_2\(113) & \adc_ram_shifter_1|data_b_2\(112) & 
\adc_ram_shifter_1|data_b_1\(111) & \adc_ram_shifter_1|data_b_1\(110) & \adc_ram_shifter_1|data_b_1\(109) & \adc_ram_shifter_1|data_b_1\(39) & \adc_ram_shifter_1|data_b_1\(38) & \adc_ram_shifter_1|data_b_1\(37));

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(9);

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(119) & \adc_ram_shifter_1|data_a_2\(118) & \adc_ram_shifter_1|data_a_2\(117) & \adc_ram_shifter_1|data_a_2\(116) & \adc_ram_shifter_1|data_a_2\(111)
& \adc_ram_shifter_1|data_a_2\(110) & \adc_ram_shifter_1|data_a_2\(109) & \adc_ram_shifter_1|data_a_2\(108) & \adc_ram_shifter_1|data_a_2\(107) & \adc_ram_shifter_1|data_a_2\(106) & \adc_ram_shifter_1|data_a_2\(105) & \adc_ram_shifter_1|data_a_2\(104) & 
\adc_ram_shifter_1|data_a_2\(101) & \adc_ram_shifter_1|data_a_2\(100) & \adc_ram_shifter_1|data_a_2\(99) & \adc_ram_shifter_1|data_a_2\(98) & \adc_ram_shifter_1|data_a_2\(97) & \adc_ram_shifter_1|data_a_2\(96));

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(119) & \adc_ram_shifter_1|data_b_2\(118) & \adc_ram_shifter_1|data_b_2\(117) & \adc_ram_shifter_1|data_b_2\(116) & \adc_ram_shifter_1|data_b_2\(111)
& \adc_ram_shifter_1|data_b_2\(110) & \adc_ram_shifter_1|data_b_2\(109) & \adc_ram_shifter_1|data_b_2\(108) & \adc_ram_shifter_1|data_b_2\(107) & \adc_ram_shifter_1|data_b_2\(106) & \adc_ram_shifter_1|data_b_2\(105) & \adc_ram_shifter_1|data_b_2\(104) & 
\adc_ram_shifter_1|data_b_2\(101) & \adc_ram_shifter_1|data_b_2\(100) & \adc_ram_shifter_1|data_b_2\(99) & \adc_ram_shifter_1|data_b_2\(98) & \adc_ram_shifter_1|data_b_2\(97) & \adc_ram_shifter_1|data_b_2\(96));

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(96) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(97) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(98) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(99) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(100) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(101) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(104) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(105) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(106) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(107) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(108) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(109) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(110) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(111) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(116) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(117) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(118) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(119) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(96) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(97) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(98) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(99) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(100) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(101) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(104) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(105) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(106) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(107) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(108) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(109) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(110) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(111) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(116) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(117) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(118) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(119) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(103) & \adc_ram_shifter_1|data_a_2\(102) & \adc_ram_shifter_1|data_a_2\(95) & \adc_ram_shifter_1|data_a_2\(94) & \adc_ram_shifter_1|data_a_2\(93)
& \adc_ram_shifter_1|data_a_2\(92) & \adc_ram_shifter_1|data_a_2\(91) & \adc_ram_shifter_1|data_a_2\(90) & \adc_ram_shifter_1|data_a_2\(89) & \adc_ram_shifter_1|data_a_2\(88) & \adc_ram_shifter_1|data_a_2\(55) & \adc_ram_shifter_1|data_a_2\(54) & 
\adc_ram_shifter_1|data_a_2\(53) & \adc_ram_shifter_1|data_a_2\(52) & \adc_ram_shifter_1|data_a_2\(51) & \adc_ram_shifter_1|data_a_2\(50) & \adc_ram_shifter_1|data_a_2\(49) & \adc_ram_shifter_1|data_a_2\(48));

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(103) & \adc_ram_shifter_1|data_b_2\(102) & \adc_ram_shifter_1|data_b_2\(95) & \adc_ram_shifter_1|data_b_2\(94) & \adc_ram_shifter_1|data_b_2\(93)
& \adc_ram_shifter_1|data_b_2\(92) & \adc_ram_shifter_1|data_b_2\(91) & \adc_ram_shifter_1|data_b_2\(90) & \adc_ram_shifter_1|data_b_2\(89) & \adc_ram_shifter_1|data_b_2\(88) & \adc_ram_shifter_1|data_b_2\(55) & \adc_ram_shifter_1|data_b_2\(54) & 
\adc_ram_shifter_1|data_b_2\(53) & \adc_ram_shifter_1|data_b_2\(52) & \adc_ram_shifter_1|data_b_2\(51) & \adc_ram_shifter_1|data_b_2\(50) & \adc_ram_shifter_1|data_b_2\(49) & \adc_ram_shifter_1|data_b_2\(48));

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(48) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(49) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(50) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(51) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(52) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(53) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(54) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(55) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(88) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(89) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(90) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(91) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(92) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(93) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(94) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(95) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(102) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(103) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(48) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(49) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(50) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(51) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(52) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(53) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(54) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(55) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(88) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(89) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(90) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(91) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(92) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(93) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(94) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(95) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(102) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(103) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(71) & \adc_ram_shifter_1|data_a_2\(70) & \adc_ram_shifter_1|data_a_2\(69) & \adc_ram_shifter_1|data_a_2\(68) & \adc_ram_shifter_1|data_a_2\(67)
& \adc_ram_shifter_1|data_a_2\(66) & \adc_ram_shifter_1|data_a_2\(65) & \adc_ram_shifter_1|data_a_2\(64) & \adc_ram_shifter_1|data_a_2\(57) & \adc_ram_shifter_1|data_a_2\(56) & \adc_ram_shifter_1|data_a_2\(47) & \adc_ram_shifter_1|data_a_2\(46) & 
\adc_ram_shifter_1|data_a_2\(45) & \adc_ram_shifter_1|data_a_2\(44) & \adc_ram_shifter_1|data_a_2\(43) & \adc_ram_shifter_1|data_a_2\(42) & \adc_ram_shifter_1|data_a_2\(41) & \adc_ram_shifter_1|data_a_2\(40));

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(71) & \adc_ram_shifter_1|data_b_2\(70) & \adc_ram_shifter_1|data_b_2\(69) & \adc_ram_shifter_1|data_b_2\(68) & \adc_ram_shifter_1|data_b_2\(67)
& \adc_ram_shifter_1|data_b_2\(66) & \adc_ram_shifter_1|data_b_2\(65) & \adc_ram_shifter_1|data_b_2\(64) & \adc_ram_shifter_1|data_b_2\(57) & \adc_ram_shifter_1|data_b_2\(56) & \adc_ram_shifter_1|data_b_2\(47) & \adc_ram_shifter_1|data_b_2\(46) & 
\adc_ram_shifter_1|data_b_2\(45) & \adc_ram_shifter_1|data_b_2\(44) & \adc_ram_shifter_1|data_b_2\(43) & \adc_ram_shifter_1|data_b_2\(42) & \adc_ram_shifter_1|data_b_2\(41) & \adc_ram_shifter_1|data_b_2\(40));

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(40) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(41) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(42) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(43) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(44) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(45) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(46) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(47) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(56) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(57) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(64) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(65) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(66) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(67) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(68) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(69) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(70) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(71) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(40) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(41) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(42) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(43) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(44) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(45) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(46) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(47) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(56) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(57) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(64) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(65) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(66) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(67) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(68) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(69) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(70) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(71) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(87) & \adc_ram_shifter_1|data_a_2\(86) & \adc_ram_shifter_1|data_a_2\(85) & \adc_ram_shifter_1|data_a_2\(84) & \adc_ram_shifter_1|data_a_2\(83)
& \adc_ram_shifter_1|data_a_2\(82) & \adc_ram_shifter_1|data_a_2\(81) & \adc_ram_shifter_1|data_a_2\(80) & \adc_ram_shifter_1|data_a_2\(75) & \adc_ram_shifter_1|data_a_2\(74) & \adc_ram_shifter_1|data_a_2\(73) & \adc_ram_shifter_1|data_a_2\(72) & 
\adc_ram_shifter_1|data_a_2\(63) & \adc_ram_shifter_1|data_a_2\(62) & \adc_ram_shifter_1|data_a_2\(61) & \adc_ram_shifter_1|data_a_2\(60) & \adc_ram_shifter_1|data_a_2\(59) & \adc_ram_shifter_1|data_a_2\(58));

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(87) & \adc_ram_shifter_1|data_b_2\(86) & \adc_ram_shifter_1|data_b_2\(85) & \adc_ram_shifter_1|data_b_2\(84) & \adc_ram_shifter_1|data_b_2\(83)
& \adc_ram_shifter_1|data_b_2\(82) & \adc_ram_shifter_1|data_b_2\(81) & \adc_ram_shifter_1|data_b_2\(80) & \adc_ram_shifter_1|data_b_2\(75) & \adc_ram_shifter_1|data_b_2\(74) & \adc_ram_shifter_1|data_b_2\(73) & \adc_ram_shifter_1|data_b_2\(72) & 
\adc_ram_shifter_1|data_b_2\(63) & \adc_ram_shifter_1|data_b_2\(62) & \adc_ram_shifter_1|data_b_2\(61) & \adc_ram_shifter_1|data_b_2\(60) & \adc_ram_shifter_1|data_b_2\(59) & \adc_ram_shifter_1|data_b_2\(58));

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(58) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(59) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(60) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(61) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(62) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(63) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(72) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(73) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(74) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(75) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(80) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(81) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(82) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(83) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(84) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(85) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(86) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(87) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(58) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(59) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(60) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(61) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(62) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(63) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(72) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(73) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(74) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(75) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(80) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(81) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(82) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(83) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(84) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(85) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(86) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(87) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data_a_2\(79) & \adc_ram_shifter_1|data_a_2\(78) & \adc_ram_shifter_1|data_a_2\(77) & \adc_ram_shifter_1|data_a_2\(76));

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data_b_2\(79) & \adc_ram_shifter_1|data_b_2\(78) & \adc_ram_shifter_1|data_b_2\(77) & \adc_ram_shifter_1|data_b_2\(76));

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(76) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(77) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(78) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(79) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(3);

\ram2|altsyncram_component|auto_generated|q_b\(76) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(77) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(78) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(79) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(3);

\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ADC_Manager1|RAM_ADDRESS_BUS\(7) & \ADC_Manager1|RAM_ADDRESS_BUS\(6) & \ADC_Manager1|RAM_ADDRESS_BUS\(5) & \ADC_Manager1|RAM_ADDRESS_BUS\(4) & 
\ADC_Manager1|RAM_ADDRESS_BUS\(3) & \ADC_Manager1|RAM_ADDRESS_BUS\(2) & \ADC_Manager1|RAM_ADDRESS_BUS\(1) & \ADC_Manager1|RAM_ADDRESS_BUS\(0));

\wizard_ram_1|altsyncram_component|auto_generated|q_a\(0) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(1) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(2) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(3) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(4) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(5) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(6) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\wizard_ram_1|altsyncram_component|auto_generated|q_a\(7) <= \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \UART_Controller_1|uart_clk_divider|clock_out~regout\);

\clock_divider1|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock_divider1|clock_out~regout\);

\CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK~combout\);
\adc_ram_shifter_1|ALT_INV_last_stop~regout\ <= NOT \adc_ram_shifter_1|last_stop~regout\;
\ADC_Manager1|ALT_INV_Selector0~0_combout\ <= NOT \ADC_Manager1|Selector0~0_combout\;
\ADC_Manager1|ALT_INV_c_en~combout\ <= NOT \ADC_Manager1|c_en~combout\;
\ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ <= NOT \ADC_Manager1|main_state.waiting_preambule~regout\;
\ADC_Manager1|ALT_INV_main_state.finding_bits~regout\ <= NOT \ADC_Manager1|main_state.finding_bits~regout\;

-- Location: LCCOMB_X5_Y2_N0
\ADC_Manager1|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan6~1_cout\);

-- Location: LCCOMB_X5_Y2_N2
\ADC_Manager1|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & ((!\ADC_Manager1|LessThan6~1_cout\) # (!\ADC_Manager1|c_01_value\(1)))) # (!\ADC_Manager1|c_10_value\(1) & (!\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan6~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~1_cout\,
	cout => \ADC_Manager1|LessThan6~3_cout\);

-- Location: LCCOMB_X5_Y2_N4
\ADC_Manager1|LessThan6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan6~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_01_value\(2)) # (!\ADC_Manager1|LessThan6~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~3_cout\,
	cout => \ADC_Manager1|LessThan6~5_cout\);

-- Location: LCCOMB_X5_Y2_N6
\ADC_Manager1|LessThan6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan6~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_10_value\(3)) # (!\ADC_Manager1|LessThan6~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~5_cout\,
	cout => \ADC_Manager1|LessThan6~7_cout\);

-- Location: LCCOMB_X5_Y2_N8
\ADC_Manager1|LessThan6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan6~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~7_cout\,
	cout => \ADC_Manager1|LessThan6~9_cout\);

-- Location: LCCOMB_X5_Y2_N10
\ADC_Manager1|LessThan6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan6~9_cout\) # (!\ADC_Manager1|c_01_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~9_cout\,
	cout => \ADC_Manager1|LessThan6~11_cout\);

-- Location: LCCOMB_X5_Y2_N12
\ADC_Manager1|LessThan6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan6~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan6~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~11_cout\,
	cout => \ADC_Manager1|LessThan6~13_cout\);

-- Location: LCCOMB_X5_Y2_N14
\ADC_Manager1|LessThan6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & ((!\ADC_Manager1|LessThan6~13_cout\) # (!\ADC_Manager1|c_01_value\(7)))) # (!\ADC_Manager1|c_10_value\(7) & (!\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan6~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~13_cout\,
	cout => \ADC_Manager1|LessThan6~15_cout\);

-- Location: LCCOMB_X5_Y2_N16
\ADC_Manager1|LessThan6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan6~15_cout\)) # (!\ADC_Manager1|c_10_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan6~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~15_cout\,
	cout => \ADC_Manager1|LessThan6~17_cout\);

-- Location: LCCOMB_X5_Y2_N18
\ADC_Manager1|LessThan6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & (\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan6~17_cout\)) # (!\ADC_Manager1|c_01_value\(9) & ((\ADC_Manager1|c_10_value\(9)) # (!\ADC_Manager1|LessThan6~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~17_cout\,
	cout => \ADC_Manager1|LessThan6~19_cout\);

-- Location: LCCOMB_X5_Y2_N20
\ADC_Manager1|LessThan6~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & (\ADC_Manager1|c_01_value\(10) & !\ADC_Manager1|LessThan6~19_cout\)) # (!\ADC_Manager1|c_10_value\(10) & ((\ADC_Manager1|c_01_value\(10)) # (!\ADC_Manager1|LessThan6~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~19_cout\,
	cout => \ADC_Manager1|LessThan6~21_cout\);

-- Location: LCCOMB_X5_Y2_N22
\ADC_Manager1|LessThan6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan6~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan6~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan6~21_cout\,
	combout => \ADC_Manager1|LessThan6~22_combout\);

-- Location: LCCOMB_X2_Y2_N0
\ADC_Manager1|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan7~1_cout\);

-- Location: LCCOMB_X2_Y2_N2
\ADC_Manager1|LessThan7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan7~1_cout\) # (!\ADC_Manager1|c_01_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan7~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~1_cout\,
	cout => \ADC_Manager1|LessThan7~3_cout\);

-- Location: LCCOMB_X2_Y2_N4
\ADC_Manager1|LessThan7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & (\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan7~3_cout\)) # (!\ADC_Manager1|c_00_value\(2) & ((\ADC_Manager1|c_01_value\(2)) # (!\ADC_Manager1|LessThan7~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~3_cout\,
	cout => \ADC_Manager1|LessThan7~5_cout\);

-- Location: LCCOMB_X2_Y2_N6
\ADC_Manager1|LessThan7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan7~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan7~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~5_cout\,
	cout => \ADC_Manager1|LessThan7~7_cout\);

-- Location: LCCOMB_X2_Y2_N8
\ADC_Manager1|LessThan7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan7~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan7~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~7_cout\,
	cout => \ADC_Manager1|LessThan7~9_cout\);

-- Location: LCCOMB_X2_Y2_N10
\ADC_Manager1|LessThan7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan7~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan7~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~9_cout\,
	cout => \ADC_Manager1|LessThan7~11_cout\);

-- Location: LCCOMB_X2_Y2_N12
\ADC_Manager1|LessThan7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & (\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan7~11_cout\)) # (!\ADC_Manager1|c_00_value\(6) & ((\ADC_Manager1|c_01_value\(6)) # (!\ADC_Manager1|LessThan7~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~11_cout\,
	cout => \ADC_Manager1|LessThan7~13_cout\);

-- Location: LCCOMB_X2_Y2_N14
\ADC_Manager1|LessThan7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan7~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan7~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~13_cout\,
	cout => \ADC_Manager1|LessThan7~15_cout\);

-- Location: LCCOMB_X2_Y2_N16
\ADC_Manager1|LessThan7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan7~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan7~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~15_cout\,
	cout => \ADC_Manager1|LessThan7~17_cout\);

-- Location: LCCOMB_X2_Y2_N18
\ADC_Manager1|LessThan7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & ((!\ADC_Manager1|LessThan7~17_cout\) # (!\ADC_Manager1|c_01_value\(9)))) # (!\ADC_Manager1|c_00_value\(9) & (!\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan7~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~17_cout\,
	cout => \ADC_Manager1|LessThan7~19_cout\);

-- Location: LCCOMB_X2_Y2_N20
\ADC_Manager1|LessThan7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & (\ADC_Manager1|c_01_value\(10) & !\ADC_Manager1|LessThan7~19_cout\)) # (!\ADC_Manager1|c_00_value\(10) & ((\ADC_Manager1|c_01_value\(10)) # (!\ADC_Manager1|LessThan7~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~19_cout\,
	cout => \ADC_Manager1|LessThan7~21_cout\);

-- Location: LCCOMB_X2_Y2_N22
\ADC_Manager1|LessThan7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan7~21_cout\) # (!\ADC_Manager1|c_00_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan7~21_cout\ & !\ADC_Manager1|c_00_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan7~21_cout\,
	combout => \ADC_Manager1|LessThan7~22_combout\);

-- Location: LCCOMB_X6_Y2_N4
\ADC_Manager1|LessThan8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan8~1_cout\);

-- Location: LCCOMB_X6_Y2_N6
\ADC_Manager1|LessThan8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & ((!\ADC_Manager1|LessThan8~1_cout\) # (!\ADC_Manager1|c_01_value\(1)))) # (!\ADC_Manager1|c_11_value\(1) & (!\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan8~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~1_cout\,
	cout => \ADC_Manager1|LessThan8~3_cout\);

-- Location: LCCOMB_X6_Y2_N8
\ADC_Manager1|LessThan8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & ((!\ADC_Manager1|LessThan8~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_01_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~3_cout\,
	cout => \ADC_Manager1|LessThan8~5_cout\);

-- Location: LCCOMB_X6_Y2_N10
\ADC_Manager1|LessThan8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan8~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_11_value\(3)) # (!\ADC_Manager1|LessThan8~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~5_cout\,
	cout => \ADC_Manager1|LessThan8~7_cout\);

-- Location: LCCOMB_X6_Y2_N12
\ADC_Manager1|LessThan8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan8~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~7_cout\,
	cout => \ADC_Manager1|LessThan8~9_cout\);

-- Location: LCCOMB_X6_Y2_N14
\ADC_Manager1|LessThan8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan8~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_11_value\(5)) # (!\ADC_Manager1|LessThan8~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~9_cout\,
	cout => \ADC_Manager1|LessThan8~11_cout\);

-- Location: LCCOMB_X6_Y2_N16
\ADC_Manager1|LessThan8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & (\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan8~11_cout\)) # (!\ADC_Manager1|c_11_value\(6) & ((\ADC_Manager1|c_01_value\(6)) # (!\ADC_Manager1|LessThan8~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~11_cout\,
	cout => \ADC_Manager1|LessThan8~13_cout\);

-- Location: LCCOMB_X6_Y2_N18
\ADC_Manager1|LessThan8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan8~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_11_value\(7)) # (!\ADC_Manager1|LessThan8~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~13_cout\,
	cout => \ADC_Manager1|LessThan8~15_cout\);

-- Location: LCCOMB_X6_Y2_N20
\ADC_Manager1|LessThan8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & ((!\ADC_Manager1|LessThan8~15_cout\) # (!\ADC_Manager1|c_11_value\(8)))) # (!\ADC_Manager1|c_01_value\(8) & (!\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan8~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~15_cout\,
	cout => \ADC_Manager1|LessThan8~17_cout\);

-- Location: LCCOMB_X6_Y2_N22
\ADC_Manager1|LessThan8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan8~17_cout\) # (!\ADC_Manager1|c_01_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan8~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~17_cout\,
	cout => \ADC_Manager1|LessThan8~19_cout\);

-- Location: LCCOMB_X6_Y2_N24
\ADC_Manager1|LessThan8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & ((!\ADC_Manager1|LessThan8~19_cout\) # (!\ADC_Manager1|c_11_value\(10)))) # (!\ADC_Manager1|c_01_value\(10) & (!\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan8~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan8~19_cout\,
	cout => \ADC_Manager1|LessThan8~21_cout\);

-- Location: LCCOMB_X6_Y2_N26
\ADC_Manager1|LessThan8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan8~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan8~21_cout\ & !\ADC_Manager1|c_11_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan8~21_cout\,
	combout => \ADC_Manager1|LessThan8~22_combout\);

-- Location: LCCOMB_X1_Y5_N0
\clock_divider1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~0_combout\ = \clock_divider1|counter\(0) $ (VCC)
-- \clock_divider1|Add1~1\ = CARRY(\clock_divider1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(0),
	datad => VCC,
	combout => \clock_divider1|Add1~0_combout\,
	cout => \clock_divider1|Add1~1\);

-- Location: LCCOMB_X1_Y5_N24
\clock_divider1|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~24_combout\ = (\clock_divider1|counter\(12) & (\clock_divider1|Add1~23\ $ (GND))) # (!\clock_divider1|counter\(12) & (!\clock_divider1|Add1~23\ & VCC))
-- \clock_divider1|Add1~25\ = CARRY((\clock_divider1|counter\(12) & !\clock_divider1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(12),
	datad => VCC,
	cin => \clock_divider1|Add1~23\,
	combout => \clock_divider1|Add1~24_combout\,
	cout => \clock_divider1|Add1~25\);

-- Location: M4K_X23_Y1
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	clk1 => \CLK~clkctrl_outclk\,
	ena0 => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X27_Y1_N3
\corr_long|output_56[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[11]~42_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(11));

-- Location: LCFF_X27_Y2_N27
\corr_long|output_56[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[7]~34_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(7));

-- Location: LCFF_X21_Y7_N27
\corr_long|gate5|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(6));

-- Location: LCFF_X27_Y2_N21
\corr_long|output_56[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[4]~28_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(4));

-- Location: LCFF_X27_Y2_N17
\corr_long|output_56[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[2]~24_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(2));

-- Location: LCFF_X21_Y7_N17
\corr_long|gate5|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(1));

-- Location: LCCOMB_X26_Y2_N16
\corr_long|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~4_combout\ = ((\corr_long|output_56\(2) $ (\corr_long|gate5|output\(2) $ (!\corr_long|Add0~3\)))) # (GND)
-- \corr_long|Add0~5\ = CARRY((\corr_long|output_56\(2) & ((\corr_long|gate5|output\(2)) # (!\corr_long|Add0~3\))) # (!\corr_long|output_56\(2) & (\corr_long|gate5|output\(2) & !\corr_long|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(2),
	datab => \corr_long|gate5|output\(2),
	datad => VCC,
	cin => \corr_long|Add0~3\,
	combout => \corr_long|Add0~4_combout\,
	cout => \corr_long|Add0~5\);

-- Location: LCCOMB_X26_Y2_N26
\corr_long|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~14_combout\ = (\corr_long|output_56\(7) & ((\corr_long|gate5|output\(7) & (\corr_long|Add0~13\ & VCC)) # (!\corr_long|gate5|output\(7) & (!\corr_long|Add0~13\)))) # (!\corr_long|output_56\(7) & ((\corr_long|gate5|output\(7) & 
-- (!\corr_long|Add0~13\)) # (!\corr_long|gate5|output\(7) & ((\corr_long|Add0~13\) # (GND)))))
-- \corr_long|Add0~15\ = CARRY((\corr_long|output_56\(7) & (!\corr_long|gate5|output\(7) & !\corr_long|Add0~13\)) # (!\corr_long|output_56\(7) & ((!\corr_long|Add0~13\) # (!\corr_long|gate5|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(7),
	datab => \corr_long|gate5|output\(7),
	datad => VCC,
	cin => \corr_long|Add0~13\,
	combout => \corr_long|Add0~14_combout\,
	cout => \corr_long|Add0~15\);

-- Location: LCCOMB_X26_Y2_N28
\corr_long|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~16_combout\ = ((\corr_long|gate5|output\(8) $ (\corr_long|output_56\(8) $ (!\corr_long|Add0~15\)))) # (GND)
-- \corr_long|Add0~17\ = CARRY((\corr_long|gate5|output\(8) & ((\corr_long|output_56\(8)) # (!\corr_long|Add0~15\))) # (!\corr_long|gate5|output\(8) & (\corr_long|output_56\(8) & !\corr_long|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(8),
	datab => \corr_long|output_56\(8),
	datad => VCC,
	cin => \corr_long|Add0~15\,
	combout => \corr_long|Add0~16_combout\,
	cout => \corr_long|Add0~17\);

-- Location: LCCOMB_X26_Y2_N30
\corr_long|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~18_combout\ = (\corr_long|gate5|output\(9) & ((\corr_long|output_56\(9) & (\corr_long|Add0~17\ & VCC)) # (!\corr_long|output_56\(9) & (!\corr_long|Add0~17\)))) # (!\corr_long|gate5|output\(9) & ((\corr_long|output_56\(9) & 
-- (!\corr_long|Add0~17\)) # (!\corr_long|output_56\(9) & ((\corr_long|Add0~17\) # (GND)))))
-- \corr_long|Add0~19\ = CARRY((\corr_long|gate5|output\(9) & (!\corr_long|output_56\(9) & !\corr_long|Add0~17\)) # (!\corr_long|gate5|output\(9) & ((!\corr_long|Add0~17\) # (!\corr_long|output_56\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(9),
	datab => \corr_long|output_56\(9),
	datad => VCC,
	cin => \corr_long|Add0~17\,
	combout => \corr_long|Add0~18_combout\,
	cout => \corr_long|Add0~19\);

-- Location: LCCOMB_X26_Y1_N2
\corr_long|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~22_combout\ = (\corr_long|output_56\(11) & ((\corr_long|gate5|output\(11) & (\corr_long|Add0~21\ & VCC)) # (!\corr_long|gate5|output\(11) & (!\corr_long|Add0~21\)))) # (!\corr_long|output_56\(11) & ((\corr_long|gate5|output\(11) & 
-- (!\corr_long|Add0~21\)) # (!\corr_long|gate5|output\(11) & ((\corr_long|Add0~21\) # (GND)))))
-- \corr_long|Add0~23\ = CARRY((\corr_long|output_56\(11) & (!\corr_long|gate5|output\(11) & !\corr_long|Add0~21\)) # (!\corr_long|output_56\(11) & ((!\corr_long|Add0~21\) # (!\corr_long|gate5|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(11),
	datab => \corr_long|gate5|output\(11),
	datad => VCC,
	cin => \corr_long|Add0~21\,
	combout => \corr_long|Add0~22_combout\,
	cout => \corr_long|Add0~23\);

-- Location: LCFF_X20_Y3_N3
\corr_long|gate6|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(10));

-- Location: LCFF_X20_Y4_N25
\corr_long|gate6|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(5));

-- Location: LCFF_X20_Y4_N23
\corr_long|gate6|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(4));

-- Location: LCFF_X20_Y4_N21
\corr_long|gate6|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[3]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(3));

-- Location: LCFF_X20_Y4_N15
\corr_long|gate6|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(0));

-- Location: LCFF_X4_Y4_N11
\ADC_Manager1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[5]~42_combout\,
	sdata => \ADC_Manager1|Selector437~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(5));

-- Location: LCFF_X4_Y4_N13
\ADC_Manager1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[6]~44_combout\,
	sdata => \ADC_Manager1|Selector436~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(6));

-- Location: LCFF_X4_Y4_N17
\ADC_Manager1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[8]~48_combout\,
	sdata => \ADC_Manager1|Selector434~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(8));

-- Location: LCFF_X4_Y3_N7
\ADC_Manager1|counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[19]~70_combout\,
	sdata => \ADC_Manager1|Selector423~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(19));

-- Location: LCFF_X4_Y3_N11
\ADC_Manager1|counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[21]~74_combout\,
	sdata => \ADC_Manager1|Selector421~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(21));

-- Location: LCFF_X4_Y3_N13
\ADC_Manager1|counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[22]~76_combout\,
	sdata => \ADC_Manager1|Selector420~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(22));

-- Location: LCCOMB_X4_Y12_N0
\ADC_Manager1|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~0_combout\ = \ADC_Manager1|bit_counter\(0) $ (VCC)
-- \ADC_Manager1|Add7~1\ = CARRY(\ADC_Manager1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|Add7~0_combout\,
	cout => \ADC_Manager1|Add7~1\);

-- Location: LCCOMB_X4_Y12_N2
\ADC_Manager1|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~2_combout\ = (\ADC_Manager1|bit_counter\(1) & (!\ADC_Manager1|Add7~1\)) # (!\ADC_Manager1|bit_counter\(1) & ((\ADC_Manager1|Add7~1\) # (GND)))
-- \ADC_Manager1|Add7~3\ = CARRY((!\ADC_Manager1|Add7~1\) # (!\ADC_Manager1|bit_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|Add7~1\,
	combout => \ADC_Manager1|Add7~2_combout\,
	cout => \ADC_Manager1|Add7~3\);

-- Location: LCCOMB_X4_Y12_N8
\ADC_Manager1|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~8_combout\ = (\ADC_Manager1|bit_counter\(4) & (\ADC_Manager1|Add7~7\ $ (GND))) # (!\ADC_Manager1|bit_counter\(4) & (!\ADC_Manager1|Add7~7\ & VCC))
-- \ADC_Manager1|Add7~9\ = CARRY((\ADC_Manager1|bit_counter\(4) & !\ADC_Manager1|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|Add7~7\,
	combout => \ADC_Manager1|Add7~8_combout\,
	cout => \ADC_Manager1|Add7~9\);

-- Location: LCCOMB_X4_Y12_N10
\ADC_Manager1|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~10_combout\ = (\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|Add7~9\)) # (!\ADC_Manager1|bit_counter\(5) & ((\ADC_Manager1|Add7~9\) # (GND)))
-- \ADC_Manager1|Add7~11\ = CARRY((!\ADC_Manager1|Add7~9\) # (!\ADC_Manager1|bit_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|Add7~9\,
	combout => \ADC_Manager1|Add7~10_combout\,
	cout => \ADC_Manager1|Add7~11\);

-- Location: LCCOMB_X4_Y12_N14
\ADC_Manager1|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~14_combout\ = (\ADC_Manager1|bit_counter\(7) & (!\ADC_Manager1|Add7~13\)) # (!\ADC_Manager1|bit_counter\(7) & ((\ADC_Manager1|Add7~13\) # (GND)))
-- \ADC_Manager1|Add7~15\ = CARRY((!\ADC_Manager1|Add7~13\) # (!\ADC_Manager1|bit_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|Add7~13\,
	combout => \ADC_Manager1|Add7~14_combout\,
	cout => \ADC_Manager1|Add7~15\);

-- Location: LCCOMB_X4_Y12_N18
\ADC_Manager1|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~18_combout\ = (\ADC_Manager1|bit_counter\(9) & (!\ADC_Manager1|Add7~17\)) # (!\ADC_Manager1|bit_counter\(9) & ((\ADC_Manager1|Add7~17\) # (GND)))
-- \ADC_Manager1|Add7~19\ = CARRY((!\ADC_Manager1|Add7~17\) # (!\ADC_Manager1|bit_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|Add7~17\,
	combout => \ADC_Manager1|Add7~18_combout\,
	cout => \ADC_Manager1|Add7~19\);

-- Location: LCCOMB_X4_Y12_N22
\ADC_Manager1|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~22_combout\ = (\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|Add7~21\)) # (!\ADC_Manager1|bit_counter\(11) & ((\ADC_Manager1|Add7~21\) # (GND)))
-- \ADC_Manager1|Add7~23\ = CARRY((!\ADC_Manager1|Add7~21\) # (!\ADC_Manager1|bit_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|Add7~21\,
	combout => \ADC_Manager1|Add7~22_combout\,
	cout => \ADC_Manager1|Add7~23\);

-- Location: LCCOMB_X4_Y11_N0
\ADC_Manager1|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~32_combout\ = (\ADC_Manager1|bit_counter\(16) & (\ADC_Manager1|Add7~31\ $ (GND))) # (!\ADC_Manager1|bit_counter\(16) & (!\ADC_Manager1|Add7~31\ & VCC))
-- \ADC_Manager1|Add7~33\ = CARRY((\ADC_Manager1|bit_counter\(16) & !\ADC_Manager1|Add7~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|Add7~31\,
	combout => \ADC_Manager1|Add7~32_combout\,
	cout => \ADC_Manager1|Add7~33\);

-- Location: LCCOMB_X4_Y11_N6
\ADC_Manager1|Add7~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~38_combout\ = (\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|Add7~37\)) # (!\ADC_Manager1|bit_counter\(19) & ((\ADC_Manager1|Add7~37\) # (GND)))
-- \ADC_Manager1|Add7~39\ = CARRY((!\ADC_Manager1|Add7~37\) # (!\ADC_Manager1|bit_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|Add7~37\,
	combout => \ADC_Manager1|Add7~38_combout\,
	cout => \ADC_Manager1|Add7~39\);

-- Location: LCCOMB_X27_Y2_N16
\corr_long|output_56[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[2]~24_combout\ = ((\corr_long|gate6|output\(2) $ (\corr_long|gate5|output\(2) $ (!\corr_long|output_56[1]~23\)))) # (GND)
-- \corr_long|output_56[2]~25\ = CARRY((\corr_long|gate6|output\(2) & ((\corr_long|gate5|output\(2)) # (!\corr_long|output_56[1]~23\))) # (!\corr_long|gate6|output\(2) & (\corr_long|gate5|output\(2) & !\corr_long|output_56[1]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(2),
	datab => \corr_long|gate5|output\(2),
	datad => VCC,
	cin => \corr_long|output_56[1]~23\,
	combout => \corr_long|output_56[2]~24_combout\,
	cout => \corr_long|output_56[2]~25\);

-- Location: LCCOMB_X27_Y2_N20
\corr_long|output_56[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[4]~28_combout\ = ((\corr_long|gate6|output\(4) $ (\corr_long|gate5|output\(4) $ (!\corr_long|output_56[3]~27\)))) # (GND)
-- \corr_long|output_56[4]~29\ = CARRY((\corr_long|gate6|output\(4) & ((\corr_long|gate5|output\(4)) # (!\corr_long|output_56[3]~27\))) # (!\corr_long|gate6|output\(4) & (\corr_long|gate5|output\(4) & !\corr_long|output_56[3]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(4),
	datab => \corr_long|gate5|output\(4),
	datad => VCC,
	cin => \corr_long|output_56[3]~27\,
	combout => \corr_long|output_56[4]~28_combout\,
	cout => \corr_long|output_56[4]~29\);

-- Location: LCCOMB_X27_Y2_N26
\corr_long|output_56[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[7]~34_combout\ = (\corr_long|gate5|output\(7) & ((\corr_long|gate6|output\(7) & (\corr_long|output_56[6]~33\ & VCC)) # (!\corr_long|gate6|output\(7) & (!\corr_long|output_56[6]~33\)))) # (!\corr_long|gate5|output\(7) & 
-- ((\corr_long|gate6|output\(7) & (!\corr_long|output_56[6]~33\)) # (!\corr_long|gate6|output\(7) & ((\corr_long|output_56[6]~33\) # (GND)))))
-- \corr_long|output_56[7]~35\ = CARRY((\corr_long|gate5|output\(7) & (!\corr_long|gate6|output\(7) & !\corr_long|output_56[6]~33\)) # (!\corr_long|gate5|output\(7) & ((!\corr_long|output_56[6]~33\) # (!\corr_long|gate6|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(7),
	datab => \corr_long|gate6|output\(7),
	datad => VCC,
	cin => \corr_long|output_56[6]~33\,
	combout => \corr_long|output_56[7]~34_combout\,
	cout => \corr_long|output_56[7]~35\);

-- Location: LCCOMB_X27_Y1_N2
\corr_long|output_56[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[11]~42_combout\ = (\corr_long|gate6|output\(11) & ((\corr_long|gate5|output\(11) & (\corr_long|output_56[10]~41\ & VCC)) # (!\corr_long|gate5|output\(11) & (!\corr_long|output_56[10]~41\)))) # (!\corr_long|gate6|output\(11) & 
-- ((\corr_long|gate5|output\(11) & (!\corr_long|output_56[10]~41\)) # (!\corr_long|gate5|output\(11) & ((\corr_long|output_56[10]~41\) # (GND)))))
-- \corr_long|output_56[11]~43\ = CARRY((\corr_long|gate6|output\(11) & (!\corr_long|gate5|output\(11) & !\corr_long|output_56[10]~41\)) # (!\corr_long|gate6|output\(11) & ((!\corr_long|output_56[10]~41\) # (!\corr_long|gate5|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(11),
	datab => \corr_long|gate5|output\(11),
	datad => VCC,
	cin => \corr_long|output_56[10]~41\,
	combout => \corr_long|output_56[11]~42_combout\,
	cout => \corr_long|output_56[11]~43\);

-- Location: DSPOUT_X16_Y11_N2
\corr_long|gate5|Mult9|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y11_N3
\corr_long|gate5|Mult8|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X20_Y11_N18
\corr_long|gate5|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~2_combout\ = (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate5|Add7~1\ & VCC)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate5|Add7~1\)))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Add7~1\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate5|Add7~1\) # (GND)))))
-- \corr_long|gate5|Add7~3\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate5|Add7~1\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate5|Add7~1\) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~1\,
	combout => \corr_long|gate5|Add7~2_combout\,
	cout => \corr_long|gate5|Add7~3\);

-- Location: LCCOMB_X20_Y11_N20
\corr_long|gate5|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~4_combout\ = ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate5|Add7~3\)))) # (GND)
-- \corr_long|gate5|Add7~5\ = CARRY((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate5|Add7~3\))) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate5|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~3\,
	combout => \corr_long|gate5|Add7~4_combout\,
	cout => \corr_long|gate5|Add7~5\);

-- Location: LCCOMB_X20_Y10_N0
\corr_long|gate5|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~16_combout\ = ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate5|Add7~15\)))) # (GND)
-- \corr_long|gate5|Add7~17\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate5|Add7~15\))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate5|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~15\,
	combout => \corr_long|gate5|Add7~16_combout\,
	cout => \corr_long|gate5|Add7~17\);

-- Location: LCCOMB_X20_Y10_N2
\corr_long|gate5|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~18_combout\ = (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate5|Add7~17\ & VCC)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate5|Add7~17\)))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Add7~17\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate5|Add7~17\) # (GND)))))
-- \corr_long|gate5|Add7~19\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate5|Add7~17\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate5|Add7~17\) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~17\,
	combout => \corr_long|gate5|Add7~18_combout\,
	cout => \corr_long|gate5|Add7~19\);

-- Location: DSPOUT_X16_Y10_N2
\corr_long|gate5|Mult7|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y10_N3
\corr_long|gate5|Mult6|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y11_N16
\corr_long|gate5|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~0_combout\ = (\corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ & (\corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate5|Add5~1\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ & \corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate5|Add5~0_combout\,
	cout => \corr_long|gate5|Add5~1\);

-- Location: LCCOMB_X17_Y11_N22
\corr_long|gate5|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~6_combout\ = (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate5|Add5~5\ & VCC)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate5|Add5~5\)))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Add5~5\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate5|Add5~5\) # (GND)))))
-- \corr_long|gate5|Add5~7\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate5|Add5~5\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate5|Add5~5\) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~5\,
	combout => \corr_long|gate5|Add5~6_combout\,
	cout => \corr_long|gate5|Add5~7\);

-- Location: LCCOMB_X17_Y11_N24
\corr_long|gate5|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~8_combout\ = ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate5|Add5~7\)))) # (GND)
-- \corr_long|gate5|Add5~9\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate5|Add5~7\))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate5|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~7\,
	combout => \corr_long|gate5|Add5~8_combout\,
	cout => \corr_long|gate5|Add5~9\);

-- Location: LCCOMB_X17_Y11_N26
\corr_long|gate5|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~10_combout\ = (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate5|Add5~9\ & VCC)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate5|Add5~9\)))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Add5~9\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate5|Add5~9\) # (GND)))))
-- \corr_long|gate5|Add5~11\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate5|Add5~9\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate5|Add5~9\) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~9\,
	combout => \corr_long|gate5|Add5~10_combout\,
	cout => \corr_long|gate5|Add5~11\);

-- Location: LCCOMB_X17_Y11_N28
\corr_long|gate5|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~12_combout\ = ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate5|Add5~11\)))) # (GND)
-- \corr_long|gate5|Add5~13\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate5|Add5~11\))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate5|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~11\,
	combout => \corr_long|gate5|Add5~12_combout\,
	cout => \corr_long|gate5|Add5~13\);

-- Location: LCCOMB_X17_Y11_N30
\corr_long|gate5|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~14_combout\ = (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate5|Add5~13\ & VCC)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate5|Add5~13\)))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Add5~13\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate5|Add5~13\) # (GND)))))
-- \corr_long|gate5|Add5~15\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate5|Add5~13\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate5|Add5~13\) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~13\,
	combout => \corr_long|gate5|Add5~14_combout\,
	cout => \corr_long|gate5|Add5~15\);

-- Location: LCCOMB_X17_Y10_N4
\corr_long|gate5|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~20_combout\ = ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate5|Add5~19\)))) # (GND)
-- \corr_long|gate5|Add5~21\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate5|Add5~19\))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate5|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~19\,
	combout => \corr_long|gate5|Add5~20_combout\,
	cout => \corr_long|gate5|Add5~21\);

-- Location: LCCOMB_X17_Y10_N6
\corr_long|gate5|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~22_combout\ = (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate5|Add5~21\ & VCC)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate5|Add5~21\)))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add5~21\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate5|Add5~21\) # (GND)))))
-- \corr_long|gate5|Add5~23\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate5|Add5~21\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate5|Add5~21\) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~21\,
	combout => \corr_long|gate5|Add5~22_combout\,
	cout => \corr_long|gate5|Add5~23\);

-- Location: LCCOMB_X21_Y11_N14
\corr_long|gate5|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~0_combout\ = (\corr_long|gate5|Add5~0_combout\ & (\corr_long|gate5|Add7~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add5~0_combout\ & (\corr_long|gate5|Add7~0_combout\ & VCC))
-- \corr_long|gate5|Add6~1\ = CARRY((\corr_long|gate5|Add5~0_combout\ & \corr_long|gate5|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~0_combout\,
	datab => \corr_long|gate5|Add7~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add6~0_combout\,
	cout => \corr_long|gate5|Add6~1\);

-- Location: LCCOMB_X21_Y11_N22
\corr_long|gate5|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~8_combout\ = ((\corr_long|gate5|Add5~8_combout\ $ (\corr_long|gate5|Add7~8_combout\ $ (!\corr_long|gate5|Add6~7\)))) # (GND)
-- \corr_long|gate5|Add6~9\ = CARRY((\corr_long|gate5|Add5~8_combout\ & ((\corr_long|gate5|Add7~8_combout\) # (!\corr_long|gate5|Add6~7\))) # (!\corr_long|gate5|Add5~8_combout\ & (\corr_long|gate5|Add7~8_combout\ & !\corr_long|gate5|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~8_combout\,
	datab => \corr_long|gate5|Add7~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~7\,
	combout => \corr_long|gate5|Add6~8_combout\,
	cout => \corr_long|gate5|Add6~9\);

-- Location: LCCOMB_X21_Y11_N26
\corr_long|gate5|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~12_combout\ = ((\corr_long|gate5|Add5~12_combout\ $ (\corr_long|gate5|Add7~12_combout\ $ (!\corr_long|gate5|Add6~11\)))) # (GND)
-- \corr_long|gate5|Add6~13\ = CARRY((\corr_long|gate5|Add5~12_combout\ & ((\corr_long|gate5|Add7~12_combout\) # (!\corr_long|gate5|Add6~11\))) # (!\corr_long|gate5|Add5~12_combout\ & (\corr_long|gate5|Add7~12_combout\ & !\corr_long|gate5|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~12_combout\,
	datab => \corr_long|gate5|Add7~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~11\,
	combout => \corr_long|gate5|Add6~12_combout\,
	cout => \corr_long|gate5|Add6~13\);

-- Location: LCCOMB_X21_Y11_N28
\corr_long|gate5|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~14_combout\ = (\corr_long|gate5|Add5~14_combout\ & ((\corr_long|gate5|Add7~14_combout\ & (\corr_long|gate5|Add6~13\ & VCC)) # (!\corr_long|gate5|Add7~14_combout\ & (!\corr_long|gate5|Add6~13\)))) # (!\corr_long|gate5|Add5~14_combout\ 
-- & ((\corr_long|gate5|Add7~14_combout\ & (!\corr_long|gate5|Add6~13\)) # (!\corr_long|gate5|Add7~14_combout\ & ((\corr_long|gate5|Add6~13\) # (GND)))))
-- \corr_long|gate5|Add6~15\ = CARRY((\corr_long|gate5|Add5~14_combout\ & (!\corr_long|gate5|Add7~14_combout\ & !\corr_long|gate5|Add6~13\)) # (!\corr_long|gate5|Add5~14_combout\ & ((!\corr_long|gate5|Add6~13\) # (!\corr_long|gate5|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~14_combout\,
	datab => \corr_long|gate5|Add7~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~13\,
	combout => \corr_long|gate5|Add6~14_combout\,
	cout => \corr_long|gate5|Add6~15\);

-- Location: LCCOMB_X21_Y10_N0
\corr_long|gate5|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~18_combout\ = (\corr_long|gate5|Add7~18_combout\ & ((\corr_long|gate5|Add5~18_combout\ & (\corr_long|gate5|Add6~17\ & VCC)) # (!\corr_long|gate5|Add5~18_combout\ & (!\corr_long|gate5|Add6~17\)))) # (!\corr_long|gate5|Add7~18_combout\ 
-- & ((\corr_long|gate5|Add5~18_combout\ & (!\corr_long|gate5|Add6~17\)) # (!\corr_long|gate5|Add5~18_combout\ & ((\corr_long|gate5|Add6~17\) # (GND)))))
-- \corr_long|gate5|Add6~19\ = CARRY((\corr_long|gate5|Add7~18_combout\ & (!\corr_long|gate5|Add5~18_combout\ & !\corr_long|gate5|Add6~17\)) # (!\corr_long|gate5|Add7~18_combout\ & ((!\corr_long|gate5|Add6~17\) # (!\corr_long|gate5|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~18_combout\,
	datab => \corr_long|gate5|Add5~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~17\,
	combout => \corr_long|gate5|Add6~18_combout\,
	cout => \corr_long|gate5|Add6~19\);

-- Location: DSPOUT_X16_Y9_N2
\corr_long|gate5|Mult11|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y9_N3
\corr_long|gate5|Mult10|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y9_N18
\corr_long|gate5|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~2_combout\ = (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate5|Add9~1\ & VCC)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate5|Add9~1\)))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Add9~1\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate5|Add9~1\) # (GND)))))
-- \corr_long|gate5|Add9~3\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate5|Add9~1\)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate5|Add9~1\) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~1\,
	combout => \corr_long|gate5|Add9~2_combout\,
	cout => \corr_long|gate5|Add9~3\);

-- Location: LCCOMB_X21_Y9_N20
\corr_long|gate5|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~4_combout\ = ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate5|Add9~3\)))) # (GND)
-- \corr_long|gate5|Add9~5\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate5|Add9~3\))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate5|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~3\,
	combout => \corr_long|gate5|Add9~4_combout\,
	cout => \corr_long|gate5|Add9~5\);

-- Location: LCCOMB_X21_Y9_N22
\corr_long|gate5|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~6_combout\ = (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate5|Add9~5\ & VCC)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate5|Add9~5\)))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Add9~5\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate5|Add9~5\) # (GND)))))
-- \corr_long|gate5|Add9~7\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate5|Add9~5\)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate5|Add9~5\) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~5\,
	combout => \corr_long|gate5|Add9~6_combout\,
	cout => \corr_long|gate5|Add9~7\);

-- Location: LCCOMB_X21_Y9_N26
\corr_long|gate5|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~10_combout\ = (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate5|Add9~9\ & VCC)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ 
-- & (!\corr_long|gate5|Add9~9\)))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Add9~9\)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate5|Add9~9\) # (GND)))))
-- \corr_long|gate5|Add9~11\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate5|Add9~9\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate5|Add9~9\) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~9\,
	combout => \corr_long|gate5|Add9~10_combout\,
	cout => \corr_long|gate5|Add9~11\);

-- Location: LCCOMB_X21_Y8_N0
\corr_long|gate5|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~16_combout\ = ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate5|Add9~15\)))) # (GND)
-- \corr_long|gate5|Add9~17\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate5|Add9~15\))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate5|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~15\,
	combout => \corr_long|gate5|Add9~16_combout\,
	cout => \corr_long|gate5|Add9~17\);

-- Location: LCCOMB_X21_Y8_N4
\corr_long|gate5|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~20_combout\ = ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate5|Add9~19\)))) # (GND)
-- \corr_long|gate5|Add9~21\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate5|Add9~19\))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate5|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~19\,
	combout => \corr_long|gate5|Add9~20_combout\,
	cout => \corr_long|gate5|Add9~21\);

-- Location: LCCOMB_X21_Y8_N6
\corr_long|gate5|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~22_combout\ = (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate5|Add9~21\ & VCC)) # 
-- (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add9~21\)))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add9~21\)) # 
-- (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Add9~21\) # (GND)))))
-- \corr_long|gate5|Add9~23\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate5|Add9~21\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate5|Add9~21\) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~21\,
	combout => \corr_long|gate5|Add9~22_combout\,
	cout => \corr_long|gate5|Add9~23\);

-- Location: LCCOMB_X22_Y7_N16
\corr_long|gate5|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~2_combout\ = (\corr_long|gate5|Add9~2_combout\ & ((\corr_long|gate5|Add6~2_combout\ & (\corr_long|gate5|Add8~1\ & VCC)) # (!\corr_long|gate5|Add6~2_combout\ & (!\corr_long|gate5|Add8~1\)))) # (!\corr_long|gate5|Add9~2_combout\ & 
-- ((\corr_long|gate5|Add6~2_combout\ & (!\corr_long|gate5|Add8~1\)) # (!\corr_long|gate5|Add6~2_combout\ & ((\corr_long|gate5|Add8~1\) # (GND)))))
-- \corr_long|gate5|Add8~3\ = CARRY((\corr_long|gate5|Add9~2_combout\ & (!\corr_long|gate5|Add6~2_combout\ & !\corr_long|gate5|Add8~1\)) # (!\corr_long|gate5|Add9~2_combout\ & ((!\corr_long|gate5|Add8~1\) # (!\corr_long|gate5|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~2_combout\,
	datab => \corr_long|gate5|Add6~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~1\,
	combout => \corr_long|gate5|Add8~2_combout\,
	cout => \corr_long|gate5|Add8~3\);

-- Location: LCCOMB_X22_Y7_N22
\corr_long|gate5|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~8_combout\ = ((\corr_long|gate5|Add6~8_combout\ $ (\corr_long|gate5|Add9~8_combout\ $ (!\corr_long|gate5|Add8~7\)))) # (GND)
-- \corr_long|gate5|Add8~9\ = CARRY((\corr_long|gate5|Add6~8_combout\ & ((\corr_long|gate5|Add9~8_combout\) # (!\corr_long|gate5|Add8~7\))) # (!\corr_long|gate5|Add6~8_combout\ & (\corr_long|gate5|Add9~8_combout\ & !\corr_long|gate5|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~8_combout\,
	datab => \corr_long|gate5|Add9~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~7\,
	combout => \corr_long|gate5|Add8~8_combout\,
	cout => \corr_long|gate5|Add8~9\);

-- Location: LCCOMB_X22_Y7_N24
\corr_long|gate5|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~10_combout\ = (\corr_long|gate5|Add9~10_combout\ & ((\corr_long|gate5|Add6~10_combout\ & (\corr_long|gate5|Add8~9\ & VCC)) # (!\corr_long|gate5|Add6~10_combout\ & (!\corr_long|gate5|Add8~9\)))) # (!\corr_long|gate5|Add9~10_combout\ & 
-- ((\corr_long|gate5|Add6~10_combout\ & (!\corr_long|gate5|Add8~9\)) # (!\corr_long|gate5|Add6~10_combout\ & ((\corr_long|gate5|Add8~9\) # (GND)))))
-- \corr_long|gate5|Add8~11\ = CARRY((\corr_long|gate5|Add9~10_combout\ & (!\corr_long|gate5|Add6~10_combout\ & !\corr_long|gate5|Add8~9\)) # (!\corr_long|gate5|Add9~10_combout\ & ((!\corr_long|gate5|Add8~9\) # (!\corr_long|gate5|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~10_combout\,
	datab => \corr_long|gate5|Add6~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~9\,
	combout => \corr_long|gate5|Add8~10_combout\,
	cout => \corr_long|gate5|Add8~11\);

-- Location: LCCOMB_X22_Y7_N26
\corr_long|gate5|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~12_combout\ = ((\corr_long|gate5|Add6~12_combout\ $ (\corr_long|gate5|Add9~12_combout\ $ (!\corr_long|gate5|Add8~11\)))) # (GND)
-- \corr_long|gate5|Add8~13\ = CARRY((\corr_long|gate5|Add6~12_combout\ & ((\corr_long|gate5|Add9~12_combout\) # (!\corr_long|gate5|Add8~11\))) # (!\corr_long|gate5|Add6~12_combout\ & (\corr_long|gate5|Add9~12_combout\ & !\corr_long|gate5|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~12_combout\,
	datab => \corr_long|gate5|Add9~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~11\,
	combout => \corr_long|gate5|Add8~12_combout\,
	cout => \corr_long|gate5|Add8~13\);

-- Location: LCCOMB_X22_Y6_N2
\corr_long|gate5|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~20_combout\ = ((\corr_long|gate5|Add9~20_combout\ $ (\corr_long|gate5|Add6~20_combout\ $ (!\corr_long|gate5|Add8~19\)))) # (GND)
-- \corr_long|gate5|Add8~21\ = CARRY((\corr_long|gate5|Add9~20_combout\ & ((\corr_long|gate5|Add6~20_combout\) # (!\corr_long|gate5|Add8~19\))) # (!\corr_long|gate5|Add9~20_combout\ & (\corr_long|gate5|Add6~20_combout\ & !\corr_long|gate5|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~20_combout\,
	datab => \corr_long|gate5|Add6~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~19\,
	combout => \corr_long|gate5|Add8~20_combout\,
	cout => \corr_long|gate5|Add8~21\);

-- Location: LCCOMB_X22_Y6_N4
\corr_long|gate5|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~22_combout\ = (\corr_long|gate5|Add9~22_combout\ & ((\corr_long|gate5|Add6~22_combout\ & (\corr_long|gate5|Add8~21\ & VCC)) # (!\corr_long|gate5|Add6~22_combout\ & (!\corr_long|gate5|Add8~21\)))) # (!\corr_long|gate5|Add9~22_combout\ 
-- & ((\corr_long|gate5|Add6~22_combout\ & (!\corr_long|gate5|Add8~21\)) # (!\corr_long|gate5|Add6~22_combout\ & ((\corr_long|gate5|Add8~21\) # (GND)))))
-- \corr_long|gate5|Add8~23\ = CARRY((\corr_long|gate5|Add9~22_combout\ & (!\corr_long|gate5|Add6~22_combout\ & !\corr_long|gate5|Add8~21\)) # (!\corr_long|gate5|Add9~22_combout\ & ((!\corr_long|gate5|Add8~21\) # (!\corr_long|gate5|Add6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~22_combout\,
	datab => \corr_long|gate5|Add6~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~21\,
	combout => \corr_long|gate5|Add8~22_combout\,
	cout => \corr_long|gate5|Add8~23\);

-- Location: DSPOUT_X16_Y7_N2
\corr_long|gate5|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y7_N3
\corr_long|gate5|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y7_N20
\corr_long|gate5|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~4_combout\ = ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate5|Add0~3\)))) # (GND)
-- \corr_long|gate5|Add0~5\ = CARRY((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate5|Add0~3\))) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate5|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~3\,
	combout => \corr_long|gate5|Add0~4_combout\,
	cout => \corr_long|gate5|Add0~5\);

-- Location: LCCOMB_X18_Y7_N26
\corr_long|gate5|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~10_combout\ = (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate5|Add0~9\ & VCC)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate5|Add0~9\)))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Add0~9\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate5|Add0~9\) # (GND)))))
-- \corr_long|gate5|Add0~11\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate5|Add0~9\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate5|Add0~9\) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~9\,
	combout => \corr_long|gate5|Add0~10_combout\,
	cout => \corr_long|gate5|Add0~11\);

-- Location: LCCOMB_X18_Y7_N30
\corr_long|gate5|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~14_combout\ = (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate5|Add0~13\ & VCC)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate5|Add0~13\)))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Add0~13\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate5|Add0~13\) # (GND)))))
-- \corr_long|gate5|Add0~15\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate5|Add0~13\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate5|Add0~13\) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~13\,
	combout => \corr_long|gate5|Add0~14_combout\,
	cout => \corr_long|gate5|Add0~15\);

-- Location: LCCOMB_X18_Y6_N0
\corr_long|gate5|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~16_combout\ = ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate5|Add0~15\)))) # (GND)
-- \corr_long|gate5|Add0~17\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate5|Add0~15\))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate5|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~15\,
	combout => \corr_long|gate5|Add0~16_combout\,
	cout => \corr_long|gate5|Add0~17\);

-- Location: LCCOMB_X18_Y6_N2
\corr_long|gate5|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~18_combout\ = (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate5|Add0~17\ & VCC)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate5|Add0~17\)))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Add0~17\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate5|Add0~17\) # (GND)))))
-- \corr_long|gate5|Add0~19\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate5|Add0~17\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate5|Add0~17\) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~17\,
	combout => \corr_long|gate5|Add0~18_combout\,
	cout => \corr_long|gate5|Add0~19\);

-- Location: LCCOMB_X18_Y6_N6
\corr_long|gate5|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~22_combout\ = (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate5|Add0~21\ & VCC)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate5|Add0~21\)))) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add0~21\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate5|Add0~21\) # (GND)))))
-- \corr_long|gate5|Add0~23\ = CARRY((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate5|Add0~21\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate5|Add0~21\) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~21\,
	combout => \corr_long|gate5|Add0~22_combout\,
	cout => \corr_long|gate5|Add0~23\);

-- Location: DSPOUT_X16_Y6_N3
\corr_long|gate5|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y6_N2
\corr_long|gate5|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N16
\corr_long|gate5|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~0_combout\ = (\corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ & (\corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate5|Add1~1\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ & \corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate5|Add1~0_combout\,
	cout => \corr_long|gate5|Add1~1\);

-- Location: LCCOMB_X15_Y7_N18
\corr_long|gate5|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~2_combout\ = (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate5|Add1~1\ & VCC)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate5|Add1~1\)))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Add1~1\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate5|Add1~1\) # (GND)))))
-- \corr_long|gate5|Add1~3\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate5|Add1~1\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate5|Add1~1\) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~1\,
	combout => \corr_long|gate5|Add1~2_combout\,
	cout => \corr_long|gate5|Add1~3\);

-- Location: LCCOMB_X15_Y7_N22
\corr_long|gate5|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~6_combout\ = (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate5|Add1~5\ & VCC)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate5|Add1~5\)))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Add1~5\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate5|Add1~5\) # (GND)))))
-- \corr_long|gate5|Add1~7\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate5|Add1~5\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate5|Add1~5\) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~5\,
	combout => \corr_long|gate5|Add1~6_combout\,
	cout => \corr_long|gate5|Add1~7\);

-- Location: LCCOMB_X15_Y7_N24
\corr_long|gate5|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~8_combout\ = ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate5|Add1~7\)))) # (GND)
-- \corr_long|gate5|Add1~9\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate5|Add1~7\))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate5|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~7\,
	combout => \corr_long|gate5|Add1~8_combout\,
	cout => \corr_long|gate5|Add1~9\);

-- Location: LCCOMB_X15_Y7_N28
\corr_long|gate5|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~12_combout\ = ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate5|Add1~11\)))) # (GND)
-- \corr_long|gate5|Add1~13\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate5|Add1~11\))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate5|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~11\,
	combout => \corr_long|gate5|Add1~12_combout\,
	cout => \corr_long|gate5|Add1~13\);

-- Location: LCCOMB_X15_Y6_N4
\corr_long|gate5|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~20_combout\ = ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate5|Add1~19\)))) # (GND)
-- \corr_long|gate5|Add1~21\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate5|Add1~19\))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate5|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~19\,
	combout => \corr_long|gate5|Add1~20_combout\,
	cout => \corr_long|gate5|Add1~21\);

-- Location: LCCOMB_X19_Y7_N14
\corr_long|gate5|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~0_combout\ = (\corr_long|gate5|Add1~0_combout\ & (\corr_long|gate5|Add0~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add1~0_combout\ & (\corr_long|gate5|Add0~0_combout\ & VCC))
-- \corr_long|gate5|Add2~1\ = CARRY((\corr_long|gate5|Add1~0_combout\ & \corr_long|gate5|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~0_combout\,
	datab => \corr_long|gate5|Add0~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add2~0_combout\,
	cout => \corr_long|gate5|Add2~1\);

-- Location: LCCOMB_X19_Y7_N20
\corr_long|gate5|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~6_combout\ = (\corr_long|gate5|Add1~6_combout\ & ((\corr_long|gate5|Add0~6_combout\ & (\corr_long|gate5|Add2~5\ & VCC)) # (!\corr_long|gate5|Add0~6_combout\ & (!\corr_long|gate5|Add2~5\)))) # (!\corr_long|gate5|Add1~6_combout\ & 
-- ((\corr_long|gate5|Add0~6_combout\ & (!\corr_long|gate5|Add2~5\)) # (!\corr_long|gate5|Add0~6_combout\ & ((\corr_long|gate5|Add2~5\) # (GND)))))
-- \corr_long|gate5|Add2~7\ = CARRY((\corr_long|gate5|Add1~6_combout\ & (!\corr_long|gate5|Add0~6_combout\ & !\corr_long|gate5|Add2~5\)) # (!\corr_long|gate5|Add1~6_combout\ & ((!\corr_long|gate5|Add2~5\) # (!\corr_long|gate5|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~6_combout\,
	datab => \corr_long|gate5|Add0~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~5\,
	combout => \corr_long|gate5|Add2~6_combout\,
	cout => \corr_long|gate5|Add2~7\);

-- Location: LCCOMB_X19_Y7_N30
\corr_long|gate5|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~16_combout\ = ((\corr_long|gate5|Add0~16_combout\ $ (\corr_long|gate5|Add1~16_combout\ $ (!\corr_long|gate5|Add2~15\)))) # (GND)
-- \corr_long|gate5|Add2~17\ = CARRY((\corr_long|gate5|Add0~16_combout\ & ((\corr_long|gate5|Add1~16_combout\) # (!\corr_long|gate5|Add2~15\))) # (!\corr_long|gate5|Add0~16_combout\ & (\corr_long|gate5|Add1~16_combout\ & !\corr_long|gate5|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~16_combout\,
	datab => \corr_long|gate5|Add1~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~15\,
	combout => \corr_long|gate5|Add2~16_combout\,
	cout => \corr_long|gate5|Add2~17\);

-- Location: LCCOMB_X19_Y6_N0
\corr_long|gate5|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~18_combout\ = (\corr_long|gate5|Add0~18_combout\ & ((\corr_long|gate5|Add1~18_combout\ & (\corr_long|gate5|Add2~17\ & VCC)) # (!\corr_long|gate5|Add1~18_combout\ & (!\corr_long|gate5|Add2~17\)))) # (!\corr_long|gate5|Add0~18_combout\ 
-- & ((\corr_long|gate5|Add1~18_combout\ & (!\corr_long|gate5|Add2~17\)) # (!\corr_long|gate5|Add1~18_combout\ & ((\corr_long|gate5|Add2~17\) # (GND)))))
-- \corr_long|gate5|Add2~19\ = CARRY((\corr_long|gate5|Add0~18_combout\ & (!\corr_long|gate5|Add1~18_combout\ & !\corr_long|gate5|Add2~17\)) # (!\corr_long|gate5|Add0~18_combout\ & ((!\corr_long|gate5|Add2~17\) # (!\corr_long|gate5|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~18_combout\,
	datab => \corr_long|gate5|Add1~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~17\,
	combout => \corr_long|gate5|Add2~18_combout\,
	cout => \corr_long|gate5|Add2~19\);

-- Location: LCCOMB_X19_Y6_N2
\corr_long|gate5|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~20_combout\ = ((\corr_long|gate5|Add1~20_combout\ $ (\corr_long|gate5|Add0~20_combout\ $ (!\corr_long|gate5|Add2~19\)))) # (GND)
-- \corr_long|gate5|Add2~21\ = CARRY((\corr_long|gate5|Add1~20_combout\ & ((\corr_long|gate5|Add0~20_combout\) # (!\corr_long|gate5|Add2~19\))) # (!\corr_long|gate5|Add1~20_combout\ & (\corr_long|gate5|Add0~20_combout\ & !\corr_long|gate5|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~20_combout\,
	datab => \corr_long|gate5|Add0~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~19\,
	combout => \corr_long|gate5|Add2~20_combout\,
	cout => \corr_long|gate5|Add2~21\);

-- Location: DSPOUT_X16_Y12_N3
\corr_long|gate5|Mult5|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y12_N2
\corr_long|gate5|Mult4|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N18
\corr_long|gate5|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~2_combout\ = (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate5|Add3~1\ & VCC)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate5|Add3~1\)))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Add3~1\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate5|Add3~1\) # (GND)))))
-- \corr_long|gate5|Add3~3\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate5|Add3~1\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate5|Add3~1\) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~1\,
	combout => \corr_long|gate5|Add3~2_combout\,
	cout => \corr_long|gate5|Add3~3\);

-- Location: LCCOMB_X19_Y11_N20
\corr_long|gate5|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~4_combout\ = ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate5|Add3~3\)))) # (GND)
-- \corr_long|gate5|Add3~5\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate5|Add3~3\))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate5|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~3\,
	combout => \corr_long|gate5|Add3~4_combout\,
	cout => \corr_long|gate5|Add3~5\);

-- Location: LCCOMB_X19_Y11_N24
\corr_long|gate5|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~8_combout\ = ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate5|Add3~7\)))) # (GND)
-- \corr_long|gate5|Add3~9\ = CARRY((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate5|Add3~7\))) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate5|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~7\,
	combout => \corr_long|gate5|Add3~8_combout\,
	cout => \corr_long|gate5|Add3~9\);

-- Location: LCCOMB_X19_Y11_N26
\corr_long|gate5|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~10_combout\ = (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate5|Add3~9\ & VCC)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate5|Add3~9\)))) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Add3~9\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate5|Add3~9\) # (GND)))))
-- \corr_long|gate5|Add3~11\ = CARRY((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate5|Add3~9\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate5|Add3~9\) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~9\,
	combout => \corr_long|gate5|Add3~10_combout\,
	cout => \corr_long|gate5|Add3~11\);

-- Location: LCCOMB_X19_Y11_N28
\corr_long|gate5|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~12_combout\ = ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate5|Add3~11\)))) # (GND)
-- \corr_long|gate5|Add3~13\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate5|Add3~11\))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate5|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~11\,
	combout => \corr_long|gate5|Add3~12_combout\,
	cout => \corr_long|gate5|Add3~13\);

-- Location: LCCOMB_X19_Y11_N30
\corr_long|gate5|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~14_combout\ = (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate5|Add3~13\ & VCC)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate5|Add3~13\)))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Add3~13\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate5|Add3~13\) # (GND)))))
-- \corr_long|gate5|Add3~15\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate5|Add3~13\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate5|Add3~13\) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~13\,
	combout => \corr_long|gate5|Add3~14_combout\,
	cout => \corr_long|gate5|Add3~15\);

-- Location: LCCOMB_X19_Y10_N6
\corr_long|gate5|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~22_combout\ = (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate5|Add3~21\ & VCC)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate5|Add3~21\)))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add3~21\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate5|Add3~21\) # (GND)))))
-- \corr_long|gate5|Add3~23\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate5|Add3~21\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate5|Add3~21\) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~21\,
	combout => \corr_long|gate5|Add3~22_combout\,
	cout => \corr_long|gate5|Add3~23\);

-- Location: LCCOMB_X20_Y7_N14
\corr_long|gate5|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~0_combout\ = (\corr_long|gate5|Add2~0_combout\ & (\corr_long|gate5|Add3~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add2~0_combout\ & (\corr_long|gate5|Add3~0_combout\ & VCC))
-- \corr_long|gate5|Add4~1\ = CARRY((\corr_long|gate5|Add2~0_combout\ & \corr_long|gate5|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~0_combout\,
	datab => \corr_long|gate5|Add3~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add4~0_combout\,
	cout => \corr_long|gate5|Add4~1\);

-- Location: LCCOMB_X20_Y7_N18
\corr_long|gate5|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~4_combout\ = ((\corr_long|gate5|Add3~4_combout\ $ (\corr_long|gate5|Add2~4_combout\ $ (!\corr_long|gate5|Add4~3\)))) # (GND)
-- \corr_long|gate5|Add4~5\ = CARRY((\corr_long|gate5|Add3~4_combout\ & ((\corr_long|gate5|Add2~4_combout\) # (!\corr_long|gate5|Add4~3\))) # (!\corr_long|gate5|Add3~4_combout\ & (\corr_long|gate5|Add2~4_combout\ & !\corr_long|gate5|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~4_combout\,
	datab => \corr_long|gate5|Add2~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~3\,
	combout => \corr_long|gate5|Add4~4_combout\,
	cout => \corr_long|gate5|Add4~5\);

-- Location: LCCOMB_X20_Y7_N20
\corr_long|gate5|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~6_combout\ = (\corr_long|gate5|Add2~6_combout\ & ((\corr_long|gate5|Add3~6_combout\ & (\corr_long|gate5|Add4~5\ & VCC)) # (!\corr_long|gate5|Add3~6_combout\ & (!\corr_long|gate5|Add4~5\)))) # (!\corr_long|gate5|Add2~6_combout\ & 
-- ((\corr_long|gate5|Add3~6_combout\ & (!\corr_long|gate5|Add4~5\)) # (!\corr_long|gate5|Add3~6_combout\ & ((\corr_long|gate5|Add4~5\) # (GND)))))
-- \corr_long|gate5|Add4~7\ = CARRY((\corr_long|gate5|Add2~6_combout\ & (!\corr_long|gate5|Add3~6_combout\ & !\corr_long|gate5|Add4~5\)) # (!\corr_long|gate5|Add2~6_combout\ & ((!\corr_long|gate5|Add4~5\) # (!\corr_long|gate5|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~6_combout\,
	datab => \corr_long|gate5|Add3~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~5\,
	combout => \corr_long|gate5|Add4~6_combout\,
	cout => \corr_long|gate5|Add4~7\);

-- Location: LCCOMB_X20_Y7_N28
\corr_long|gate5|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~14_combout\ = (\corr_long|gate5|Add3~14_combout\ & ((\corr_long|gate5|Add2~14_combout\ & (\corr_long|gate5|Add4~13\ & VCC)) # (!\corr_long|gate5|Add2~14_combout\ & (!\corr_long|gate5|Add4~13\)))) # (!\corr_long|gate5|Add3~14_combout\ 
-- & ((\corr_long|gate5|Add2~14_combout\ & (!\corr_long|gate5|Add4~13\)) # (!\corr_long|gate5|Add2~14_combout\ & ((\corr_long|gate5|Add4~13\) # (GND)))))
-- \corr_long|gate5|Add4~15\ = CARRY((\corr_long|gate5|Add3~14_combout\ & (!\corr_long|gate5|Add2~14_combout\ & !\corr_long|gate5|Add4~13\)) # (!\corr_long|gate5|Add3~14_combout\ & ((!\corr_long|gate5|Add4~13\) # (!\corr_long|gate5|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~14_combout\,
	datab => \corr_long|gate5|Add2~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~13\,
	combout => \corr_long|gate5|Add4~14_combout\,
	cout => \corr_long|gate5|Add4~15\);

-- Location: LCCOMB_X20_Y7_N30
\corr_long|gate5|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~16_combout\ = ((\corr_long|gate5|Add2~16_combout\ $ (\corr_long|gate5|Add3~16_combout\ $ (!\corr_long|gate5|Add4~15\)))) # (GND)
-- \corr_long|gate5|Add4~17\ = CARRY((\corr_long|gate5|Add2~16_combout\ & ((\corr_long|gate5|Add3~16_combout\) # (!\corr_long|gate5|Add4~15\))) # (!\corr_long|gate5|Add2~16_combout\ & (\corr_long|gate5|Add3~16_combout\ & !\corr_long|gate5|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~16_combout\,
	datab => \corr_long|gate5|Add3~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~15\,
	combout => \corr_long|gate5|Add4~16_combout\,
	cout => \corr_long|gate5|Add4~17\);

-- Location: LCCOMB_X20_Y6_N0
\corr_long|gate5|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~18_combout\ = (\corr_long|gate5|Add2~18_combout\ & ((\corr_long|gate5|Add3~18_combout\ & (\corr_long|gate5|Add4~17\ & VCC)) # (!\corr_long|gate5|Add3~18_combout\ & (!\corr_long|gate5|Add4~17\)))) # (!\corr_long|gate5|Add2~18_combout\ 
-- & ((\corr_long|gate5|Add3~18_combout\ & (!\corr_long|gate5|Add4~17\)) # (!\corr_long|gate5|Add3~18_combout\ & ((\corr_long|gate5|Add4~17\) # (GND)))))
-- \corr_long|gate5|Add4~19\ = CARRY((\corr_long|gate5|Add2~18_combout\ & (!\corr_long|gate5|Add3~18_combout\ & !\corr_long|gate5|Add4~17\)) # (!\corr_long|gate5|Add2~18_combout\ & ((!\corr_long|gate5|Add4~17\) # (!\corr_long|gate5|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~18_combout\,
	datab => \corr_long|gate5|Add3~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~17\,
	combout => \corr_long|gate5|Add4~18_combout\,
	cout => \corr_long|gate5|Add4~19\);

-- Location: LCCOMB_X21_Y7_N16
\corr_long|gate5|output[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]~21_combout\ = (\corr_long|gate5|Add8~2_combout\ & ((\corr_long|gate5|Add4~2_combout\ & (\corr_long|gate5|output[0]~20\ & VCC)) # (!\corr_long|gate5|Add4~2_combout\ & (!\corr_long|gate5|output[0]~20\)))) # 
-- (!\corr_long|gate5|Add8~2_combout\ & ((\corr_long|gate5|Add4~2_combout\ & (!\corr_long|gate5|output[0]~20\)) # (!\corr_long|gate5|Add4~2_combout\ & ((\corr_long|gate5|output[0]~20\) # (GND)))))
-- \corr_long|gate5|output[1]~22\ = CARRY((\corr_long|gate5|Add8~2_combout\ & (!\corr_long|gate5|Add4~2_combout\ & !\corr_long|gate5|output[0]~20\)) # (!\corr_long|gate5|Add8~2_combout\ & ((!\corr_long|gate5|output[0]~20\) # 
-- (!\corr_long|gate5|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~2_combout\,
	datab => \corr_long|gate5|Add4~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[0]~20\,
	combout => \corr_long|gate5|output[1]~21_combout\,
	cout => \corr_long|gate5|output[1]~22\);

-- Location: LCCOMB_X21_Y7_N26
\corr_long|gate5|output[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[6]~31_combout\ = ((\corr_long|gate5|Add8~12_combout\ $ (\corr_long|gate5|Add4~12_combout\ $ (!\corr_long|gate5|output[5]~30\)))) # (GND)
-- \corr_long|gate5|output[6]~32\ = CARRY((\corr_long|gate5|Add8~12_combout\ & ((\corr_long|gate5|Add4~12_combout\) # (!\corr_long|gate5|output[5]~30\))) # (!\corr_long|gate5|Add8~12_combout\ & (\corr_long|gate5|Add4~12_combout\ & 
-- !\corr_long|gate5|output[5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~12_combout\,
	datab => \corr_long|gate5|Add4~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[5]~30\,
	combout => \corr_long|gate5|output[6]~31_combout\,
	cout => \corr_long|gate5|output[6]~32\);

-- Location: DSPOUT_X16_Y2_N2
\corr_long|gate6|Mult11|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y2_N3
\corr_long|gate6|Mult10|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y2_N16
\corr_long|gate6|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~0_combout\ = (\corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ & (\corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add9~1\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ & \corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add9~0_combout\,
	cout => \corr_long|gate6|Add9~1\);

-- Location: LCCOMB_X21_Y2_N26
\corr_long|gate6|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~10_combout\ = (\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add9~9\ & VCC)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ 
-- & (!\corr_long|gate6|Add9~9\)))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add9~9\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add9~9\) # (GND)))))
-- \corr_long|gate6|Add9~11\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add9~9\)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate6|Add9~9\) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~9\,
	combout => \corr_long|gate6|Add9~10_combout\,
	cout => \corr_long|gate6|Add9~11\);

-- Location: LCCOMB_X21_Y1_N2
\corr_long|gate6|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~18_combout\ = (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add9~17\ & VCC)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ 
-- & (!\corr_long|gate6|Add9~17\)))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add9~17\)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add9~17\) # (GND)))))
-- \corr_long|gate6|Add9~19\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add9~17\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate6|Add9~17\) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~17\,
	combout => \corr_long|gate6|Add9~18_combout\,
	cout => \corr_long|gate6|Add9~19\);

-- Location: LCCOMB_X21_Y1_N4
\corr_long|gate6|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~20_combout\ = ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add9~19\)))) # (GND)
-- \corr_long|gate6|Add9~21\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add9~19\))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~19\,
	combout => \corr_long|gate6|Add9~20_combout\,
	cout => \corr_long|gate6|Add9~21\);

-- Location: LCCOMB_X21_Y1_N6
\corr_long|gate6|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~22_combout\ = (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add9~21\ & VCC)) # 
-- (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add9~21\)))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add9~21\)) # 
-- (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Add9~21\) # (GND)))))
-- \corr_long|gate6|Add9~23\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add9~21\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate6|Add9~21\) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~21\,
	combout => \corr_long|gate6|Add9~22_combout\,
	cout => \corr_long|gate6|Add9~23\);

-- Location: DSPOUT_X16_Y13_N2
\corr_long|gate6|Mult12|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X20_Y2_N16
\corr_long|gate6|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~2_combout\ = (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Add9~2_combout\ & (\corr_long|gate6|Add10~1\ & VCC)) # (!\corr_long|gate6|Add9~2_combout\ & (!\corr_long|gate6|Add10~1\)))) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Add9~2_combout\ & (!\corr_long|gate6|Add10~1\)) # (!\corr_long|gate6|Add9~2_combout\ & ((\corr_long|gate6|Add10~1\) # (GND)))))
-- \corr_long|gate6|Add10~3\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add9~2_combout\ & !\corr_long|gate6|Add10~1\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ & ((!\corr_long|gate6|Add10~1\) 
-- # (!\corr_long|gate6|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Add9~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~1\,
	combout => \corr_long|gate6|Add10~2_combout\,
	cout => \corr_long|gate6|Add10~3\);

-- Location: LCCOMB_X20_Y2_N18
\corr_long|gate6|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~4_combout\ = ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Add9~4_combout\ $ (!\corr_long|gate6|Add10~3\)))) # (GND)
-- \corr_long|gate6|Add10~5\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Add9~4_combout\) # (!\corr_long|gate6|Add10~3\))) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Add9~4_combout\ & !\corr_long|gate6|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Add9~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~3\,
	combout => \corr_long|gate6|Add10~4_combout\,
	cout => \corr_long|gate6|Add10~5\);

-- Location: LCCOMB_X20_Y2_N22
\corr_long|gate6|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~8_combout\ = ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Add9~8_combout\ $ (!\corr_long|gate6|Add10~7\)))) # (GND)
-- \corr_long|gate6|Add10~9\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Add9~8_combout\) # (!\corr_long|gate6|Add10~7\))) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Add9~8_combout\ & !\corr_long|gate6|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Add9~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~7\,
	combout => \corr_long|gate6|Add10~8_combout\,
	cout => \corr_long|gate6|Add10~9\);

-- Location: LCCOMB_X20_Y2_N24
\corr_long|gate6|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~10_combout\ = (\corr_long|gate6|Add9~10_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add10~9\ & VCC)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate6|Add10~9\)))) # (!\corr_long|gate6|Add9~10_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add10~9\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add10~9\) # (GND)))))
-- \corr_long|gate6|Add10~11\ = CARRY((\corr_long|gate6|Add9~10_combout\ & (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add10~9\)) # (!\corr_long|gate6|Add9~10_combout\ & ((!\corr_long|gate6|Add10~9\) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~10_combout\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~9\,
	combout => \corr_long|gate6|Add10~10_combout\,
	cout => \corr_long|gate6|Add10~11\);

-- Location: LCCOMB_X20_Y2_N26
\corr_long|gate6|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~12_combout\ = ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Add9~12_combout\ $ (!\corr_long|gate6|Add10~11\)))) # (GND)
-- \corr_long|gate6|Add10~13\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Add9~12_combout\) # (!\corr_long|gate6|Add10~11\))) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Add9~12_combout\ & !\corr_long|gate6|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Add9~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~11\,
	combout => \corr_long|gate6|Add10~12_combout\,
	cout => \corr_long|gate6|Add10~13\);

-- Location: LCCOMB_X20_Y2_N28
\corr_long|gate6|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~14_combout\ = (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Add9~14_combout\ & (\corr_long|gate6|Add10~13\ & VCC)) # (!\corr_long|gate6|Add9~14_combout\ & (!\corr_long|gate6|Add10~13\)))) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Add9~14_combout\ & (!\corr_long|gate6|Add10~13\)) # (!\corr_long|gate6|Add9~14_combout\ & ((\corr_long|gate6|Add10~13\) # (GND)))))
-- \corr_long|gate6|Add10~15\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add9~14_combout\ & !\corr_long|gate6|Add10~13\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add10~13\) # (!\corr_long|gate6|Add9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Add9~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~13\,
	combout => \corr_long|gate6|Add10~14_combout\,
	cout => \corr_long|gate6|Add10~15\);

-- Location: LCCOMB_X20_Y1_N4
\corr_long|gate6|Add10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~22_combout\ = (\corr_long|gate6|Add9~22_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add10~21\ & VCC)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\corr_long|gate6|Add10~21\)))) # (!\corr_long|gate6|Add9~22_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add10~21\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate6|Add10~21\) # (GND)))))
-- \corr_long|gate6|Add10~23\ = CARRY((\corr_long|gate6|Add9~22_combout\ & (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add10~21\)) # (!\corr_long|gate6|Add9~22_combout\ & ((!\corr_long|gate6|Add10~21\) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~22_combout\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~21\,
	combout => \corr_long|gate6|Add10~22_combout\,
	cout => \corr_long|gate6|Add10~23\);

-- Location: DSPOUT_X16_Y5_N2
\corr_long|gate6|Mult9|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y5_N3
\corr_long|gate6|Mult8|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y6_N16
\corr_long|gate6|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~0_combout\ = (\corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ & (\corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add7~1\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ & \corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add7~0_combout\,
	cout => \corr_long|gate6|Add7~1\);

-- Location: LCCOMB_X17_Y6_N22
\corr_long|gate6|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~6_combout\ = (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate6|Add7~5\ & VCC)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate6|Add7~5\)))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add7~5\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate6|Add7~5\) # (GND)))))
-- \corr_long|gate6|Add7~7\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate6|Add7~5\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate6|Add7~5\) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~5\,
	combout => \corr_long|gate6|Add7~6_combout\,
	cout => \corr_long|gate6|Add7~7\);

-- Location: LCCOMB_X17_Y6_N24
\corr_long|gate6|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~8_combout\ = ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate6|Add7~7\)))) # (GND)
-- \corr_long|gate6|Add7~9\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate6|Add7~7\))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate6|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~7\,
	combout => \corr_long|gate6|Add7~8_combout\,
	cout => \corr_long|gate6|Add7~9\);

-- Location: LCCOMB_X17_Y6_N30
\corr_long|gate6|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~14_combout\ = (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate6|Add7~13\ & VCC)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate6|Add7~13\)))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add7~13\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate6|Add7~13\) # (GND)))))
-- \corr_long|gate6|Add7~15\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate6|Add7~13\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add7~13\) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~13\,
	combout => \corr_long|gate6|Add7~14_combout\,
	cout => \corr_long|gate6|Add7~15\);

-- Location: DSPOUT_X16_Y1_N3
\corr_long|gate6|Mult7|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y1_N2
\corr_long|gate6|Mult6|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y2_N18
\corr_long|gate6|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~2_combout\ = (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate6|Add5~1\ & VCC)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate6|Add5~1\)))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add5~1\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate6|Add5~1\) # (GND)))))
-- \corr_long|gate6|Add5~3\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate6|Add5~1\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate6|Add5~1\) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~1\,
	combout => \corr_long|gate6|Add5~2_combout\,
	cout => \corr_long|gate6|Add5~3\);

-- Location: LCCOMB_X17_Y2_N20
\corr_long|gate6|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~4_combout\ = ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate6|Add5~3\)))) # (GND)
-- \corr_long|gate6|Add5~5\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate6|Add5~3\))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate6|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~3\,
	combout => \corr_long|gate6|Add5~4_combout\,
	cout => \corr_long|gate6|Add5~5\);

-- Location: LCCOMB_X17_Y2_N26
\corr_long|gate6|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~10_combout\ = (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add5~9\ & VCC)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate6|Add5~9\)))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add5~9\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add5~9\) # (GND)))))
-- \corr_long|gate6|Add5~11\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add5~9\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate6|Add5~9\) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~9\,
	combout => \corr_long|gate6|Add5~10_combout\,
	cout => \corr_long|gate6|Add5~11\);

-- Location: LCCOMB_X17_Y2_N28
\corr_long|gate6|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~12_combout\ = ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate6|Add5~11\)))) # (GND)
-- \corr_long|gate6|Add5~13\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate6|Add5~11\))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate6|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~11\,
	combout => \corr_long|gate6|Add5~12_combout\,
	cout => \corr_long|gate6|Add5~13\);

-- Location: LCCOMB_X17_Y1_N0
\corr_long|gate6|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~16_combout\ = ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate6|Add5~15\)))) # (GND)
-- \corr_long|gate6|Add5~17\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate6|Add5~15\))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate6|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~15\,
	combout => \corr_long|gate6|Add5~16_combout\,
	cout => \corr_long|gate6|Add5~17\);

-- Location: LCCOMB_X17_Y1_N2
\corr_long|gate6|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~18_combout\ = (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add5~17\ & VCC)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate6|Add5~17\)))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add5~17\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add5~17\) # (GND)))))
-- \corr_long|gate6|Add5~19\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add5~17\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate6|Add5~17\) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~17\,
	combout => \corr_long|gate6|Add5~18_combout\,
	cout => \corr_long|gate6|Add5~19\);

-- Location: LCCOMB_X17_Y1_N4
\corr_long|gate6|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~20_combout\ = ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add5~19\)))) # (GND)
-- \corr_long|gate6|Add5~21\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add5~19\))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~19\,
	combout => \corr_long|gate6|Add5~20_combout\,
	cout => \corr_long|gate6|Add5~21\);

-- Location: LCCOMB_X17_Y1_N6
\corr_long|gate6|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~22_combout\ = (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add5~21\ & VCC)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate6|Add5~21\)))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add5~21\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate6|Add5~21\) # (GND)))))
-- \corr_long|gate6|Add5~23\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add5~21\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate6|Add5~21\) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~21\,
	combout => \corr_long|gate6|Add5~22_combout\,
	cout => \corr_long|gate6|Add5~23\);

-- Location: LCCOMB_X18_Y2_N14
\corr_long|gate6|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~0_combout\ = (\corr_long|gate6|Add7~0_combout\ & (\corr_long|gate6|Add5~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add7~0_combout\ & (\corr_long|gate6|Add5~0_combout\ & VCC))
-- \corr_long|gate6|Add6~1\ = CARRY((\corr_long|gate6|Add7~0_combout\ & \corr_long|gate6|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~0_combout\,
	datab => \corr_long|gate6|Add5~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add6~0_combout\,
	cout => \corr_long|gate6|Add6~1\);

-- Location: LCCOMB_X18_Y2_N20
\corr_long|gate6|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~6_combout\ = (\corr_long|gate6|Add7~6_combout\ & ((\corr_long|gate6|Add5~6_combout\ & (\corr_long|gate6|Add6~5\ & VCC)) # (!\corr_long|gate6|Add5~6_combout\ & (!\corr_long|gate6|Add6~5\)))) # (!\corr_long|gate6|Add7~6_combout\ & 
-- ((\corr_long|gate6|Add5~6_combout\ & (!\corr_long|gate6|Add6~5\)) # (!\corr_long|gate6|Add5~6_combout\ & ((\corr_long|gate6|Add6~5\) # (GND)))))
-- \corr_long|gate6|Add6~7\ = CARRY((\corr_long|gate6|Add7~6_combout\ & (!\corr_long|gate6|Add5~6_combout\ & !\corr_long|gate6|Add6~5\)) # (!\corr_long|gate6|Add7~6_combout\ & ((!\corr_long|gate6|Add6~5\) # (!\corr_long|gate6|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~6_combout\,
	datab => \corr_long|gate6|Add5~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~5\,
	combout => \corr_long|gate6|Add6~6_combout\,
	cout => \corr_long|gate6|Add6~7\);

-- Location: LCCOMB_X18_Y2_N30
\corr_long|gate6|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~16_combout\ = ((\corr_long|gate6|Add5~16_combout\ $ (\corr_long|gate6|Add7~16_combout\ $ (!\corr_long|gate6|Add6~15\)))) # (GND)
-- \corr_long|gate6|Add6~17\ = CARRY((\corr_long|gate6|Add5~16_combout\ & ((\corr_long|gate6|Add7~16_combout\) # (!\corr_long|gate6|Add6~15\))) # (!\corr_long|gate6|Add5~16_combout\ & (\corr_long|gate6|Add7~16_combout\ & !\corr_long|gate6|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~16_combout\,
	datab => \corr_long|gate6|Add7~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~15\,
	combout => \corr_long|gate6|Add6~16_combout\,
	cout => \corr_long|gate6|Add6~17\);

-- Location: LCCOMB_X18_Y1_N0
\corr_long|gate6|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~18_combout\ = (\corr_long|gate6|Add5~18_combout\ & ((\corr_long|gate6|Add7~18_combout\ & (\corr_long|gate6|Add6~17\ & VCC)) # (!\corr_long|gate6|Add7~18_combout\ & (!\corr_long|gate6|Add6~17\)))) # (!\corr_long|gate6|Add5~18_combout\ 
-- & ((\corr_long|gate6|Add7~18_combout\ & (!\corr_long|gate6|Add6~17\)) # (!\corr_long|gate6|Add7~18_combout\ & ((\corr_long|gate6|Add6~17\) # (GND)))))
-- \corr_long|gate6|Add6~19\ = CARRY((\corr_long|gate6|Add5~18_combout\ & (!\corr_long|gate6|Add7~18_combout\ & !\corr_long|gate6|Add6~17\)) # (!\corr_long|gate6|Add5~18_combout\ & ((!\corr_long|gate6|Add6~17\) # (!\corr_long|gate6|Add7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~18_combout\,
	datab => \corr_long|gate6|Add7~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~17\,
	combout => \corr_long|gate6|Add6~18_combout\,
	cout => \corr_long|gate6|Add6~19\);

-- Location: LCCOMB_X18_Y1_N2
\corr_long|gate6|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~20_combout\ = ((\corr_long|gate6|Add5~20_combout\ $ (\corr_long|gate6|Add7~20_combout\ $ (!\corr_long|gate6|Add6~19\)))) # (GND)
-- \corr_long|gate6|Add6~21\ = CARRY((\corr_long|gate6|Add5~20_combout\ & ((\corr_long|gate6|Add7~20_combout\) # (!\corr_long|gate6|Add6~19\))) # (!\corr_long|gate6|Add5~20_combout\ & (\corr_long|gate6|Add7~20_combout\ & !\corr_long|gate6|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~20_combout\,
	datab => \corr_long|gate6|Add7~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~19\,
	combout => \corr_long|gate6|Add6~20_combout\,
	cout => \corr_long|gate6|Add6~21\);

-- Location: LCCOMB_X19_Y2_N14
\corr_long|gate6|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~0_combout\ = (\corr_long|gate6|Add6~0_combout\ & (\corr_long|gate6|Add10~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add6~0_combout\ & (\corr_long|gate6|Add10~0_combout\ & VCC))
-- \corr_long|gate6|Add8~1\ = CARRY((\corr_long|gate6|Add6~0_combout\ & \corr_long|gate6|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~0_combout\,
	datab => \corr_long|gate6|Add10~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add8~0_combout\,
	cout => \corr_long|gate6|Add8~1\);

-- Location: LCCOMB_X19_Y2_N16
\corr_long|gate6|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~2_combout\ = (\corr_long|gate6|Add10~2_combout\ & ((\corr_long|gate6|Add6~2_combout\ & (\corr_long|gate6|Add8~1\ & VCC)) # (!\corr_long|gate6|Add6~2_combout\ & (!\corr_long|gate6|Add8~1\)))) # (!\corr_long|gate6|Add10~2_combout\ & 
-- ((\corr_long|gate6|Add6~2_combout\ & (!\corr_long|gate6|Add8~1\)) # (!\corr_long|gate6|Add6~2_combout\ & ((\corr_long|gate6|Add8~1\) # (GND)))))
-- \corr_long|gate6|Add8~3\ = CARRY((\corr_long|gate6|Add10~2_combout\ & (!\corr_long|gate6|Add6~2_combout\ & !\corr_long|gate6|Add8~1\)) # (!\corr_long|gate6|Add10~2_combout\ & ((!\corr_long|gate6|Add8~1\) # (!\corr_long|gate6|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~2_combout\,
	datab => \corr_long|gate6|Add6~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~1\,
	combout => \corr_long|gate6|Add8~2_combout\,
	cout => \corr_long|gate6|Add8~3\);

-- Location: LCCOMB_X19_Y2_N18
\corr_long|gate6|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~4_combout\ = ((\corr_long|gate6|Add10~4_combout\ $ (\corr_long|gate6|Add6~4_combout\ $ (!\corr_long|gate6|Add8~3\)))) # (GND)
-- \corr_long|gate6|Add8~5\ = CARRY((\corr_long|gate6|Add10~4_combout\ & ((\corr_long|gate6|Add6~4_combout\) # (!\corr_long|gate6|Add8~3\))) # (!\corr_long|gate6|Add10~4_combout\ & (\corr_long|gate6|Add6~4_combout\ & !\corr_long|gate6|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~4_combout\,
	datab => \corr_long|gate6|Add6~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~3\,
	combout => \corr_long|gate6|Add8~4_combout\,
	cout => \corr_long|gate6|Add8~5\);

-- Location: LCCOMB_X19_Y2_N24
\corr_long|gate6|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~10_combout\ = (\corr_long|gate6|Add10~10_combout\ & ((\corr_long|gate6|Add6~10_combout\ & (\corr_long|gate6|Add8~9\ & VCC)) # (!\corr_long|gate6|Add6~10_combout\ & (!\corr_long|gate6|Add8~9\)))) # (!\corr_long|gate6|Add10~10_combout\ 
-- & ((\corr_long|gate6|Add6~10_combout\ & (!\corr_long|gate6|Add8~9\)) # (!\corr_long|gate6|Add6~10_combout\ & ((\corr_long|gate6|Add8~9\) # (GND)))))
-- \corr_long|gate6|Add8~11\ = CARRY((\corr_long|gate6|Add10~10_combout\ & (!\corr_long|gate6|Add6~10_combout\ & !\corr_long|gate6|Add8~9\)) # (!\corr_long|gate6|Add10~10_combout\ & ((!\corr_long|gate6|Add8~9\) # (!\corr_long|gate6|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~10_combout\,
	datab => \corr_long|gate6|Add6~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~9\,
	combout => \corr_long|gate6|Add8~10_combout\,
	cout => \corr_long|gate6|Add8~11\);

-- Location: LCCOMB_X19_Y2_N26
\corr_long|gate6|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~12_combout\ = ((\corr_long|gate6|Add10~12_combout\ $ (\corr_long|gate6|Add6~12_combout\ $ (!\corr_long|gate6|Add8~11\)))) # (GND)
-- \corr_long|gate6|Add8~13\ = CARRY((\corr_long|gate6|Add10~12_combout\ & ((\corr_long|gate6|Add6~12_combout\) # (!\corr_long|gate6|Add8~11\))) # (!\corr_long|gate6|Add10~12_combout\ & (\corr_long|gate6|Add6~12_combout\ & !\corr_long|gate6|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~12_combout\,
	datab => \corr_long|gate6|Add6~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~11\,
	combout => \corr_long|gate6|Add8~12_combout\,
	cout => \corr_long|gate6|Add8~13\);

-- Location: LCCOMB_X19_Y2_N30
\corr_long|gate6|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~16_combout\ = ((\corr_long|gate6|Add6~16_combout\ $ (\corr_long|gate6|Add10~16_combout\ $ (!\corr_long|gate6|Add8~15\)))) # (GND)
-- \corr_long|gate6|Add8~17\ = CARRY((\corr_long|gate6|Add6~16_combout\ & ((\corr_long|gate6|Add10~16_combout\) # (!\corr_long|gate6|Add8~15\))) # (!\corr_long|gate6|Add6~16_combout\ & (\corr_long|gate6|Add10~16_combout\ & !\corr_long|gate6|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~16_combout\,
	datab => \corr_long|gate6|Add10~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~15\,
	combout => \corr_long|gate6|Add8~16_combout\,
	cout => \corr_long|gate6|Add8~17\);

-- Location: LCCOMB_X19_Y1_N0
\corr_long|gate6|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~18_combout\ = (\corr_long|gate6|Add6~18_combout\ & ((\corr_long|gate6|Add10~18_combout\ & (\corr_long|gate6|Add8~17\ & VCC)) # (!\corr_long|gate6|Add10~18_combout\ & (!\corr_long|gate6|Add8~17\)))) # 
-- (!\corr_long|gate6|Add6~18_combout\ & ((\corr_long|gate6|Add10~18_combout\ & (!\corr_long|gate6|Add8~17\)) # (!\corr_long|gate6|Add10~18_combout\ & ((\corr_long|gate6|Add8~17\) # (GND)))))
-- \corr_long|gate6|Add8~19\ = CARRY((\corr_long|gate6|Add6~18_combout\ & (!\corr_long|gate6|Add10~18_combout\ & !\corr_long|gate6|Add8~17\)) # (!\corr_long|gate6|Add6~18_combout\ & ((!\corr_long|gate6|Add8~17\) # (!\corr_long|gate6|Add10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~18_combout\,
	datab => \corr_long|gate6|Add10~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~17\,
	combout => \corr_long|gate6|Add8~18_combout\,
	cout => \corr_long|gate6|Add8~19\);

-- Location: LCCOMB_X19_Y1_N2
\corr_long|gate6|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~20_combout\ = ((\corr_long|gate6|Add6~20_combout\ $ (\corr_long|gate6|Add10~20_combout\ $ (!\corr_long|gate6|Add8~19\)))) # (GND)
-- \corr_long|gate6|Add8~21\ = CARRY((\corr_long|gate6|Add6~20_combout\ & ((\corr_long|gate6|Add10~20_combout\) # (!\corr_long|gate6|Add8~19\))) # (!\corr_long|gate6|Add6~20_combout\ & (\corr_long|gate6|Add10~20_combout\ & !\corr_long|gate6|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~20_combout\,
	datab => \corr_long|gate6|Add10~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~19\,
	combout => \corr_long|gate6|Add8~20_combout\,
	cout => \corr_long|gate6|Add8~21\);

-- Location: LCCOMB_X19_Y1_N4
\corr_long|gate6|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~22_combout\ = (\corr_long|gate6|Add10~22_combout\ & ((\corr_long|gate6|Add6~22_combout\ & (\corr_long|gate6|Add8~21\ & VCC)) # (!\corr_long|gate6|Add6~22_combout\ & (!\corr_long|gate6|Add8~21\)))) # 
-- (!\corr_long|gate6|Add10~22_combout\ & ((\corr_long|gate6|Add6~22_combout\ & (!\corr_long|gate6|Add8~21\)) # (!\corr_long|gate6|Add6~22_combout\ & ((\corr_long|gate6|Add8~21\) # (GND)))))
-- \corr_long|gate6|Add8~23\ = CARRY((\corr_long|gate6|Add10~22_combout\ & (!\corr_long|gate6|Add6~22_combout\ & !\corr_long|gate6|Add8~21\)) # (!\corr_long|gate6|Add10~22_combout\ & ((!\corr_long|gate6|Add8~21\) # (!\corr_long|gate6|Add6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~22_combout\,
	datab => \corr_long|gate6|Add6~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~21\,
	combout => \corr_long|gate6|Add8~22_combout\,
	cout => \corr_long|gate6|Add8~23\);

-- Location: DSPOUT_X16_Y8_N3
\corr_long|gate6|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y8_N2
\corr_long|gate6|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y8_N28
\corr_long|gate6|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~12_combout\ = ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate6|Add0~11\)))) # (GND)
-- \corr_long|gate6|Add0~13\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate6|Add0~11\))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate6|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~11\,
	combout => \corr_long|gate6|Add0~12_combout\,
	cout => \corr_long|gate6|Add0~13\);

-- Location: LCCOMB_X17_Y7_N0
\corr_long|gate6|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~16_combout\ = ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate6|Add0~15\)))) # (GND)
-- \corr_long|gate6|Add0~17\ = CARRY((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate6|Add0~15\))) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate6|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~15\,
	combout => \corr_long|gate6|Add0~16_combout\,
	cout => \corr_long|gate6|Add0~17\);

-- Location: DSPOUT_X16_Y4_N3
\corr_long|gate6|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y4_N2
\corr_long|gate6|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y4_N16
\corr_long|gate6|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~0_combout\ = (\corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ & (\corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add1~1\ = CARRY((\corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ & \corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add1~0_combout\,
	cout => \corr_long|gate6|Add1~1\);

-- Location: LCCOMB_X17_Y4_N18
\corr_long|gate6|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~2_combout\ = (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate6|Add1~1\ & VCC)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate6|Add1~1\)))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add1~1\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate6|Add1~1\) # (GND)))))
-- \corr_long|gate6|Add1~3\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate6|Add1~1\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate6|Add1~1\) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~1\,
	combout => \corr_long|gate6|Add1~2_combout\,
	cout => \corr_long|gate6|Add1~3\);

-- Location: LCCOMB_X17_Y4_N20
\corr_long|gate6|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~4_combout\ = ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate6|Add1~3\)))) # (GND)
-- \corr_long|gate6|Add1~5\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate6|Add1~3\))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate6|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~3\,
	combout => \corr_long|gate6|Add1~4_combout\,
	cout => \corr_long|gate6|Add1~5\);

-- Location: LCCOMB_X17_Y4_N22
\corr_long|gate6|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~6_combout\ = (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate6|Add1~5\ & VCC)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate6|Add1~5\)))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add1~5\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate6|Add1~5\) # (GND)))))
-- \corr_long|gate6|Add1~7\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate6|Add1~5\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate6|Add1~5\) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~5\,
	combout => \corr_long|gate6|Add1~6_combout\,
	cout => \corr_long|gate6|Add1~7\);

-- Location: LCCOMB_X17_Y4_N24
\corr_long|gate6|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~8_combout\ = ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate6|Add1~7\)))) # (GND)
-- \corr_long|gate6|Add1~9\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate6|Add1~7\))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate6|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~7\,
	combout => \corr_long|gate6|Add1~8_combout\,
	cout => \corr_long|gate6|Add1~9\);

-- Location: LCCOMB_X17_Y4_N26
\corr_long|gate6|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~10_combout\ = (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add1~9\ & VCC)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate6|Add1~9\)))) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add1~9\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add1~9\) # (GND)))))
-- \corr_long|gate6|Add1~11\ = CARRY((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add1~9\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate6|Add1~9\) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~9\,
	combout => \corr_long|gate6|Add1~10_combout\,
	cout => \corr_long|gate6|Add1~11\);

-- Location: LCCOMB_X17_Y4_N30
\corr_long|gate6|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~14_combout\ = (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate6|Add1~13\ & VCC)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate6|Add1~13\)))) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add1~13\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate6|Add1~13\) # (GND)))))
-- \corr_long|gate6|Add1~15\ = CARRY((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate6|Add1~13\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add1~13\) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~13\,
	combout => \corr_long|gate6|Add1~14_combout\,
	cout => \corr_long|gate6|Add1~15\);

-- Location: LCCOMB_X17_Y3_N2
\corr_long|gate6|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~18_combout\ = (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add1~17\ & VCC)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate6|Add1~17\)))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add1~17\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add1~17\) # (GND)))))
-- \corr_long|gate6|Add1~19\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add1~17\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate6|Add1~17\) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~17\,
	combout => \corr_long|gate6|Add1~18_combout\,
	cout => \corr_long|gate6|Add1~19\);

-- Location: LCCOMB_X17_Y3_N4
\corr_long|gate6|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~20_combout\ = ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add1~19\)))) # (GND)
-- \corr_long|gate6|Add1~21\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add1~19\))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~19\,
	combout => \corr_long|gate6|Add1~20_combout\,
	cout => \corr_long|gate6|Add1~21\);

-- Location: LCCOMB_X17_Y3_N6
\corr_long|gate6|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~22_combout\ = (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add1~21\ & VCC)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate6|Add1~21\)))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add1~21\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate6|Add1~21\) # (GND)))))
-- \corr_long|gate6|Add1~23\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add1~21\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate6|Add1~21\) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~21\,
	combout => \corr_long|gate6|Add1~22_combout\,
	cout => \corr_long|gate6|Add1~23\);

-- Location: LCCOMB_X18_Y4_N14
\corr_long|gate6|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~0_combout\ = (\corr_long|gate6|Add1~0_combout\ & (\corr_long|gate6|Add0~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add1~0_combout\ & (\corr_long|gate6|Add0~0_combout\ & VCC))
-- \corr_long|gate6|Add2~1\ = CARRY((\corr_long|gate6|Add1~0_combout\ & \corr_long|gate6|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~0_combout\,
	datab => \corr_long|gate6|Add0~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add2~0_combout\,
	cout => \corr_long|gate6|Add2~1\);

-- Location: LCCOMB_X18_Y4_N20
\corr_long|gate6|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~6_combout\ = (\corr_long|gate6|Add1~6_combout\ & ((\corr_long|gate6|Add0~6_combout\ & (\corr_long|gate6|Add2~5\ & VCC)) # (!\corr_long|gate6|Add0~6_combout\ & (!\corr_long|gate6|Add2~5\)))) # (!\corr_long|gate6|Add1~6_combout\ & 
-- ((\corr_long|gate6|Add0~6_combout\ & (!\corr_long|gate6|Add2~5\)) # (!\corr_long|gate6|Add0~6_combout\ & ((\corr_long|gate6|Add2~5\) # (GND)))))
-- \corr_long|gate6|Add2~7\ = CARRY((\corr_long|gate6|Add1~6_combout\ & (!\corr_long|gate6|Add0~6_combout\ & !\corr_long|gate6|Add2~5\)) # (!\corr_long|gate6|Add1~6_combout\ & ((!\corr_long|gate6|Add2~5\) # (!\corr_long|gate6|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~6_combout\,
	datab => \corr_long|gate6|Add0~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~5\,
	combout => \corr_long|gate6|Add2~6_combout\,
	cout => \corr_long|gate6|Add2~7\);

-- Location: LCCOMB_X18_Y4_N30
\corr_long|gate6|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~16_combout\ = ((\corr_long|gate6|Add0~16_combout\ $ (\corr_long|gate6|Add1~16_combout\ $ (!\corr_long|gate6|Add2~15\)))) # (GND)
-- \corr_long|gate6|Add2~17\ = CARRY((\corr_long|gate6|Add0~16_combout\ & ((\corr_long|gate6|Add1~16_combout\) # (!\corr_long|gate6|Add2~15\))) # (!\corr_long|gate6|Add0~16_combout\ & (\corr_long|gate6|Add1~16_combout\ & !\corr_long|gate6|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~16_combout\,
	datab => \corr_long|gate6|Add1~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~15\,
	combout => \corr_long|gate6|Add2~16_combout\,
	cout => \corr_long|gate6|Add2~17\);

-- Location: LCCOMB_X18_Y3_N0
\corr_long|gate6|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~18_combout\ = (\corr_long|gate6|Add1~18_combout\ & ((\corr_long|gate6|Add0~18_combout\ & (\corr_long|gate6|Add2~17\ & VCC)) # (!\corr_long|gate6|Add0~18_combout\ & (!\corr_long|gate6|Add2~17\)))) # (!\corr_long|gate6|Add1~18_combout\ 
-- & ((\corr_long|gate6|Add0~18_combout\ & (!\corr_long|gate6|Add2~17\)) # (!\corr_long|gate6|Add0~18_combout\ & ((\corr_long|gate6|Add2~17\) # (GND)))))
-- \corr_long|gate6|Add2~19\ = CARRY((\corr_long|gate6|Add1~18_combout\ & (!\corr_long|gate6|Add0~18_combout\ & !\corr_long|gate6|Add2~17\)) # (!\corr_long|gate6|Add1~18_combout\ & ((!\corr_long|gate6|Add2~17\) # (!\corr_long|gate6|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~18_combout\,
	datab => \corr_long|gate6|Add0~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~17\,
	combout => \corr_long|gate6|Add2~18_combout\,
	cout => \corr_long|gate6|Add2~19\);

-- Location: LCCOMB_X18_Y3_N2
\corr_long|gate6|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~20_combout\ = ((\corr_long|gate6|Add1~20_combout\ $ (\corr_long|gate6|Add0~20_combout\ $ (!\corr_long|gate6|Add2~19\)))) # (GND)
-- \corr_long|gate6|Add2~21\ = CARRY((\corr_long|gate6|Add1~20_combout\ & ((\corr_long|gate6|Add0~20_combout\) # (!\corr_long|gate6|Add2~19\))) # (!\corr_long|gate6|Add1~20_combout\ & (\corr_long|gate6|Add0~20_combout\ & !\corr_long|gate6|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~20_combout\,
	datab => \corr_long|gate6|Add0~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~19\,
	combout => \corr_long|gate6|Add2~20_combout\,
	cout => \corr_long|gate6|Add2~21\);

-- Location: DSPOUT_X16_Y3_N2
\corr_long|gate6|Mult5|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y3_N3
\corr_long|gate6|Mult4|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y4_N18
\corr_long|gate6|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~2_combout\ = (\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate6|Add3~1\ & VCC)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate6|Add3~1\)))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add3~1\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate6|Add3~1\) # (GND)))))
-- \corr_long|gate6|Add3~3\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate6|Add3~1\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate6|Add3~1\) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~1\,
	combout => \corr_long|gate6|Add3~2_combout\,
	cout => \corr_long|gate6|Add3~3\);

-- Location: LCCOMB_X15_Y4_N20
\corr_long|gate6|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~4_combout\ = ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate6|Add3~3\)))) # (GND)
-- \corr_long|gate6|Add3~5\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate6|Add3~3\))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate6|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~3\,
	combout => \corr_long|gate6|Add3~4_combout\,
	cout => \corr_long|gate6|Add3~5\);

-- Location: LCCOMB_X15_Y4_N24
\corr_long|gate6|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~8_combout\ = ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate6|Add3~7\)))) # (GND)
-- \corr_long|gate6|Add3~9\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate6|Add3~7\))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate6|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~7\,
	combout => \corr_long|gate6|Add3~8_combout\,
	cout => \corr_long|gate6|Add3~9\);

-- Location: LCCOMB_X15_Y4_N26
\corr_long|gate6|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~10_combout\ = (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add3~9\ & VCC)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate6|Add3~9\)))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add3~9\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add3~9\) # (GND)))))
-- \corr_long|gate6|Add3~11\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add3~9\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate6|Add3~9\) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~9\,
	combout => \corr_long|gate6|Add3~10_combout\,
	cout => \corr_long|gate6|Add3~11\);

-- Location: LCCOMB_X15_Y4_N28
\corr_long|gate6|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~12_combout\ = ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate6|Add3~11\)))) # (GND)
-- \corr_long|gate6|Add3~13\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate6|Add3~11\))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate6|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~11\,
	combout => \corr_long|gate6|Add3~12_combout\,
	cout => \corr_long|gate6|Add3~13\);

-- Location: LCCOMB_X15_Y4_N30
\corr_long|gate6|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~14_combout\ = (\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate6|Add3~13\ & VCC)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate6|Add3~13\)))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add3~13\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate6|Add3~13\) # (GND)))))
-- \corr_long|gate6|Add3~15\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate6|Add3~13\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add3~13\) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~13\,
	combout => \corr_long|gate6|Add3~14_combout\,
	cout => \corr_long|gate6|Add3~15\);

-- Location: LCCOMB_X15_Y3_N6
\corr_long|gate6|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~22_combout\ = (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add3~21\ & VCC)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate6|Add3~21\)))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add3~21\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate6|Add3~21\) # (GND)))))
-- \corr_long|gate6|Add3~23\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add3~21\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate6|Add3~21\) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~21\,
	combout => \corr_long|gate6|Add3~22_combout\,
	cout => \corr_long|gate6|Add3~23\);

-- Location: LCCOMB_X19_Y4_N20
\corr_long|gate6|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~6_combout\ = (\corr_long|gate6|Add2~6_combout\ & ((\corr_long|gate6|Add3~6_combout\ & (\corr_long|gate6|Add4~5\ & VCC)) # (!\corr_long|gate6|Add3~6_combout\ & (!\corr_long|gate6|Add4~5\)))) # (!\corr_long|gate6|Add2~6_combout\ & 
-- ((\corr_long|gate6|Add3~6_combout\ & (!\corr_long|gate6|Add4~5\)) # (!\corr_long|gate6|Add3~6_combout\ & ((\corr_long|gate6|Add4~5\) # (GND)))))
-- \corr_long|gate6|Add4~7\ = CARRY((\corr_long|gate6|Add2~6_combout\ & (!\corr_long|gate6|Add3~6_combout\ & !\corr_long|gate6|Add4~5\)) # (!\corr_long|gate6|Add2~6_combout\ & ((!\corr_long|gate6|Add4~5\) # (!\corr_long|gate6|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~6_combout\,
	datab => \corr_long|gate6|Add3~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~5\,
	combout => \corr_long|gate6|Add4~6_combout\,
	cout => \corr_long|gate6|Add4~7\);

-- Location: LCCOMB_X19_Y4_N22
\corr_long|gate6|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~8_combout\ = ((\corr_long|gate6|Add3~8_combout\ $ (\corr_long|gate6|Add2~8_combout\ $ (!\corr_long|gate6|Add4~7\)))) # (GND)
-- \corr_long|gate6|Add4~9\ = CARRY((\corr_long|gate6|Add3~8_combout\ & ((\corr_long|gate6|Add2~8_combout\) # (!\corr_long|gate6|Add4~7\))) # (!\corr_long|gate6|Add3~8_combout\ & (\corr_long|gate6|Add2~8_combout\ & !\corr_long|gate6|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~8_combout\,
	datab => \corr_long|gate6|Add2~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~7\,
	combout => \corr_long|gate6|Add4~8_combout\,
	cout => \corr_long|gate6|Add4~9\);

-- Location: LCCOMB_X19_Y4_N28
\corr_long|gate6|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~14_combout\ = (\corr_long|gate6|Add3~14_combout\ & ((\corr_long|gate6|Add2~14_combout\ & (\corr_long|gate6|Add4~13\ & VCC)) # (!\corr_long|gate6|Add2~14_combout\ & (!\corr_long|gate6|Add4~13\)))) # (!\corr_long|gate6|Add3~14_combout\ 
-- & ((\corr_long|gate6|Add2~14_combout\ & (!\corr_long|gate6|Add4~13\)) # (!\corr_long|gate6|Add2~14_combout\ & ((\corr_long|gate6|Add4~13\) # (GND)))))
-- \corr_long|gate6|Add4~15\ = CARRY((\corr_long|gate6|Add3~14_combout\ & (!\corr_long|gate6|Add2~14_combout\ & !\corr_long|gate6|Add4~13\)) # (!\corr_long|gate6|Add3~14_combout\ & ((!\corr_long|gate6|Add4~13\) # (!\corr_long|gate6|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~14_combout\,
	datab => \corr_long|gate6|Add2~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~13\,
	combout => \corr_long|gate6|Add4~14_combout\,
	cout => \corr_long|gate6|Add4~15\);

-- Location: LCCOMB_X20_Y4_N14
\corr_long|gate6|output[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[0]~19_combout\ = (\corr_long|gate6|Add8~0_combout\ & (\corr_long|gate6|Add4~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add8~0_combout\ & (\corr_long|gate6|Add4~0_combout\ & VCC))
-- \corr_long|gate6|output[0]~20\ = CARRY((\corr_long|gate6|Add8~0_combout\ & \corr_long|gate6|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~0_combout\,
	datab => \corr_long|gate6|Add4~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|output[0]~19_combout\,
	cout => \corr_long|gate6|output[0]~20\);

-- Location: LCCOMB_X20_Y4_N20
\corr_long|gate6|output[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[3]~25_combout\ = (\corr_long|gate6|Add4~6_combout\ & ((\corr_long|gate6|Add8~6_combout\ & (\corr_long|gate6|output[2]~24\ & VCC)) # (!\corr_long|gate6|Add8~6_combout\ & (!\corr_long|gate6|output[2]~24\)))) # 
-- (!\corr_long|gate6|Add4~6_combout\ & ((\corr_long|gate6|Add8~6_combout\ & (!\corr_long|gate6|output[2]~24\)) # (!\corr_long|gate6|Add8~6_combout\ & ((\corr_long|gate6|output[2]~24\) # (GND)))))
-- \corr_long|gate6|output[3]~26\ = CARRY((\corr_long|gate6|Add4~6_combout\ & (!\corr_long|gate6|Add8~6_combout\ & !\corr_long|gate6|output[2]~24\)) # (!\corr_long|gate6|Add4~6_combout\ & ((!\corr_long|gate6|output[2]~24\) # 
-- (!\corr_long|gate6|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~6_combout\,
	datab => \corr_long|gate6|Add8~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[2]~24\,
	combout => \corr_long|gate6|output[3]~25_combout\,
	cout => \corr_long|gate6|output[3]~26\);

-- Location: LCCOMB_X20_Y4_N22
\corr_long|gate6|output[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[4]~27_combout\ = ((\corr_long|gate6|Add4~8_combout\ $ (\corr_long|gate6|Add8~8_combout\ $ (!\corr_long|gate6|output[3]~26\)))) # (GND)
-- \corr_long|gate6|output[4]~28\ = CARRY((\corr_long|gate6|Add4~8_combout\ & ((\corr_long|gate6|Add8~8_combout\) # (!\corr_long|gate6|output[3]~26\))) # (!\corr_long|gate6|Add4~8_combout\ & (\corr_long|gate6|Add8~8_combout\ & 
-- !\corr_long|gate6|output[3]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~8_combout\,
	datab => \corr_long|gate6|Add8~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[3]~26\,
	combout => \corr_long|gate6|output[4]~27_combout\,
	cout => \corr_long|gate6|output[4]~28\);

-- Location: LCCOMB_X20_Y4_N24
\corr_long|gate6|output[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[5]~29_combout\ = (\corr_long|gate6|Add8~10_combout\ & ((\corr_long|gate6|Add4~10_combout\ & (\corr_long|gate6|output[4]~28\ & VCC)) # (!\corr_long|gate6|Add4~10_combout\ & (!\corr_long|gate6|output[4]~28\)))) # 
-- (!\corr_long|gate6|Add8~10_combout\ & ((\corr_long|gate6|Add4~10_combout\ & (!\corr_long|gate6|output[4]~28\)) # (!\corr_long|gate6|Add4~10_combout\ & ((\corr_long|gate6|output[4]~28\) # (GND)))))
-- \corr_long|gate6|output[5]~30\ = CARRY((\corr_long|gate6|Add8~10_combout\ & (!\corr_long|gate6|Add4~10_combout\ & !\corr_long|gate6|output[4]~28\)) # (!\corr_long|gate6|Add8~10_combout\ & ((!\corr_long|gate6|output[4]~28\) # 
-- (!\corr_long|gate6|Add4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~10_combout\,
	datab => \corr_long|gate6|Add4~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[4]~28\,
	combout => \corr_long|gate6|output[5]~29_combout\,
	cout => \corr_long|gate6|output[5]~30\);

-- Location: LCCOMB_X20_Y3_N2
\corr_long|gate6|output[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]~39_combout\ = ((\corr_long|gate6|Add8~20_combout\ $ (\corr_long|gate6|Add4~20_combout\ $ (!\corr_long|gate6|output[9]~38\)))) # (GND)
-- \corr_long|gate6|output[10]~40\ = CARRY((\corr_long|gate6|Add8~20_combout\ & ((\corr_long|gate6|Add4~20_combout\) # (!\corr_long|gate6|output[9]~38\))) # (!\corr_long|gate6|Add8~20_combout\ & (\corr_long|gate6|Add4~20_combout\ & 
-- !\corr_long|gate6|output[9]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~20_combout\,
	datab => \corr_long|gate6|Add4~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[9]~38\,
	combout => \corr_long|gate6|output[10]~39_combout\,
	cout => \corr_long|gate6|output[10]~40\);

-- Location: LCFF_X26_Y4_N11
\ADC_Manager1|ram_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[21]~71_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(21));

-- Location: LCFF_X26_Y4_N13
\ADC_Manager1|ram_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[22]~73_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(22));

-- Location: LCFF_X26_Y4_N17
\ADC_Manager1|ram_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[24]~77_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(24));

-- Location: LCFF_X26_Y4_N21
\ADC_Manager1|ram_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[26]~81_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(26));

-- Location: LCFF_X25_Y1_N11
\corr_long|f_output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[15]~51_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(15));

-- Location: LCFF_X25_Y1_N7
\corr_long|f_output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[13]~47_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(13));

-- Location: LCCOMB_X4_Y4_N10
\ADC_Manager1|counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[5]~42_combout\ = (\ADC_Manager1|counter\(5) & (!\ADC_Manager1|counter[4]~41\)) # (!\ADC_Manager1|counter\(5) & ((\ADC_Manager1|counter[4]~41\) # (GND)))
-- \ADC_Manager1|counter[5]~43\ = CARRY((!\ADC_Manager1|counter[4]~41\) # (!\ADC_Manager1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|counter[4]~41\,
	combout => \ADC_Manager1|counter[5]~42_combout\,
	cout => \ADC_Manager1|counter[5]~43\);

-- Location: LCCOMB_X4_Y4_N12
\ADC_Manager1|counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[6]~44_combout\ = (\ADC_Manager1|counter\(6) & (\ADC_Manager1|counter[5]~43\ $ (GND))) # (!\ADC_Manager1|counter\(6) & (!\ADC_Manager1|counter[5]~43\ & VCC))
-- \ADC_Manager1|counter[6]~45\ = CARRY((\ADC_Manager1|counter\(6) & !\ADC_Manager1|counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|counter[5]~43\,
	combout => \ADC_Manager1|counter[6]~44_combout\,
	cout => \ADC_Manager1|counter[6]~45\);

-- Location: LCCOMB_X4_Y4_N16
\ADC_Manager1|counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[8]~48_combout\ = (\ADC_Manager1|counter\(8) & (\ADC_Manager1|counter[7]~47\ $ (GND))) # (!\ADC_Manager1|counter\(8) & (!\ADC_Manager1|counter[7]~47\ & VCC))
-- \ADC_Manager1|counter[8]~49\ = CARRY((\ADC_Manager1|counter\(8) & !\ADC_Manager1|counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|counter[7]~47\,
	combout => \ADC_Manager1|counter[8]~48_combout\,
	cout => \ADC_Manager1|counter[8]~49\);

-- Location: LCCOMB_X4_Y3_N6
\ADC_Manager1|counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[19]~70_combout\ = (\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter[18]~69\)) # (!\ADC_Manager1|counter\(19) & ((\ADC_Manager1|counter[18]~69\) # (GND)))
-- \ADC_Manager1|counter[19]~71\ = CARRY((!\ADC_Manager1|counter[18]~69\) # (!\ADC_Manager1|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|counter[18]~69\,
	combout => \ADC_Manager1|counter[19]~70_combout\,
	cout => \ADC_Manager1|counter[19]~71\);

-- Location: LCCOMB_X4_Y3_N10
\ADC_Manager1|counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[21]~74_combout\ = (\ADC_Manager1|counter\(21) & (!\ADC_Manager1|counter[20]~73\)) # (!\ADC_Manager1|counter\(21) & ((\ADC_Manager1|counter[20]~73\) # (GND)))
-- \ADC_Manager1|counter[21]~75\ = CARRY((!\ADC_Manager1|counter[20]~73\) # (!\ADC_Manager1|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|counter[20]~73\,
	combout => \ADC_Manager1|counter[21]~74_combout\,
	cout => \ADC_Manager1|counter[21]~75\);

-- Location: LCCOMB_X4_Y3_N12
\ADC_Manager1|counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[22]~76_combout\ = (\ADC_Manager1|counter\(22) & (\ADC_Manager1|counter[21]~75\ $ (GND))) # (!\ADC_Manager1|counter\(22) & (!\ADC_Manager1|counter[21]~75\ & VCC))
-- \ADC_Manager1|counter[22]~77\ = CARRY((\ADC_Manager1|counter\(22) & !\ADC_Manager1|counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|counter[21]~75\,
	combout => \ADC_Manager1|counter[22]~76_combout\,
	cout => \ADC_Manager1|counter[22]~77\);

-- Location: LCCOMB_X2_Y13_N2
\ADC_Manager1|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~2_combout\ = (\ADC_Manager1|data_counts\(1) & (!\ADC_Manager1|Add4~1\)) # (!\ADC_Manager1|data_counts\(1) & ((\ADC_Manager1|Add4~1\) # (GND)))
-- \ADC_Manager1|Add4~3\ = CARRY((!\ADC_Manager1|Add4~1\) # (!\ADC_Manager1|data_counts\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(1),
	datad => VCC,
	cin => \ADC_Manager1|Add4~1\,
	combout => \ADC_Manager1|Add4~2_combout\,
	cout => \ADC_Manager1|Add4~3\);

-- Location: LCCOMB_X2_Y13_N6
\ADC_Manager1|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~6_combout\ = (\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|Add4~5\)) # (!\ADC_Manager1|data_counts\(3) & ((\ADC_Manager1|Add4~5\) # (GND)))
-- \ADC_Manager1|Add4~7\ = CARRY((!\ADC_Manager1|Add4~5\) # (!\ADC_Manager1|data_counts\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(3),
	datad => VCC,
	cin => \ADC_Manager1|Add4~5\,
	combout => \ADC_Manager1|Add4~6_combout\,
	cout => \ADC_Manager1|Add4~7\);

-- Location: LCCOMB_X2_Y13_N24
\ADC_Manager1|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~24_combout\ = (\ADC_Manager1|data_counts\(12) & (\ADC_Manager1|Add4~23\ $ (GND))) # (!\ADC_Manager1|data_counts\(12) & (!\ADC_Manager1|Add4~23\ & VCC))
-- \ADC_Manager1|Add4~25\ = CARRY((\ADC_Manager1|data_counts\(12) & !\ADC_Manager1|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(12),
	datad => VCC,
	cin => \ADC_Manager1|Add4~23\,
	combout => \ADC_Manager1|Add4~24_combout\,
	cout => \ADC_Manager1|Add4~25\);

-- Location: LCCOMB_X2_Y12_N6
\ADC_Manager1|Add4~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~38_combout\ = (\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|Add4~37\)) # (!\ADC_Manager1|data_counts\(19) & ((\ADC_Manager1|Add4~37\) # (GND)))
-- \ADC_Manager1|Add4~39\ = CARRY((!\ADC_Manager1|Add4~37\) # (!\ADC_Manager1|data_counts\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(19),
	datad => VCC,
	cin => \ADC_Manager1|Add4~37\,
	combout => \ADC_Manager1|Add4~38_combout\,
	cout => \ADC_Manager1|Add4~39\);

-- Location: LCCOMB_X2_Y12_N12
\ADC_Manager1|Add4~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~44_combout\ = (\ADC_Manager1|data_counts\(22) & (\ADC_Manager1|Add4~43\ $ (GND))) # (!\ADC_Manager1|data_counts\(22) & (!\ADC_Manager1|Add4~43\ & VCC))
-- \ADC_Manager1|Add4~45\ = CARRY((\ADC_Manager1|data_counts\(22) & !\ADC_Manager1|Add4~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datad => VCC,
	cin => \ADC_Manager1|Add4~43\,
	combout => \ADC_Manager1|Add4~44_combout\,
	cout => \ADC_Manager1|Add4~45\);

-- Location: LCCOMB_X2_Y12_N16
\ADC_Manager1|Add4~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~48_combout\ = (\ADC_Manager1|data_counts\(24) & (\ADC_Manager1|Add4~47\ $ (GND))) # (!\ADC_Manager1|data_counts\(24) & (!\ADC_Manager1|Add4~47\ & VCC))
-- \ADC_Manager1|Add4~49\ = CARRY((\ADC_Manager1|data_counts\(24) & !\ADC_Manager1|Add4~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(24),
	datad => VCC,
	cin => \ADC_Manager1|Add4~47\,
	combout => \ADC_Manager1|Add4~48_combout\,
	cout => \ADC_Manager1|Add4~49\);

-- Location: LCCOMB_X2_Y12_N20
\ADC_Manager1|Add4~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~52_combout\ = (\ADC_Manager1|data_counts\(26) & (\ADC_Manager1|Add4~51\ $ (GND))) # (!\ADC_Manager1|data_counts\(26) & (!\ADC_Manager1|Add4~51\ & VCC))
-- \ADC_Manager1|Add4~53\ = CARRY((\ADC_Manager1|data_counts\(26) & !\ADC_Manager1|Add4~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(26),
	datad => VCC,
	cin => \ADC_Manager1|Add4~51\,
	combout => \ADC_Manager1|Add4~52_combout\,
	cout => \ADC_Manager1|Add4~53\);

-- Location: LCFF_X22_Y1_N13
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X22_Y1_N11
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X3_Y6_N2
\UART_Controller_1|uart_clk_divider|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~2_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(1) & (!\UART_Controller_1|uart_clk_divider|Add1~1\)) # (!\UART_Controller_1|uart_clk_divider|counter\(1) & ((\UART_Controller_1|uart_clk_divider|Add1~1\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~3\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~1\) # (!\UART_Controller_1|uart_clk_divider|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~1\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~3\);

-- Location: LCCOMB_X3_Y6_N6
\UART_Controller_1|uart_clk_divider|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~6_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(3) & (!\UART_Controller_1|uart_clk_divider|Add1~5\)) # (!\UART_Controller_1|uart_clk_divider|counter\(3) & ((\UART_Controller_1|uart_clk_divider|Add1~5\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~7\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~5\) # (!\UART_Controller_1|uart_clk_divider|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(3),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~5\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~7\);

-- Location: LCCOMB_X3_Y6_N8
\UART_Controller_1|uart_clk_divider|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~8_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(4) & (\UART_Controller_1|uart_clk_divider|Add1~7\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(4) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~7\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~9\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(4) & !\UART_Controller_1|uart_clk_divider|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(4),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~7\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~9\);

-- Location: LCCOMB_X3_Y6_N10
\UART_Controller_1|uart_clk_divider|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~10_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(5) & (!\UART_Controller_1|uart_clk_divider|Add1~9\)) # (!\UART_Controller_1|uart_clk_divider|counter\(5) & ((\UART_Controller_1|uart_clk_divider|Add1~9\) 
-- # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~11\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~9\) # (!\UART_Controller_1|uart_clk_divider|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(5),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~9\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~11\);

-- Location: LCCOMB_X3_Y6_N14
\UART_Controller_1|uart_clk_divider|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~14_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(7) & (!\UART_Controller_1|uart_clk_divider|Add1~13\)) # (!\UART_Controller_1|uart_clk_divider|counter\(7) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~13\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~15\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~13\) # (!\UART_Controller_1|uart_clk_divider|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~13\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~15\);

-- Location: LCCOMB_X3_Y6_N16
\UART_Controller_1|uart_clk_divider|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~16_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(8) & (\UART_Controller_1|uart_clk_divider|Add1~15\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(8) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~15\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~17\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(8) & !\UART_Controller_1|uart_clk_divider|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(8),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~15\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~17\);

-- Location: LCCOMB_X3_Y6_N24
\UART_Controller_1|uart_clk_divider|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~24_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(12) & (\UART_Controller_1|uart_clk_divider|Add1~23\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(12) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~23\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~25\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(12) & !\UART_Controller_1|uart_clk_divider|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(12),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~23\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~25\);

-- Location: LCCOMB_X26_Y4_N10
\ADC_Manager1|ram_counter[21]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[21]~71_combout\ = (\ADC_Manager1|ram_counter\(21) & (\ADC_Manager1|ram_counter[20]~70\ $ (GND))) # (!\ADC_Manager1|ram_counter\(21) & (!\ADC_Manager1|ram_counter[20]~70\ & VCC))
-- \ADC_Manager1|ram_counter[21]~72\ = CARRY((\ADC_Manager1|ram_counter\(21) & !\ADC_Manager1|ram_counter[20]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[20]~70\,
	combout => \ADC_Manager1|ram_counter[21]~71_combout\,
	cout => \ADC_Manager1|ram_counter[21]~72\);

-- Location: LCCOMB_X26_Y4_N12
\ADC_Manager1|ram_counter[22]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[22]~73_combout\ = (\ADC_Manager1|ram_counter\(22) & (!\ADC_Manager1|ram_counter[21]~72\)) # (!\ADC_Manager1|ram_counter\(22) & ((\ADC_Manager1|ram_counter[21]~72\) # (GND)))
-- \ADC_Manager1|ram_counter[22]~74\ = CARRY((!\ADC_Manager1|ram_counter[21]~72\) # (!\ADC_Manager1|ram_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[21]~72\,
	combout => \ADC_Manager1|ram_counter[22]~73_combout\,
	cout => \ADC_Manager1|ram_counter[22]~74\);

-- Location: LCCOMB_X26_Y4_N16
\ADC_Manager1|ram_counter[24]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[24]~77_combout\ = (\ADC_Manager1|ram_counter\(24) & (!\ADC_Manager1|ram_counter[23]~76\)) # (!\ADC_Manager1|ram_counter\(24) & ((\ADC_Manager1|ram_counter[23]~76\) # (GND)))
-- \ADC_Manager1|ram_counter[24]~78\ = CARRY((!\ADC_Manager1|ram_counter[23]~76\) # (!\ADC_Manager1|ram_counter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[23]~76\,
	combout => \ADC_Manager1|ram_counter[24]~77_combout\,
	cout => \ADC_Manager1|ram_counter[24]~78\);

-- Location: LCCOMB_X26_Y4_N20
\ADC_Manager1|ram_counter[26]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[26]~81_combout\ = (\ADC_Manager1|ram_counter\(26) & (!\ADC_Manager1|ram_counter[25]~80\)) # (!\ADC_Manager1|ram_counter\(26) & ((\ADC_Manager1|ram_counter[25]~80\) # (GND)))
-- \ADC_Manager1|ram_counter[26]~82\ = CARRY((!\ADC_Manager1|ram_counter[25]~80\) # (!\ADC_Manager1|ram_counter\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[25]~80\,
	combout => \ADC_Manager1|ram_counter[26]~81_combout\,
	cout => \ADC_Manager1|ram_counter[26]~82\);

-- Location: LCFF_X27_Y1_N17
\corr_long|output_56[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[18]~56_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(18));

-- Location: LCFF_X21_Y6_N17
\corr_long|gate5|output[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(17));

-- Location: LCFF_X21_Y6_N15
\corr_long|gate5|output[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[16]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(16));

-- Location: LCFF_X21_Y6_N11
\corr_long|gate5|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(14));

-- Location: LCFF_X27_Y1_N7
\corr_long|output_56[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[13]~46_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(13));

-- Location: LCFF_X27_Y1_N5
\corr_long|output_56[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[12]~44_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(12));

-- Location: LCCOMB_X26_Y1_N4
\corr_long|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~24_combout\ = ((\corr_long|output_56\(12) $ (\corr_long|gate5|output\(12) $ (!\corr_long|Add0~23\)))) # (GND)
-- \corr_long|Add0~25\ = CARRY((\corr_long|output_56\(12) & ((\corr_long|gate5|output\(12)) # (!\corr_long|Add0~23\))) # (!\corr_long|output_56\(12) & (\corr_long|gate5|output\(12) & !\corr_long|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(12),
	datab => \corr_long|gate5|output\(12),
	datad => VCC,
	cin => \corr_long|Add0~23\,
	combout => \corr_long|Add0~24_combout\,
	cout => \corr_long|Add0~25\);

-- Location: LCCOMB_X26_Y1_N6
\corr_long|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~26_combout\ = (\corr_long|output_56\(13) & ((\corr_long|gate5|output\(13) & (\corr_long|Add0~25\ & VCC)) # (!\corr_long|gate5|output\(13) & (!\corr_long|Add0~25\)))) # (!\corr_long|output_56\(13) & ((\corr_long|gate5|output\(13) & 
-- (!\corr_long|Add0~25\)) # (!\corr_long|gate5|output\(13) & ((\corr_long|Add0~25\) # (GND)))))
-- \corr_long|Add0~27\ = CARRY((\corr_long|output_56\(13) & (!\corr_long|gate5|output\(13) & !\corr_long|Add0~25\)) # (!\corr_long|output_56\(13) & ((!\corr_long|Add0~25\) # (!\corr_long|gate5|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(13),
	datab => \corr_long|gate5|output\(13),
	datad => VCC,
	cin => \corr_long|Add0~25\,
	combout => \corr_long|Add0~26_combout\,
	cout => \corr_long|Add0~27\);

-- Location: LCCOMB_X26_Y1_N14
\corr_long|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~34_combout\ = (\corr_long|gate5|output\(17) & ((\corr_long|output_56\(17) & (\corr_long|Add0~33\ & VCC)) # (!\corr_long|output_56\(17) & (!\corr_long|Add0~33\)))) # (!\corr_long|gate5|output\(17) & ((\corr_long|output_56\(17) & 
-- (!\corr_long|Add0~33\)) # (!\corr_long|output_56\(17) & ((\corr_long|Add0~33\) # (GND)))))
-- \corr_long|Add0~35\ = CARRY((\corr_long|gate5|output\(17) & (!\corr_long|output_56\(17) & !\corr_long|Add0~33\)) # (!\corr_long|gate5|output\(17) & ((!\corr_long|Add0~33\) # (!\corr_long|output_56\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(17),
	datab => \corr_long|output_56\(17),
	datad => VCC,
	cin => \corr_long|Add0~33\,
	combout => \corr_long|Add0~34_combout\,
	cout => \corr_long|Add0~35\);

-- Location: LCCOMB_X26_Y1_N16
\corr_long|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~36_combout\ = ((\corr_long|output_56\(18) $ (\corr_long|gate5|output\(18) $ (!\corr_long|Add0~35\)))) # (GND)
-- \corr_long|Add0~37\ = CARRY((\corr_long|output_56\(18) & ((\corr_long|gate5|output\(18)) # (!\corr_long|Add0~35\))) # (!\corr_long|output_56\(18) & (\corr_long|gate5|output\(18) & !\corr_long|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(18),
	datab => \corr_long|gate5|output\(18),
	datad => VCC,
	cin => \corr_long|Add0~35\,
	combout => \corr_long|Add0~36_combout\,
	cout => \corr_long|Add0~37\);

-- Location: LCFF_X20_Y3_N13
\corr_long|gate6|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[15]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(15));

-- Location: LCCOMB_X25_Y1_N6
\corr_long|f_output[13]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[13]~47_combout\ = (\corr_long|Add0~26_combout\ & ((\corr_long|gate6|output\(13) & (\corr_long|f_output[12]~46\ & VCC)) # (!\corr_long|gate6|output\(13) & (!\corr_long|f_output[12]~46\)))) # (!\corr_long|Add0~26_combout\ & 
-- ((\corr_long|gate6|output\(13) & (!\corr_long|f_output[12]~46\)) # (!\corr_long|gate6|output\(13) & ((\corr_long|f_output[12]~46\) # (GND)))))
-- \corr_long|f_output[13]~48\ = CARRY((\corr_long|Add0~26_combout\ & (!\corr_long|gate6|output\(13) & !\corr_long|f_output[12]~46\)) # (!\corr_long|Add0~26_combout\ & ((!\corr_long|f_output[12]~46\) # (!\corr_long|gate6|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~26_combout\,
	datab => \corr_long|gate6|output\(13),
	datad => VCC,
	cin => \corr_long|f_output[12]~46\,
	combout => \corr_long|f_output[13]~47_combout\,
	cout => \corr_long|f_output[13]~48\);

-- Location: LCCOMB_X25_Y1_N10
\corr_long|f_output[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[15]~51_combout\ = (\corr_long|gate6|output\(15) & ((\corr_long|Add0~30_combout\ & (\corr_long|f_output[14]~50\ & VCC)) # (!\corr_long|Add0~30_combout\ & (!\corr_long|f_output[14]~50\)))) # (!\corr_long|gate6|output\(15) & 
-- ((\corr_long|Add0~30_combout\ & (!\corr_long|f_output[14]~50\)) # (!\corr_long|Add0~30_combout\ & ((\corr_long|f_output[14]~50\) # (GND)))))
-- \corr_long|f_output[15]~52\ = CARRY((\corr_long|gate6|output\(15) & (!\corr_long|Add0~30_combout\ & !\corr_long|f_output[14]~50\)) # (!\corr_long|gate6|output\(15) & ((!\corr_long|f_output[14]~50\) # (!\corr_long|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(15),
	datab => \corr_long|Add0~30_combout\,
	datad => VCC,
	cin => \corr_long|f_output[14]~50\,
	combout => \corr_long|f_output[15]~51_combout\,
	cout => \corr_long|f_output[15]~52\);

-- Location: LCCOMB_X22_Y1_N8
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # (GND))))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X22_Y1_N10
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & VCC)))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X22_Y1_N12
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\);

-- Location: M4K_X11_Y12
\ram1|altsyncram_component|auto_generated|ram_block1a80\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y7
\ram1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y5
\ram1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y2
\ram1|altsyncram_component|auto_generated|ram_block1a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y3
\ram2|altsyncram_component|auto_generated|ram_block1a96\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 96,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 96,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: M4K_X23_Y8
\ram2|altsyncram_component|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 40,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 40,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M4K_X23_Y4
\ram2|altsyncram_component|auto_generated|ram_block1a58\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 58,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 58,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y1_N4
\corr_long|output_56[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[12]~44_combout\ = ((\corr_long|gate5|output\(12) $ (\corr_long|gate6|output\(12) $ (!\corr_long|output_56[11]~43\)))) # (GND)
-- \corr_long|output_56[12]~45\ = CARRY((\corr_long|gate5|output\(12) & ((\corr_long|gate6|output\(12)) # (!\corr_long|output_56[11]~43\))) # (!\corr_long|gate5|output\(12) & (\corr_long|gate6|output\(12) & !\corr_long|output_56[11]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(12),
	datab => \corr_long|gate6|output\(12),
	datad => VCC,
	cin => \corr_long|output_56[11]~43\,
	combout => \corr_long|output_56[12]~44_combout\,
	cout => \corr_long|output_56[12]~45\);

-- Location: LCCOMB_X27_Y1_N6
\corr_long|output_56[13]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[13]~46_combout\ = (\corr_long|gate6|output\(13) & ((\corr_long|gate5|output\(13) & (\corr_long|output_56[12]~45\ & VCC)) # (!\corr_long|gate5|output\(13) & (!\corr_long|output_56[12]~45\)))) # (!\corr_long|gate6|output\(13) & 
-- ((\corr_long|gate5|output\(13) & (!\corr_long|output_56[12]~45\)) # (!\corr_long|gate5|output\(13) & ((\corr_long|output_56[12]~45\) # (GND)))))
-- \corr_long|output_56[13]~47\ = CARRY((\corr_long|gate6|output\(13) & (!\corr_long|gate5|output\(13) & !\corr_long|output_56[12]~45\)) # (!\corr_long|gate6|output\(13) & ((!\corr_long|output_56[12]~45\) # (!\corr_long|gate5|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(13),
	datab => \corr_long|gate5|output\(13),
	datad => VCC,
	cin => \corr_long|output_56[12]~45\,
	combout => \corr_long|output_56[13]~46_combout\,
	cout => \corr_long|output_56[13]~47\);

-- Location: LCCOMB_X27_Y1_N16
\corr_long|output_56[18]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[18]~56_combout\ = ((\corr_long|gate6|output\(18) $ (\corr_long|gate5|output\(18) $ (!\corr_long|output_56[17]~55\)))) # (GND)
-- \corr_long|output_56[18]~57\ = CARRY((\corr_long|gate6|output\(18) & ((\corr_long|gate5|output\(18)) # (!\corr_long|output_56[17]~55\))) # (!\corr_long|gate6|output\(18) & (\corr_long|gate5|output\(18) & !\corr_long|output_56[17]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(18),
	datab => \corr_long|gate5|output\(18),
	datad => VCC,
	cin => \corr_long|output_56[17]~55\,
	combout => \corr_long|output_56[18]~56_combout\,
	cout => \corr_long|output_56[18]~57\);

-- Location: LCCOMB_X20_Y10_N8
\corr_long|gate5|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~24_combout\ = ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate5|Add7~23\)))) # (GND)
-- \corr_long|gate5|Add7~25\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate5|Add7~23\))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate5|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~23\,
	combout => \corr_long|gate5|Add7~24_combout\,
	cout => \corr_long|gate5|Add7~25\);

-- Location: LCCOMB_X20_Y10_N12
\corr_long|gate5|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~28_combout\ = ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate5|Add7~27\)))) # (GND)
-- \corr_long|gate5|Add7~29\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate5|Add7~27\))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate5|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~27\,
	combout => \corr_long|gate5|Add7~28_combout\,
	cout => \corr_long|gate5|Add7~29\);

-- Location: LCCOMB_X20_Y10_N14
\corr_long|gate5|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~30_combout\ = (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate5|Add7~29\ & VCC)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate5|Add7~29\)))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add7~29\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate5|Add7~29\) # (GND)))))
-- \corr_long|gate5|Add7~31\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate5|Add7~29\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate5|Add7~29\) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~29\,
	combout => \corr_long|gate5|Add7~30_combout\,
	cout => \corr_long|gate5|Add7~31\);

-- Location: LCCOMB_X17_Y10_N10
\corr_long|gate5|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~26_combout\ = (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate5|Add5~25\ & VCC)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate5|Add5~25\)))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add5~25\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate5|Add5~25\) # (GND)))))
-- \corr_long|gate5|Add5~27\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate5|Add5~25\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate5|Add5~25\) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~25\,
	combout => \corr_long|gate5|Add5~26_combout\,
	cout => \corr_long|gate5|Add5~27\);

-- Location: LCCOMB_X17_Y10_N14
\corr_long|gate5|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~30_combout\ = (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate5|Add5~29\ & VCC)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate5|Add5~29\)))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add5~29\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate5|Add5~29\) # (GND)))))
-- \corr_long|gate5|Add5~31\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate5|Add5~29\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate5|Add5~29\) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~29\,
	combout => \corr_long|gate5|Add5~30_combout\,
	cout => \corr_long|gate5|Add5~31\);

-- Location: LCCOMB_X17_Y10_N16
\corr_long|gate5|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~32_combout\ = !\corr_long|gate5|Add5~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add5~31\,
	combout => \corr_long|gate5|Add5~32_combout\);

-- Location: LCCOMB_X21_Y10_N12
\corr_long|gate5|Add6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~30_combout\ = (\corr_long|gate5|Add7~30_combout\ & ((\corr_long|gate5|Add5~30_combout\ & (\corr_long|gate5|Add6~29\ & VCC)) # (!\corr_long|gate5|Add5~30_combout\ & (!\corr_long|gate5|Add6~29\)))) # (!\corr_long|gate5|Add7~30_combout\ 
-- & ((\corr_long|gate5|Add5~30_combout\ & (!\corr_long|gate5|Add6~29\)) # (!\corr_long|gate5|Add5~30_combout\ & ((\corr_long|gate5|Add6~29\) # (GND)))))
-- \corr_long|gate5|Add6~31\ = CARRY((\corr_long|gate5|Add7~30_combout\ & (!\corr_long|gate5|Add5~30_combout\ & !\corr_long|gate5|Add6~29\)) # (!\corr_long|gate5|Add7~30_combout\ & ((!\corr_long|gate5|Add6~29\) # (!\corr_long|gate5|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~30_combout\,
	datab => \corr_long|gate5|Add5~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~29\,
	combout => \corr_long|gate5|Add6~30_combout\,
	cout => \corr_long|gate5|Add6~31\);

-- Location: LCCOMB_X21_Y10_N14
\corr_long|gate5|Add6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~32_combout\ = ((\corr_long|gate5|Add5~32_combout\ $ (\corr_long|gate5|Add7~32_combout\ $ (!\corr_long|gate5|Add6~31\)))) # (GND)
-- \corr_long|gate5|Add6~33\ = CARRY((\corr_long|gate5|Add5~32_combout\ & ((\corr_long|gate5|Add7~32_combout\) # (!\corr_long|gate5|Add6~31\))) # (!\corr_long|gate5|Add5~32_combout\ & (\corr_long|gate5|Add7~32_combout\ & !\corr_long|gate5|Add6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~32_combout\,
	datab => \corr_long|gate5|Add7~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~31\,
	combout => \corr_long|gate5|Add6~32_combout\,
	cout => \corr_long|gate5|Add6~33\);

-- Location: LCCOMB_X21_Y8_N8
\corr_long|gate5|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~24_combout\ = ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate5|Add9~23\)))) # (GND)
-- \corr_long|gate5|Add9~25\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate5|Add9~23\))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate5|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~23\,
	combout => \corr_long|gate5|Add9~24_combout\,
	cout => \corr_long|gate5|Add9~25\);

-- Location: LCCOMB_X21_Y8_N10
\corr_long|gate5|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~26_combout\ = (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate5|Add9~25\ & VCC)) # 
-- (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add9~25\)))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add9~25\)) # 
-- (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Add9~25\) # (GND)))))
-- \corr_long|gate5|Add9~27\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate5|Add9~25\)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate5|Add9~25\) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~25\,
	combout => \corr_long|gate5|Add9~26_combout\,
	cout => \corr_long|gate5|Add9~27\);

-- Location: LCCOMB_X21_Y8_N12
\corr_long|gate5|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~28_combout\ = ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate5|Add9~27\)))) # (GND)
-- \corr_long|gate5|Add9~29\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate5|Add9~27\))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate5|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~27\,
	combout => \corr_long|gate5|Add9~28_combout\,
	cout => \corr_long|gate5|Add9~29\);

-- Location: LCCOMB_X22_Y6_N6
\corr_long|gate5|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~24_combout\ = ((\corr_long|gate5|Add9~24_combout\ $ (\corr_long|gate5|Add6~24_combout\ $ (!\corr_long|gate5|Add8~23\)))) # (GND)
-- \corr_long|gate5|Add8~25\ = CARRY((\corr_long|gate5|Add9~24_combout\ & ((\corr_long|gate5|Add6~24_combout\) # (!\corr_long|gate5|Add8~23\))) # (!\corr_long|gate5|Add9~24_combout\ & (\corr_long|gate5|Add6~24_combout\ & !\corr_long|gate5|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~24_combout\,
	datab => \corr_long|gate5|Add6~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~23\,
	combout => \corr_long|gate5|Add8~24_combout\,
	cout => \corr_long|gate5|Add8~25\);

-- Location: LCCOMB_X22_Y6_N16
\corr_long|gate5|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~34_combout\ = (\corr_long|gate5|Add6~34_combout\ & (!\corr_long|gate5|Add8~33\)) # (!\corr_long|gate5|Add6~34_combout\ & ((\corr_long|gate5|Add8~33\) # (GND)))
-- \corr_long|gate5|Add8~35\ = CARRY((!\corr_long|gate5|Add8~33\) # (!\corr_long|gate5|Add6~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|gate5|Add6~34_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~33\,
	combout => \corr_long|gate5|Add8~34_combout\,
	cout => \corr_long|gate5|Add8~35\);

-- Location: LCCOMB_X18_Y6_N8
\corr_long|gate5|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~24_combout\ = ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate5|Add0~23\)))) # (GND)
-- \corr_long|gate5|Add0~25\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate5|Add0~23\))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate5|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~23\,
	combout => \corr_long|gate5|Add0~24_combout\,
	cout => \corr_long|gate5|Add0~25\);

-- Location: LCCOMB_X18_Y6_N10
\corr_long|gate5|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~26_combout\ = (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate5|Add0~25\ & VCC)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate5|Add0~25\)))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add0~25\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate5|Add0~25\) # (GND)))))
-- \corr_long|gate5|Add0~27\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate5|Add0~25\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate5|Add0~25\) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~25\,
	combout => \corr_long|gate5|Add0~26_combout\,
	cout => \corr_long|gate5|Add0~27\);

-- Location: LCCOMB_X18_Y6_N12
\corr_long|gate5|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~28_combout\ = ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate5|Add0~27\)))) # (GND)
-- \corr_long|gate5|Add0~29\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate5|Add0~27\))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate5|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~27\,
	combout => \corr_long|gate5|Add0~28_combout\,
	cout => \corr_long|gate5|Add0~29\);

-- Location: LCCOMB_X18_Y6_N14
\corr_long|gate5|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~30_combout\ = (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate5|Add0~29\ & VCC)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate5|Add0~29\)))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add0~29\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate5|Add0~29\) # (GND)))))
-- \corr_long|gate5|Add0~31\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate5|Add0~29\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate5|Add0~29\) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~29\,
	combout => \corr_long|gate5|Add0~30_combout\,
	cout => \corr_long|gate5|Add0~31\);

-- Location: LCCOMB_X15_Y6_N14
\corr_long|gate5|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~30_combout\ = (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate5|Add1~29\ & VCC)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate5|Add1~29\)))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add1~29\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate5|Add1~29\) # (GND)))))
-- \corr_long|gate5|Add1~31\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate5|Add1~29\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate5|Add1~29\) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~29\,
	combout => \corr_long|gate5|Add1~30_combout\,
	cout => \corr_long|gate5|Add1~31\);

-- Location: LCCOMB_X15_Y6_N16
\corr_long|gate5|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~32_combout\ = !\corr_long|gate5|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add1~31\,
	combout => \corr_long|gate5|Add1~32_combout\);

-- Location: LCCOMB_X19_Y6_N8
\corr_long|gate5|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~26_combout\ = (\corr_long|gate5|Add0~26_combout\ & ((\corr_long|gate5|Add1~26_combout\ & (\corr_long|gate5|Add2~25\ & VCC)) # (!\corr_long|gate5|Add1~26_combout\ & (!\corr_long|gate5|Add2~25\)))) # (!\corr_long|gate5|Add0~26_combout\ 
-- & ((\corr_long|gate5|Add1~26_combout\ & (!\corr_long|gate5|Add2~25\)) # (!\corr_long|gate5|Add1~26_combout\ & ((\corr_long|gate5|Add2~25\) # (GND)))))
-- \corr_long|gate5|Add2~27\ = CARRY((\corr_long|gate5|Add0~26_combout\ & (!\corr_long|gate5|Add1~26_combout\ & !\corr_long|gate5|Add2~25\)) # (!\corr_long|gate5|Add0~26_combout\ & ((!\corr_long|gate5|Add2~25\) # (!\corr_long|gate5|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~26_combout\,
	datab => \corr_long|gate5|Add1~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~25\,
	combout => \corr_long|gate5|Add2~26_combout\,
	cout => \corr_long|gate5|Add2~27\);

-- Location: LCCOMB_X19_Y6_N10
\corr_long|gate5|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~28_combout\ = ((\corr_long|gate5|Add0~28_combout\ $ (\corr_long|gate5|Add1~28_combout\ $ (!\corr_long|gate5|Add2~27\)))) # (GND)
-- \corr_long|gate5|Add2~29\ = CARRY((\corr_long|gate5|Add0~28_combout\ & ((\corr_long|gate5|Add1~28_combout\) # (!\corr_long|gate5|Add2~27\))) # (!\corr_long|gate5|Add0~28_combout\ & (\corr_long|gate5|Add1~28_combout\ & !\corr_long|gate5|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~28_combout\,
	datab => \corr_long|gate5|Add1~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~27\,
	combout => \corr_long|gate5|Add2~28_combout\,
	cout => \corr_long|gate5|Add2~29\);

-- Location: LCCOMB_X19_Y6_N12
\corr_long|gate5|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~30_combout\ = (\corr_long|gate5|Add0~30_combout\ & ((\corr_long|gate5|Add1~30_combout\ & (\corr_long|gate5|Add2~29\ & VCC)) # (!\corr_long|gate5|Add1~30_combout\ & (!\corr_long|gate5|Add2~29\)))) # (!\corr_long|gate5|Add0~30_combout\ 
-- & ((\corr_long|gate5|Add1~30_combout\ & (!\corr_long|gate5|Add2~29\)) # (!\corr_long|gate5|Add1~30_combout\ & ((\corr_long|gate5|Add2~29\) # (GND)))))
-- \corr_long|gate5|Add2~31\ = CARRY((\corr_long|gate5|Add0~30_combout\ & (!\corr_long|gate5|Add1~30_combout\ & !\corr_long|gate5|Add2~29\)) # (!\corr_long|gate5|Add0~30_combout\ & ((!\corr_long|gate5|Add2~29\) # (!\corr_long|gate5|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~30_combout\,
	datab => \corr_long|gate5|Add1~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~29\,
	combout => \corr_long|gate5|Add2~30_combout\,
	cout => \corr_long|gate5|Add2~31\);

-- Location: LCCOMB_X19_Y6_N14
\corr_long|gate5|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~32_combout\ = ((\corr_long|gate5|Add1~32_combout\ $ (\corr_long|gate5|Add0~32_combout\ $ (!\corr_long|gate5|Add2~31\)))) # (GND)
-- \corr_long|gate5|Add2~33\ = CARRY((\corr_long|gate5|Add1~32_combout\ & ((\corr_long|gate5|Add0~32_combout\) # (!\corr_long|gate5|Add2~31\))) # (!\corr_long|gate5|Add1~32_combout\ & (\corr_long|gate5|Add0~32_combout\ & !\corr_long|gate5|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~32_combout\,
	datab => \corr_long|gate5|Add0~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~31\,
	combout => \corr_long|gate5|Add2~32_combout\,
	cout => \corr_long|gate5|Add2~33\);

-- Location: LCCOMB_X19_Y10_N8
\corr_long|gate5|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~24_combout\ = ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate5|Add3~23\)))) # (GND)
-- \corr_long|gate5|Add3~25\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate5|Add3~23\))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate5|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~23\,
	combout => \corr_long|gate5|Add3~24_combout\,
	cout => \corr_long|gate5|Add3~25\);

-- Location: LCCOMB_X20_Y6_N8
\corr_long|gate5|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~26_combout\ = (\corr_long|gate5|Add2~26_combout\ & ((\corr_long|gate5|Add3~26_combout\ & (\corr_long|gate5|Add4~25\ & VCC)) # (!\corr_long|gate5|Add3~26_combout\ & (!\corr_long|gate5|Add4~25\)))) # (!\corr_long|gate5|Add2~26_combout\ 
-- & ((\corr_long|gate5|Add3~26_combout\ & (!\corr_long|gate5|Add4~25\)) # (!\corr_long|gate5|Add3~26_combout\ & ((\corr_long|gate5|Add4~25\) # (GND)))))
-- \corr_long|gate5|Add4~27\ = CARRY((\corr_long|gate5|Add2~26_combout\ & (!\corr_long|gate5|Add3~26_combout\ & !\corr_long|gate5|Add4~25\)) # (!\corr_long|gate5|Add2~26_combout\ & ((!\corr_long|gate5|Add4~25\) # (!\corr_long|gate5|Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~26_combout\,
	datab => \corr_long|gate5|Add3~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~25\,
	combout => \corr_long|gate5|Add4~26_combout\,
	cout => \corr_long|gate5|Add4~27\);

-- Location: LCCOMB_X20_Y6_N10
\corr_long|gate5|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~28_combout\ = ((\corr_long|gate5|Add2~28_combout\ $ (\corr_long|gate5|Add3~28_combout\ $ (!\corr_long|gate5|Add4~27\)))) # (GND)
-- \corr_long|gate5|Add4~29\ = CARRY((\corr_long|gate5|Add2~28_combout\ & ((\corr_long|gate5|Add3~28_combout\) # (!\corr_long|gate5|Add4~27\))) # (!\corr_long|gate5|Add2~28_combout\ & (\corr_long|gate5|Add3~28_combout\ & !\corr_long|gate5|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~28_combout\,
	datab => \corr_long|gate5|Add3~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~27\,
	combout => \corr_long|gate5|Add4~28_combout\,
	cout => \corr_long|gate5|Add4~29\);

-- Location: LCCOMB_X20_Y6_N12
\corr_long|gate5|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~30_combout\ = (\corr_long|gate5|Add2~30_combout\ & ((\corr_long|gate5|Add3~30_combout\ & (\corr_long|gate5|Add4~29\ & VCC)) # (!\corr_long|gate5|Add3~30_combout\ & (!\corr_long|gate5|Add4~29\)))) # (!\corr_long|gate5|Add2~30_combout\ 
-- & ((\corr_long|gate5|Add3~30_combout\ & (!\corr_long|gate5|Add4~29\)) # (!\corr_long|gate5|Add3~30_combout\ & ((\corr_long|gate5|Add4~29\) # (GND)))))
-- \corr_long|gate5|Add4~31\ = CARRY((\corr_long|gate5|Add2~30_combout\ & (!\corr_long|gate5|Add3~30_combout\ & !\corr_long|gate5|Add4~29\)) # (!\corr_long|gate5|Add2~30_combout\ & ((!\corr_long|gate5|Add4~29\) # (!\corr_long|gate5|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~30_combout\,
	datab => \corr_long|gate5|Add3~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~29\,
	combout => \corr_long|gate5|Add4~30_combout\,
	cout => \corr_long|gate5|Add4~31\);

-- Location: LCCOMB_X20_Y6_N14
\corr_long|gate5|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~32_combout\ = ((\corr_long|gate5|Add2~32_combout\ $ (\corr_long|gate5|Add3~32_combout\ $ (!\corr_long|gate5|Add4~31\)))) # (GND)
-- \corr_long|gate5|Add4~33\ = CARRY((\corr_long|gate5|Add2~32_combout\ & ((\corr_long|gate5|Add3~32_combout\) # (!\corr_long|gate5|Add4~31\))) # (!\corr_long|gate5|Add2~32_combout\ & (\corr_long|gate5|Add3~32_combout\ & !\corr_long|gate5|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~32_combout\,
	datab => \corr_long|gate5|Add3~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~31\,
	combout => \corr_long|gate5|Add4~32_combout\,
	cout => \corr_long|gate5|Add4~33\);

-- Location: LCCOMB_X21_Y6_N10
\corr_long|gate5|output[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[14]~47_combout\ = ((\corr_long|gate5|Add4~28_combout\ $ (\corr_long|gate5|Add8~28_combout\ $ (!\corr_long|gate5|output[13]~46\)))) # (GND)
-- \corr_long|gate5|output[14]~48\ = CARRY((\corr_long|gate5|Add4~28_combout\ & ((\corr_long|gate5|Add8~28_combout\) # (!\corr_long|gate5|output[13]~46\))) # (!\corr_long|gate5|Add4~28_combout\ & (\corr_long|gate5|Add8~28_combout\ & 
-- !\corr_long|gate5|output[13]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~28_combout\,
	datab => \corr_long|gate5|Add8~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[13]~46\,
	combout => \corr_long|gate5|output[14]~47_combout\,
	cout => \corr_long|gate5|output[14]~48\);

-- Location: LCCOMB_X21_Y6_N14
\corr_long|gate5|output[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[16]~51_combout\ = ((\corr_long|gate5|Add4~32_combout\ $ (\corr_long|gate5|Add8~32_combout\ $ (!\corr_long|gate5|output[15]~50\)))) # (GND)
-- \corr_long|gate5|output[16]~52\ = CARRY((\corr_long|gate5|Add4~32_combout\ & ((\corr_long|gate5|Add8~32_combout\) # (!\corr_long|gate5|output[15]~50\))) # (!\corr_long|gate5|Add4~32_combout\ & (\corr_long|gate5|Add8~32_combout\ & 
-- !\corr_long|gate5|output[15]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~32_combout\,
	datab => \corr_long|gate5|Add8~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[15]~50\,
	combout => \corr_long|gate5|output[16]~51_combout\,
	cout => \corr_long|gate5|output[16]~52\);

-- Location: LCCOMB_X21_Y6_N16
\corr_long|gate5|output[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[17]~53_combout\ = (\corr_long|gate5|Add8~34_combout\ & ((\corr_long|gate5|Add4~34_combout\ & (\corr_long|gate5|output[16]~52\ & VCC)) # (!\corr_long|gate5|Add4~34_combout\ & (!\corr_long|gate5|output[16]~52\)))) # 
-- (!\corr_long|gate5|Add8~34_combout\ & ((\corr_long|gate5|Add4~34_combout\ & (!\corr_long|gate5|output[16]~52\)) # (!\corr_long|gate5|Add4~34_combout\ & ((\corr_long|gate5|output[16]~52\) # (GND)))))
-- \corr_long|gate5|output[17]~54\ = CARRY((\corr_long|gate5|Add8~34_combout\ & (!\corr_long|gate5|Add4~34_combout\ & !\corr_long|gate5|output[16]~52\)) # (!\corr_long|gate5|Add8~34_combout\ & ((!\corr_long|gate5|output[16]~52\) # 
-- (!\corr_long|gate5|Add4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~34_combout\,
	datab => \corr_long|gate5|Add4~34_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[16]~52\,
	combout => \corr_long|gate5|output[17]~53_combout\,
	cout => \corr_long|gate5|output[17]~54\);

-- Location: LCCOMB_X21_Y1_N14
\corr_long|gate6|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~30_combout\ = (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate6|Add9~29\ & VCC)) # 
-- (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add9~29\)))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add9~29\)) # 
-- (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Add9~29\) # (GND)))))
-- \corr_long|gate6|Add9~31\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate6|Add9~29\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add9~29\) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~29\,
	combout => \corr_long|gate6|Add9~30_combout\,
	cout => \corr_long|gate6|Add9~31\);

-- Location: LCCOMB_X21_Y1_N16
\corr_long|gate6|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~32_combout\ = !\corr_long|gate6|Add9~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add9~31\,
	combout => \corr_long|gate6|Add9~32_combout\);

-- Location: LCCOMB_X20_Y1_N6
\corr_long|gate6|Add10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~24_combout\ = ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Add9~24_combout\ $ (!\corr_long|gate6|Add10~23\)))) # (GND)
-- \corr_long|gate6|Add10~25\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Add9~24_combout\) # (!\corr_long|gate6|Add10~23\))) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Add9~24_combout\ & !\corr_long|gate6|Add10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Add9~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~23\,
	combout => \corr_long|gate6|Add10~24_combout\,
	cout => \corr_long|gate6|Add10~25\);

-- Location: LCCOMB_X20_Y1_N14
\corr_long|gate6|Add10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~32_combout\ = (\corr_long|gate6|Add9~32_combout\ & (\corr_long|gate6|Add10~31\ $ (GND))) # (!\corr_long|gate6|Add9~32_combout\ & (!\corr_long|gate6|Add10~31\ & VCC))
-- \corr_long|gate6|Add10~33\ = CARRY((\corr_long|gate6|Add9~32_combout\ & !\corr_long|gate6|Add10~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~31\,
	combout => \corr_long|gate6|Add10~32_combout\,
	cout => \corr_long|gate6|Add10~33\);

-- Location: LCCOMB_X20_Y1_N16
\corr_long|gate6|Add10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~34_combout\ = \corr_long|gate6|Add10~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add10~33\,
	combout => \corr_long|gate6|Add10~34_combout\);

-- Location: LCCOMB_X17_Y5_N10
\corr_long|gate6|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~26_combout\ = (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate6|Add7~25\ & VCC)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate6|Add7~25\)))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add7~25\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate6|Add7~25\) # (GND)))))
-- \corr_long|gate6|Add7~27\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate6|Add7~25\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add7~25\) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~25\,
	combout => \corr_long|gate6|Add7~26_combout\,
	cout => \corr_long|gate6|Add7~27\);

-- Location: LCCOMB_X17_Y5_N14
\corr_long|gate6|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~30_combout\ = (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate6|Add7~29\ & VCC)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate6|Add7~29\)))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add7~29\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate6|Add7~29\) # (GND)))))
-- \corr_long|gate6|Add7~31\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate6|Add7~29\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add7~29\) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~29\,
	combout => \corr_long|gate6|Add7~30_combout\,
	cout => \corr_long|gate6|Add7~31\);

-- Location: LCCOMB_X17_Y1_N8
\corr_long|gate6|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~24_combout\ = ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate6|Add5~23\)))) # (GND)
-- \corr_long|gate6|Add5~25\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate6|Add5~23\))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate6|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~23\,
	combout => \corr_long|gate6|Add5~24_combout\,
	cout => \corr_long|gate6|Add5~25\);

-- Location: LCCOMB_X17_Y1_N12
\corr_long|gate6|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~28_combout\ = ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate6|Add5~27\)))) # (GND)
-- \corr_long|gate6|Add5~29\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate6|Add5~27\))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate6|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~27\,
	combout => \corr_long|gate6|Add5~28_combout\,
	cout => \corr_long|gate6|Add5~29\);

-- Location: LCCOMB_X17_Y1_N14
\corr_long|gate6|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~30_combout\ = (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate6|Add5~29\ & VCC)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate6|Add5~29\)))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add5~29\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate6|Add5~29\) # (GND)))))
-- \corr_long|gate6|Add5~31\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate6|Add5~29\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add5~29\) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~29\,
	combout => \corr_long|gate6|Add5~30_combout\,
	cout => \corr_long|gate6|Add5~31\);

-- Location: LCCOMB_X17_Y1_N16
\corr_long|gate6|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~32_combout\ = !\corr_long|gate6|Add5~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add5~31\,
	combout => \corr_long|gate6|Add5~32_combout\);

-- Location: LCCOMB_X18_Y1_N8
\corr_long|gate6|Add6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~26_combout\ = (\corr_long|gate6|Add7~26_combout\ & ((\corr_long|gate6|Add5~26_combout\ & (\corr_long|gate6|Add6~25\ & VCC)) # (!\corr_long|gate6|Add5~26_combout\ & (!\corr_long|gate6|Add6~25\)))) # (!\corr_long|gate6|Add7~26_combout\ 
-- & ((\corr_long|gate6|Add5~26_combout\ & (!\corr_long|gate6|Add6~25\)) # (!\corr_long|gate6|Add5~26_combout\ & ((\corr_long|gate6|Add6~25\) # (GND)))))
-- \corr_long|gate6|Add6~27\ = CARRY((\corr_long|gate6|Add7~26_combout\ & (!\corr_long|gate6|Add5~26_combout\ & !\corr_long|gate6|Add6~25\)) # (!\corr_long|gate6|Add7~26_combout\ & ((!\corr_long|gate6|Add6~25\) # (!\corr_long|gate6|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~26_combout\,
	datab => \corr_long|gate6|Add5~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~25\,
	combout => \corr_long|gate6|Add6~26_combout\,
	cout => \corr_long|gate6|Add6~27\);

-- Location: LCCOMB_X18_Y1_N10
\corr_long|gate6|Add6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~28_combout\ = ((\corr_long|gate6|Add5~28_combout\ $ (\corr_long|gate6|Add7~28_combout\ $ (!\corr_long|gate6|Add6~27\)))) # (GND)
-- \corr_long|gate6|Add6~29\ = CARRY((\corr_long|gate6|Add5~28_combout\ & ((\corr_long|gate6|Add7~28_combout\) # (!\corr_long|gate6|Add6~27\))) # (!\corr_long|gate6|Add5~28_combout\ & (\corr_long|gate6|Add7~28_combout\ & !\corr_long|gate6|Add6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~28_combout\,
	datab => \corr_long|gate6|Add7~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~27\,
	combout => \corr_long|gate6|Add6~28_combout\,
	cout => \corr_long|gate6|Add6~29\);

-- Location: LCCOMB_X18_Y1_N12
\corr_long|gate6|Add6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~30_combout\ = (\corr_long|gate6|Add7~30_combout\ & ((\corr_long|gate6|Add5~30_combout\ & (\corr_long|gate6|Add6~29\ & VCC)) # (!\corr_long|gate6|Add5~30_combout\ & (!\corr_long|gate6|Add6~29\)))) # (!\corr_long|gate6|Add7~30_combout\ 
-- & ((\corr_long|gate6|Add5~30_combout\ & (!\corr_long|gate6|Add6~29\)) # (!\corr_long|gate6|Add5~30_combout\ & ((\corr_long|gate6|Add6~29\) # (GND)))))
-- \corr_long|gate6|Add6~31\ = CARRY((\corr_long|gate6|Add7~30_combout\ & (!\corr_long|gate6|Add5~30_combout\ & !\corr_long|gate6|Add6~29\)) # (!\corr_long|gate6|Add7~30_combout\ & ((!\corr_long|gate6|Add6~29\) # (!\corr_long|gate6|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~30_combout\,
	datab => \corr_long|gate6|Add5~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~29\,
	combout => \corr_long|gate6|Add6~30_combout\,
	cout => \corr_long|gate6|Add6~31\);

-- Location: LCCOMB_X18_Y1_N14
\corr_long|gate6|Add6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~32_combout\ = ((\corr_long|gate6|Add5~32_combout\ $ (\corr_long|gate6|Add7~32_combout\ $ (!\corr_long|gate6|Add6~31\)))) # (GND)
-- \corr_long|gate6|Add6~33\ = CARRY((\corr_long|gate6|Add5~32_combout\ & ((\corr_long|gate6|Add7~32_combout\) # (!\corr_long|gate6|Add6~31\))) # (!\corr_long|gate6|Add5~32_combout\ & (\corr_long|gate6|Add7~32_combout\ & !\corr_long|gate6|Add6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~32_combout\,
	datab => \corr_long|gate6|Add7~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~31\,
	combout => \corr_long|gate6|Add6~32_combout\,
	cout => \corr_long|gate6|Add6~33\);

-- Location: LCCOMB_X19_Y1_N8
\corr_long|gate6|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~26_combout\ = (\corr_long|gate6|Add6~26_combout\ & ((\corr_long|gate6|Add10~26_combout\ & (\corr_long|gate6|Add8~25\ & VCC)) # (!\corr_long|gate6|Add10~26_combout\ & (!\corr_long|gate6|Add8~25\)))) # 
-- (!\corr_long|gate6|Add6~26_combout\ & ((\corr_long|gate6|Add10~26_combout\ & (!\corr_long|gate6|Add8~25\)) # (!\corr_long|gate6|Add10~26_combout\ & ((\corr_long|gate6|Add8~25\) # (GND)))))
-- \corr_long|gate6|Add8~27\ = CARRY((\corr_long|gate6|Add6~26_combout\ & (!\corr_long|gate6|Add10~26_combout\ & !\corr_long|gate6|Add8~25\)) # (!\corr_long|gate6|Add6~26_combout\ & ((!\corr_long|gate6|Add8~25\) # (!\corr_long|gate6|Add10~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~26_combout\,
	datab => \corr_long|gate6|Add10~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~25\,
	combout => \corr_long|gate6|Add8~26_combout\,
	cout => \corr_long|gate6|Add8~27\);

-- Location: LCCOMB_X19_Y1_N10
\corr_long|gate6|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~28_combout\ = ((\corr_long|gate6|Add6~28_combout\ $ (\corr_long|gate6|Add10~28_combout\ $ (!\corr_long|gate6|Add8~27\)))) # (GND)
-- \corr_long|gate6|Add8~29\ = CARRY((\corr_long|gate6|Add6~28_combout\ & ((\corr_long|gate6|Add10~28_combout\) # (!\corr_long|gate6|Add8~27\))) # (!\corr_long|gate6|Add6~28_combout\ & (\corr_long|gate6|Add10~28_combout\ & !\corr_long|gate6|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~28_combout\,
	datab => \corr_long|gate6|Add10~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~27\,
	combout => \corr_long|gate6|Add8~28_combout\,
	cout => \corr_long|gate6|Add8~29\);

-- Location: LCCOMB_X19_Y1_N14
\corr_long|gate6|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~32_combout\ = ((\corr_long|gate6|Add6~32_combout\ $ (\corr_long|gate6|Add10~32_combout\ $ (!\corr_long|gate6|Add8~31\)))) # (GND)
-- \corr_long|gate6|Add8~33\ = CARRY((\corr_long|gate6|Add6~32_combout\ & ((\corr_long|gate6|Add10~32_combout\) # (!\corr_long|gate6|Add8~31\))) # (!\corr_long|gate6|Add6~32_combout\ & (\corr_long|gate6|Add10~32_combout\ & !\corr_long|gate6|Add8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~32_combout\,
	datab => \corr_long|gate6|Add10~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~31\,
	combout => \corr_long|gate6|Add8~32_combout\,
	cout => \corr_long|gate6|Add8~33\);

-- Location: LCCOMB_X19_Y1_N16
\corr_long|gate6|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~34_combout\ = (\corr_long|gate6|Add10~34_combout\ & ((\corr_long|gate6|Add6~34_combout\ & (\corr_long|gate6|Add8~33\ & VCC)) # (!\corr_long|gate6|Add6~34_combout\ & (!\corr_long|gate6|Add8~33\)))) # 
-- (!\corr_long|gate6|Add10~34_combout\ & ((\corr_long|gate6|Add6~34_combout\ & (!\corr_long|gate6|Add8~33\)) # (!\corr_long|gate6|Add6~34_combout\ & ((\corr_long|gate6|Add8~33\) # (GND)))))
-- \corr_long|gate6|Add8~35\ = CARRY((\corr_long|gate6|Add10~34_combout\ & (!\corr_long|gate6|Add6~34_combout\ & !\corr_long|gate6|Add8~33\)) # (!\corr_long|gate6|Add10~34_combout\ & ((!\corr_long|gate6|Add8~33\) # (!\corr_long|gate6|Add6~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~34_combout\,
	datab => \corr_long|gate6|Add6~34_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~33\,
	combout => \corr_long|gate6|Add8~34_combout\,
	cout => \corr_long|gate6|Add8~35\);

-- Location: LCCOMB_X17_Y7_N10
\corr_long|gate6|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~26_combout\ = (\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate6|Add0~25\ & VCC)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate6|Add0~25\)))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add0~25\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate6|Add0~25\) # (GND)))))
-- \corr_long|gate6|Add0~27\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate6|Add0~25\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add0~25\) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~25\,
	combout => \corr_long|gate6|Add0~26_combout\,
	cout => \corr_long|gate6|Add0~27\);

-- Location: LCCOMB_X17_Y7_N12
\corr_long|gate6|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~28_combout\ = ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate6|Add0~27\)))) # (GND)
-- \corr_long|gate6|Add0~29\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate6|Add0~27\))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate6|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~27\,
	combout => \corr_long|gate6|Add0~28_combout\,
	cout => \corr_long|gate6|Add0~29\);

-- Location: LCCOMB_X17_Y7_N14
\corr_long|gate6|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~30_combout\ = (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate6|Add0~29\ & VCC)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate6|Add0~29\)))) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add0~29\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate6|Add0~29\) # (GND)))))
-- \corr_long|gate6|Add0~31\ = CARRY((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate6|Add0~29\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add0~29\) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~29\,
	combout => \corr_long|gate6|Add0~30_combout\,
	cout => \corr_long|gate6|Add0~31\);

-- Location: LCCOMB_X17_Y7_N16
\corr_long|gate6|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~32_combout\ = !\corr_long|gate6|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add0~31\,
	combout => \corr_long|gate6|Add0~32_combout\);

-- Location: LCCOMB_X17_Y3_N8
\corr_long|gate6|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~24_combout\ = ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate6|Add1~23\)))) # (GND)
-- \corr_long|gate6|Add1~25\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate6|Add1~23\))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate6|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~23\,
	combout => \corr_long|gate6|Add1~24_combout\,
	cout => \corr_long|gate6|Add1~25\);

-- Location: LCCOMB_X17_Y3_N12
\corr_long|gate6|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~28_combout\ = ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate6|Add1~27\)))) # (GND)
-- \corr_long|gate6|Add1~29\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate6|Add1~27\))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate6|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~27\,
	combout => \corr_long|gate6|Add1~28_combout\,
	cout => \corr_long|gate6|Add1~29\);

-- Location: LCCOMB_X18_Y3_N8
\corr_long|gate6|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~26_combout\ = (\corr_long|gate6|Add0~26_combout\ & ((\corr_long|gate6|Add1~26_combout\ & (\corr_long|gate6|Add2~25\ & VCC)) # (!\corr_long|gate6|Add1~26_combout\ & (!\corr_long|gate6|Add2~25\)))) # (!\corr_long|gate6|Add0~26_combout\ 
-- & ((\corr_long|gate6|Add1~26_combout\ & (!\corr_long|gate6|Add2~25\)) # (!\corr_long|gate6|Add1~26_combout\ & ((\corr_long|gate6|Add2~25\) # (GND)))))
-- \corr_long|gate6|Add2~27\ = CARRY((\corr_long|gate6|Add0~26_combout\ & (!\corr_long|gate6|Add1~26_combout\ & !\corr_long|gate6|Add2~25\)) # (!\corr_long|gate6|Add0~26_combout\ & ((!\corr_long|gate6|Add2~25\) # (!\corr_long|gate6|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~26_combout\,
	datab => \corr_long|gate6|Add1~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~25\,
	combout => \corr_long|gate6|Add2~26_combout\,
	cout => \corr_long|gate6|Add2~27\);

-- Location: LCCOMB_X18_Y3_N10
\corr_long|gate6|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~28_combout\ = ((\corr_long|gate6|Add1~28_combout\ $ (\corr_long|gate6|Add0~28_combout\ $ (!\corr_long|gate6|Add2~27\)))) # (GND)
-- \corr_long|gate6|Add2~29\ = CARRY((\corr_long|gate6|Add1~28_combout\ & ((\corr_long|gate6|Add0~28_combout\) # (!\corr_long|gate6|Add2~27\))) # (!\corr_long|gate6|Add1~28_combout\ & (\corr_long|gate6|Add0~28_combout\ & !\corr_long|gate6|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~28_combout\,
	datab => \corr_long|gate6|Add0~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~27\,
	combout => \corr_long|gate6|Add2~28_combout\,
	cout => \corr_long|gate6|Add2~29\);

-- Location: LCCOMB_X18_Y3_N12
\corr_long|gate6|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~30_combout\ = (\corr_long|gate6|Add0~30_combout\ & ((\corr_long|gate6|Add1~30_combout\ & (\corr_long|gate6|Add2~29\ & VCC)) # (!\corr_long|gate6|Add1~30_combout\ & (!\corr_long|gate6|Add2~29\)))) # (!\corr_long|gate6|Add0~30_combout\ 
-- & ((\corr_long|gate6|Add1~30_combout\ & (!\corr_long|gate6|Add2~29\)) # (!\corr_long|gate6|Add1~30_combout\ & ((\corr_long|gate6|Add2~29\) # (GND)))))
-- \corr_long|gate6|Add2~31\ = CARRY((\corr_long|gate6|Add0~30_combout\ & (!\corr_long|gate6|Add1~30_combout\ & !\corr_long|gate6|Add2~29\)) # (!\corr_long|gate6|Add0~30_combout\ & ((!\corr_long|gate6|Add2~29\) # (!\corr_long|gate6|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~30_combout\,
	datab => \corr_long|gate6|Add1~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~29\,
	combout => \corr_long|gate6|Add2~30_combout\,
	cout => \corr_long|gate6|Add2~31\);

-- Location: LCCOMB_X18_Y3_N14
\corr_long|gate6|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~32_combout\ = ((\corr_long|gate6|Add0~32_combout\ $ (\corr_long|gate6|Add1~32_combout\ $ (!\corr_long|gate6|Add2~31\)))) # (GND)
-- \corr_long|gate6|Add2~33\ = CARRY((\corr_long|gate6|Add0~32_combout\ & ((\corr_long|gate6|Add1~32_combout\) # (!\corr_long|gate6|Add2~31\))) # (!\corr_long|gate6|Add0~32_combout\ & (\corr_long|gate6|Add1~32_combout\ & !\corr_long|gate6|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~32_combout\,
	datab => \corr_long|gate6|Add1~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~31\,
	combout => \corr_long|gate6|Add2~32_combout\,
	cout => \corr_long|gate6|Add2~33\);

-- Location: LCCOMB_X15_Y3_N8
\corr_long|gate6|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~24_combout\ = ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate6|Add3~23\)))) # (GND)
-- \corr_long|gate6|Add3~25\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate6|Add3~23\))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate6|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~23\,
	combout => \corr_long|gate6|Add3~24_combout\,
	cout => \corr_long|gate6|Add3~25\);

-- Location: LCCOMB_X19_Y3_N6
\corr_long|gate6|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~24_combout\ = ((\corr_long|gate6|Add3~24_combout\ $ (\corr_long|gate6|Add2~24_combout\ $ (!\corr_long|gate6|Add4~23\)))) # (GND)
-- \corr_long|gate6|Add4~25\ = CARRY((\corr_long|gate6|Add3~24_combout\ & ((\corr_long|gate6|Add2~24_combout\) # (!\corr_long|gate6|Add4~23\))) # (!\corr_long|gate6|Add3~24_combout\ & (\corr_long|gate6|Add2~24_combout\ & !\corr_long|gate6|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~24_combout\,
	datab => \corr_long|gate6|Add2~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~23\,
	combout => \corr_long|gate6|Add4~24_combout\,
	cout => \corr_long|gate6|Add4~25\);

-- Location: LCCOMB_X19_Y3_N12
\corr_long|gate6|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~30_combout\ = (\corr_long|gate6|Add2~30_combout\ & ((\corr_long|gate6|Add3~30_combout\ & (\corr_long|gate6|Add4~29\ & VCC)) # (!\corr_long|gate6|Add3~30_combout\ & (!\corr_long|gate6|Add4~29\)))) # (!\corr_long|gate6|Add2~30_combout\ 
-- & ((\corr_long|gate6|Add3~30_combout\ & (!\corr_long|gate6|Add4~29\)) # (!\corr_long|gate6|Add3~30_combout\ & ((\corr_long|gate6|Add4~29\) # (GND)))))
-- \corr_long|gate6|Add4~31\ = CARRY((\corr_long|gate6|Add2~30_combout\ & (!\corr_long|gate6|Add3~30_combout\ & !\corr_long|gate6|Add4~29\)) # (!\corr_long|gate6|Add2~30_combout\ & ((!\corr_long|gate6|Add4~29\) # (!\corr_long|gate6|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~30_combout\,
	datab => \corr_long|gate6|Add3~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~29\,
	combout => \corr_long|gate6|Add4~30_combout\,
	cout => \corr_long|gate6|Add4~31\);

-- Location: LCCOMB_X20_Y3_N12
\corr_long|gate6|output[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[15]~49_combout\ = (\corr_long|gate6|Add4~30_combout\ & ((\corr_long|gate6|Add8~30_combout\ & (\corr_long|gate6|output[14]~48\ & VCC)) # (!\corr_long|gate6|Add8~30_combout\ & (!\corr_long|gate6|output[14]~48\)))) # 
-- (!\corr_long|gate6|Add4~30_combout\ & ((\corr_long|gate6|Add8~30_combout\ & (!\corr_long|gate6|output[14]~48\)) # (!\corr_long|gate6|Add8~30_combout\ & ((\corr_long|gate6|output[14]~48\) # (GND)))))
-- \corr_long|gate6|output[15]~50\ = CARRY((\corr_long|gate6|Add4~30_combout\ & (!\corr_long|gate6|Add8~30_combout\ & !\corr_long|gate6|output[14]~48\)) # (!\corr_long|gate6|Add4~30_combout\ & ((!\corr_long|gate6|output[14]~48\) # 
-- (!\corr_long|gate6|Add8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~30_combout\,
	datab => \corr_long|gate6|Add8~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[14]~48\,
	combout => \corr_long|gate6|output[15]~49_combout\,
	cout => \corr_long|gate6|output[15]~50\);

-- Location: LCCOMB_X6_Y2_N2
\ADC_Manager1|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~0_combout\ = (\ADC_Manager1|LessThan6~22_combout\ & (\ADC_Manager1|LessThan7~22_combout\ & \ADC_Manager1|LessThan8~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan6~22_combout\,
	datac => \ADC_Manager1|LessThan7~22_combout\,
	datad => \ADC_Manager1|LessThan8~22_combout\,
	combout => \ADC_Manager1|process_1~0_combout\);

-- Location: LCCOMB_X2_Y2_N24
\ADC_Manager1|LessThan9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~1_combout\ = (\ADC_Manager1|c_01_value\(7)) # ((\ADC_Manager1|c_01_value\(8)) # ((\ADC_Manager1|c_01_value\(6)) # (\ADC_Manager1|c_01_value\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_01_value\(8),
	datac => \ADC_Manager1|c_01_value\(6),
	datad => \ADC_Manager1|c_01_value\(9),
	combout => \ADC_Manager1|LessThan9~1_combout\);

-- Location: LCCOMB_X6_Y3_N6
\ADC_Manager1|LessThan21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~0_combout\ = (\ADC_Manager1|c_11_value\(5)) # ((\ADC_Manager1|c_11_value\(2)) # ((\ADC_Manager1|c_11_value\(3)) # (\ADC_Manager1|c_11_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_11_value\(2),
	datac => \ADC_Manager1|c_11_value\(3),
	datad => \ADC_Manager1|c_11_value\(4),
	combout => \ADC_Manager1|LessThan21~0_combout\);

-- Location: LCCOMB_X6_Y3_N2
\ADC_Manager1|LessThan21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~1_combout\ = (\ADC_Manager1|c_11_value\(9)) # ((\ADC_Manager1|c_11_value\(6)) # ((\ADC_Manager1|c_11_value\(7)) # (\ADC_Manager1|c_11_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_11_value\(6),
	datac => \ADC_Manager1|c_11_value\(7),
	datad => \ADC_Manager1|c_11_value\(8),
	combout => \ADC_Manager1|LessThan21~1_combout\);

-- Location: LCCOMB_X6_Y3_N0
\ADC_Manager1|LessThan21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan21~2_combout\ = (\ADC_Manager1|c_11_value\(11)) # ((\ADC_Manager1|LessThan21~1_combout\) # ((\ADC_Manager1|c_11_value\(10)) # (\ADC_Manager1|LessThan21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datab => \ADC_Manager1|LessThan21~1_combout\,
	datac => \ADC_Manager1|c_11_value\(10),
	datad => \ADC_Manager1|LessThan21~0_combout\,
	combout => \ADC_Manager1|LessThan21~2_combout\);

-- Location: LCCOMB_X7_Y1_N12
\ADC_Manager1|data_buffer[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~4_combout\ = (((\ADC_Manager1|c_10_value\(2)) # (!\ADC_Manager1|LessThan10~22_combout\)) # (!\ADC_Manager1|LessThan12~22_combout\)) # (!\ADC_Manager1|LessThan11~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan11~22_combout\,
	datab => \ADC_Manager1|LessThan12~22_combout\,
	datac => \ADC_Manager1|c_10_value\(2),
	datad => \ADC_Manager1|LessThan10~22_combout\,
	combout => \ADC_Manager1|data_buffer[4]~4_combout\);

-- Location: LCCOMB_X6_Y1_N2
\ADC_Manager1|data_buffer[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~5_combout\ = (\ADC_Manager1|c_10_value\(4)) # ((\ADC_Manager1|c_10_value\(6)) # ((\ADC_Manager1|c_10_value\(3)) # (\ADC_Manager1|c_10_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_10_value\(6),
	datac => \ADC_Manager1|c_10_value\(3),
	datad => \ADC_Manager1|c_10_value\(5),
	combout => \ADC_Manager1|data_buffer[4]~5_combout\);

-- Location: LCCOMB_X6_Y1_N28
\ADC_Manager1|data_buffer[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~6_combout\ = (\ADC_Manager1|c_10_value\(7)) # ((\ADC_Manager1|c_10_value\(10)) # ((\ADC_Manager1|c_10_value\(9)) # (\ADC_Manager1|c_10_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_10_value\(10),
	datac => \ADC_Manager1|c_10_value\(9),
	datad => \ADC_Manager1|c_10_value\(8),
	combout => \ADC_Manager1|data_buffer[4]~6_combout\);

-- Location: LCCOMB_X6_Y1_N0
\ADC_Manager1|data_buffer[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~7_combout\ = (\ADC_Manager1|c_10_value\(11)) # (\ADC_Manager1|data_buffer[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|data_buffer[4]~6_combout\,
	combout => \ADC_Manager1|data_buffer[4]~7_combout\);

-- Location: LCCOMB_X7_Y1_N16
\ADC_Manager1|data_buffer[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~8_combout\ = (!\ADC_Manager1|data_buffer[4]~7_combout\ & (!\ADC_Manager1|data_buffer[4]~5_combout\ & (!\ADC_Manager1|process_1~0_combout\ & !\ADC_Manager1|data_buffer[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[4]~7_combout\,
	datab => \ADC_Manager1|data_buffer[4]~5_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|data_buffer[4]~4_combout\,
	combout => \ADC_Manager1|data_buffer[0]~8_combout\);

-- Location: LCCOMB_X6_Y1_N30
\ADC_Manager1|data_buffer[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~12_combout\ = (\ADC_Manager1|c_10_value\(2)) # ((\ADC_Manager1|data_buffer[4]~6_combout\) # ((\ADC_Manager1|c_10_value\(11)) # (\ADC_Manager1|data_buffer[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|data_buffer[4]~6_combout\,
	datac => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|data_buffer[4]~5_combout\,
	combout => \ADC_Manager1|data_buffer[4]~12_combout\);

-- Location: LCFF_X1_Y5_N25
\clock_divider1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(12));

-- Location: LCCOMB_X2_Y5_N10
\clock_divider1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~0_combout\ = (!\clock_divider1|counter\(14) & (!\clock_divider1|counter\(13) & (!\clock_divider1|counter\(11) & !\clock_divider1|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(14),
	datab => \clock_divider1|counter\(13),
	datac => \clock_divider1|counter\(11),
	datad => \clock_divider1|counter\(12),
	combout => \clock_divider1|LessThan0~0_combout\);

-- Location: LCFF_X2_Y4_N25
\UART_Controller_1|uart_tx_1|data_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(5));

-- Location: LCFF_X2_Y4_N11
\UART_Controller_1|uart_tx_1|data_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(4));

-- Location: LCCOMB_X2_Y4_N10
\UART_Controller_1|uart_tx_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & ((\UART_Controller_1|uart_tx_1|data_send\(5)) # ((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(4) & !\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_send\(5),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(4),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~0_combout\);

-- Location: LCFF_X2_Y4_N7
\UART_Controller_1|uart_tx_1|data_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(1));

-- Location: LCFF_X2_Y4_N17
\UART_Controller_1|uart_tx_1|data_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(0));

-- Location: LCCOMB_X2_Y4_N6
\UART_Controller_1|uart_tx_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_send\(1)) # (\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_tx_1|data_send\(0) & ((!\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_send\(0),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~2_combout\);

-- Location: LCFF_X3_Y11_N1
\ADC_Manager1|bit_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~76_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(19));

-- Location: LCFF_X3_Y11_N13
\ADC_Manager1|bit_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~79_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(16));

-- Location: LCCOMB_X3_Y11_N6
\ADC_Manager1|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~3_combout\ = (!\ADC_Manager1|bit_counter\(17) & (!\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|bit_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(17),
	datab => \ADC_Manager1|bit_counter\(19),
	datac => \ADC_Manager1|bit_counter\(18),
	datad => \ADC_Manager1|bit_counter\(16),
	combout => \ADC_Manager1|Equal2~3_combout\);

-- Location: LCFF_X3_Y12_N11
\ADC_Manager1|bit_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~84_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(11));

-- Location: LCFF_X3_Y12_N13
\ADC_Manager1|bit_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~86_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(9));

-- Location: LCFF_X4_Y13_N7
\ADC_Manager1|bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~88_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(4));

-- Location: LCFF_X4_Y13_N1
\ADC_Manager1|bit_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~89_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(7));

-- Location: LCFF_X4_Y13_N13
\ADC_Manager1|bit_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~91_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(5));

-- Location: LCCOMB_X4_Y13_N26
\ADC_Manager1|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~8_combout\ = (!\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|bit_counter\(7) & (!\ADC_Manager1|bit_counter\(6) & \ADC_Manager1|bit_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(5),
	datab => \ADC_Manager1|bit_counter\(7),
	datac => \ADC_Manager1|bit_counter\(6),
	datad => \ADC_Manager1|bit_counter\(4),
	combout => \ADC_Manager1|Equal2~8_combout\);

-- Location: LCFF_X4_Y13_N15
\ADC_Manager1|bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~92_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(1));

-- Location: LCFF_X4_Y13_N17
\ADC_Manager1|bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector474~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(0));

-- Location: LCCOMB_X4_Y13_N18
\ADC_Manager1|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~9_combout\ = (!\ADC_Manager1|bit_counter\(2) & (\ADC_Manager1|bit_counter\(1) & (\ADC_Manager1|bit_counter\(0) & !\ADC_Manager1|bit_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(2),
	datab => \ADC_Manager1|bit_counter\(1),
	datac => \ADC_Manager1|bit_counter\(0),
	datad => \ADC_Manager1|bit_counter\(3),
	combout => \ADC_Manager1|Equal2~9_combout\);

-- Location: LCCOMB_X4_Y13_N30
\ADC_Manager1|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~10_combout\ = (\ADC_Manager1|Equal2~7_combout\ & (\ADC_Manager1|Equal2~8_combout\ & (\ADC_Manager1|Equal2~4_combout\ & \ADC_Manager1|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~7_combout\,
	datab => \ADC_Manager1|Equal2~8_combout\,
	datac => \ADC_Manager1|Equal2~4_combout\,
	datad => \ADC_Manager1|Equal2~9_combout\,
	combout => \ADC_Manager1|Equal2~10_combout\);

-- Location: LCCOMB_X2_Y4_N8
\UART_Controller_1|uart_tx_1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Add0~0_combout\);

-- Location: LCCOMB_X4_Y13_N20
\ADC_Manager1|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~11_combout\ = (\ADC_Manager1|Equal2~8_combout\ & \ADC_Manager1|Equal2~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal2~8_combout\,
	datad => \ADC_Manager1|Equal2~9_combout\,
	combout => \ADC_Manager1|Equal2~11_combout\);

-- Location: LCCOMB_X3_Y4_N12
\ADC_Manager1|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~1_combout\ = (!\ADC_Manager1|counter\(5) & (!\ADC_Manager1|counter\(6) & (\ADC_Manager1|counter\(4) & !\ADC_Manager1|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(5),
	datab => \ADC_Manager1|counter\(6),
	datac => \ADC_Manager1|counter\(4),
	datad => \ADC_Manager1|counter\(7),
	combout => \ADC_Manager1|Equal1~1_combout\);

-- Location: LCCOMB_X5_Y3_N18
\ADC_Manager1|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~5_combout\ = (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(16),
	datab => \ADC_Manager1|counter\(19),
	datac => \ADC_Manager1|counter\(18),
	datad => \ADC_Manager1|counter\(17),
	combout => \ADC_Manager1|Equal1~5_combout\);

-- Location: LCCOMB_X5_Y3_N4
\ADC_Manager1|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~6_combout\ = (!\ADC_Manager1|counter\(21) & !\ADC_Manager1|counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => \ADC_Manager1|counter\(20),
	combout => \ADC_Manager1|Equal1~6_combout\);

-- Location: LCCOMB_X5_Y3_N30
\ADC_Manager1|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~7_combout\ = (!\ADC_Manager1|counter\(22) & (\ADC_Manager1|Equal1~5_combout\ & (\ADC_Manager1|Equal1~6_combout\ & !\ADC_Manager1|counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datab => \ADC_Manager1|Equal1~5_combout\,
	datac => \ADC_Manager1|Equal1~6_combout\,
	datad => \ADC_Manager1|counter\(23),
	combout => \ADC_Manager1|Equal1~7_combout\);

-- Location: LCFF_X2_Y13_N7
\ADC_Manager1|data_counts[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~6_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(3));

-- Location: LCFF_X2_Y12_N7
\ADC_Manager1|data_counts[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~38_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(19));

-- Location: LCFF_X2_Y12_N21
\ADC_Manager1|data_counts[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~52_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(26));

-- Location: LCFF_X2_Y12_N17
\ADC_Manager1|data_counts[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~48_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(24));

-- Location: LCCOMB_X1_Y12_N10
\ADC_Manager1|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~2_combout\ = (!\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|data_counts\(25) & (!\ADC_Manager1|data_counts\(24) & !\ADC_Manager1|data_counts\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(27),
	datab => \ADC_Manager1|data_counts\(25),
	datac => \ADC_Manager1|data_counts\(24),
	datad => \ADC_Manager1|data_counts\(26),
	combout => \ADC_Manager1|Equal3~2_combout\);

-- Location: LCFF_X2_Y12_N13
\ADC_Manager1|data_counts[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~44_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(22));

-- Location: LCCOMB_X3_Y13_N6
\ADC_Manager1|Equal3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~5_combout\ = (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|data_counts\(17) & (!\ADC_Manager1|data_counts\(15) & !\ADC_Manager1|data_counts\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(16),
	datab => \ADC_Manager1|data_counts\(17),
	datac => \ADC_Manager1|data_counts\(15),
	datad => \ADC_Manager1|data_counts\(14),
	combout => \ADC_Manager1|Equal3~5_combout\);

-- Location: LCFF_X2_Y13_N25
\ADC_Manager1|data_counts[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~24_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(12));

-- Location: LCCOMB_X3_Y13_N10
\ADC_Manager1|Equal3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~8_combout\ = (!\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|data_counts\(2) & (\ADC_Manager1|data_counts\(1) & !\ADC_Manager1|data_counts\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(13),
	datab => \ADC_Manager1|data_counts\(2),
	datac => \ADC_Manager1|data_counts\(1),
	datad => \ADC_Manager1|data_counts\(12),
	combout => \ADC_Manager1|Equal3~8_combout\);

-- Location: LCCOMB_X3_Y11_N0
\ADC_Manager1|Add7~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~76_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~38_combout\,
	combout => \ADC_Manager1|Add7~76_combout\);

-- Location: LCCOMB_X3_Y11_N12
\ADC_Manager1|Add7~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~79_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~32_combout\,
	combout => \ADC_Manager1|Add7~79_combout\);

-- Location: LCCOMB_X3_Y12_N10
\ADC_Manager1|Add7~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~84_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~22_combout\,
	combout => \ADC_Manager1|Add7~84_combout\);

-- Location: LCCOMB_X3_Y12_N12
\ADC_Manager1|Add7~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~86_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~18_combout\,
	combout => \ADC_Manager1|Add7~86_combout\);

-- Location: LCCOMB_X4_Y13_N6
\ADC_Manager1|Add7~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~88_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~8_combout\,
	combout => \ADC_Manager1|Add7~88_combout\);

-- Location: LCCOMB_X4_Y13_N0
\ADC_Manager1|Add7~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~89_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~14_combout\,
	combout => \ADC_Manager1|Add7~89_combout\);

-- Location: LCCOMB_X4_Y13_N12
\ADC_Manager1|Add7~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~91_combout\ = (\ADC_Manager1|Add7~10_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add7~10_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~91_combout\);

-- Location: LCCOMB_X4_Y13_N14
\ADC_Manager1|Add7~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~92_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~2_combout\,
	combout => \ADC_Manager1|Add7~92_combout\);

-- Location: LCCOMB_X4_Y13_N16
\ADC_Manager1|Selector474~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector474~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|Add7~0_combout\)))) # (!\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|main_state.finding_bits~regout\) # 
-- ((\ADC_Manager1|bit_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(0),
	datad => \ADC_Manager1|Add7~0_combout\,
	combout => \ADC_Manager1|Selector474~0_combout\);

-- Location: LCFF_X3_Y6_N7
\UART_Controller_1|uart_clk_divider|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(3));

-- Location: LCFF_X3_Y6_N25
\UART_Controller_1|uart_clk_divider|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(12));

-- Location: LCCOMB_X2_Y6_N6
\UART_Controller_1|uart_clk_divider|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(11) & (!\UART_Controller_1|uart_clk_divider|counter\(12) & (!\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(11),
	datab => \UART_Controller_1|uart_clk_divider|counter\(12),
	datac => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => \UART_Controller_1|uart_clk_divider|counter\(14),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\);

-- Location: LCCOMB_X1_Y6_N24
\UART_Controller_1|uart_tx_1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & (((\UART_Controller_1|uart_clk_divider|clock_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~0_combout\);

-- Location: LCCOMB_X25_Y4_N2
\ADC_Manager1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~3_combout\ = (!\ADC_Manager1|ram_counter\(23) & (!\ADC_Manager1|ram_counter\(21) & (!\ADC_Manager1|ram_counter\(20) & !\ADC_Manager1|ram_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(23),
	datab => \ADC_Manager1|ram_counter\(21),
	datac => \ADC_Manager1|ram_counter\(20),
	datad => \ADC_Manager1|ram_counter\(22),
	combout => \ADC_Manager1|Equal0~3_combout\);

-- Location: LCCOMB_X25_Y4_N6
\ADC_Manager1|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~5_combout\ = (!\ADC_Manager1|ram_counter\(27) & (!\ADC_Manager1|ram_counter\(26) & (!\ADC_Manager1|ram_counter\(24) & !\ADC_Manager1|ram_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(27),
	datab => \ADC_Manager1|ram_counter\(26),
	datac => \ADC_Manager1|ram_counter\(24),
	datad => \ADC_Manager1|ram_counter\(25),
	combout => \ADC_Manager1|Equal0~5_combout\);

-- Location: LCCOMB_X25_Y6_N10
\ADC_Manager1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~0_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & (\ADC_Manager1|Equal0~9_combout\ & (\ADC_Manager1|Equal0~4_combout\ & \ADC_Manager1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Equal0~9_combout\,
	datac => \ADC_Manager1|Equal0~4_combout\,
	datad => \ADC_Manager1|Equal0~6_combout\,
	combout => \ADC_Manager1|Selector1~0_combout\);

-- Location: LCCOMB_X25_Y2_N2
\ADC_Manager1|LessThan5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~1_combout\ = (\corr_long|f_output\(2)) # ((\corr_long|f_output\(3)) # ((\corr_long|f_output\(4)) # (\corr_long|f_output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output\(2),
	datab => \corr_long|f_output\(3),
	datac => \corr_long|f_output\(4),
	datad => \corr_long|f_output\(5),
	combout => \ADC_Manager1|LessThan5~1_combout\);

-- Location: LCCOMB_X25_Y2_N4
\ADC_Manager1|LessThan5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~2_combout\ = (\corr_long|f_output\(0)) # ((\corr_long|f_output\(1)) # ((\corr_long|f_output\(6)) # (\corr_long|f_output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output\(0),
	datab => \corr_long|f_output\(1),
	datac => \corr_long|f_output\(6),
	datad => \corr_long|f_output\(7),
	combout => \ADC_Manager1|LessThan5~2_combout\);

-- Location: LCCOMB_X25_Y2_N6
\ADC_Manager1|LessThan5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~3_combout\ = (\corr_long|f_output\(9) & ((\ADC_Manager1|LessThan5~1_combout\) # (\ADC_Manager1|LessThan5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan5~1_combout\,
	datac => \ADC_Manager1|LessThan5~2_combout\,
	datad => \corr_long|f_output\(9),
	combout => \ADC_Manager1|LessThan5~3_combout\);

-- Location: LCCOMB_X3_Y4_N16
\ADC_Manager1|Selector437~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector437~0_combout\ = (\ADC_Manager1|counter\(5) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(5),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector437~0_combout\);

-- Location: LCCOMB_X3_Y4_N14
\ADC_Manager1|Selector436~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector436~0_combout\ = (\ADC_Manager1|counter\(6) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(6),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector436~0_combout\);

-- Location: LCCOMB_X5_Y4_N14
\ADC_Manager1|Selector434~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector434~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(8),
	combout => \ADC_Manager1|Selector434~0_combout\);

-- Location: LCCOMB_X5_Y3_N6
\ADC_Manager1|Selector423~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector423~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(19),
	combout => \ADC_Manager1|Selector423~0_combout\);

-- Location: LCCOMB_X5_Y3_N16
\ADC_Manager1|Selector421~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector421~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(21),
	combout => \ADC_Manager1|Selector421~0_combout\);

-- Location: LCCOMB_X3_Y3_N30
\ADC_Manager1|Selector420~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector420~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(22),
	combout => \ADC_Manager1|Selector420~0_combout\);

-- Location: LCCOMB_X22_Y1_N16
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & \ADC_Manager1|DATA_DONE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \ADC_Manager1|DATA_DONE~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X22_Y1_N20
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X1_Y6_N26
\UART_Controller_1|uart_tx_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector3~0_combout\) # (((!\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~1_combout\);

-- Location: LCFF_X1_Y4_N15
\UART_Controller_1|uart_tx_1|TX_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\);

-- Location: LCCOMB_X1_Y4_N16
\UART_Controller_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector1~0_combout\ = ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (\UART_Controller_1|curr_state.transmiting~regout\)) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & ((\UART_Controller_1|curr_state.reading_fifo2~regout\)))) # 
-- (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	combout => \UART_Controller_1|Selector1~0_combout\);

-- Location: LCFF_X17_Y13_N19
\ADC_Manager1|c_long_func_input[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[9][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][1]~regout\);

-- Location: LCFF_X13_Y11_N11
\ADC_Manager1|c_long_func_input[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector83~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][3]~regout\);

-- Location: LCFF_X14_Y8_N5
\ADC_Manager1|c_long_func_input[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector78~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][0]~regout\);

-- Location: LCFF_X13_Y8_N21
\ADC_Manager1|c_long_func_input[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[8][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][1]~regout\);

-- Location: LCFF_X13_Y10_N17
\ADC_Manager1|c_long_func_input[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector70~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][0]~regout\);

-- Location: LCFF_X15_Y10_N11
\ADC_Manager1|c_long_func_input[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][1]~regout\);

-- Location: LCFF_X15_Y10_N7
\ADC_Manager1|c_long_func_input[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector68~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][2]~regout\);

-- Location: LCFF_X15_Y10_N21
\ADC_Manager1|c_long_func_input[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[7][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][3]~regout\);

-- Location: LCFF_X17_Y13_N9
\ADC_Manager1|c_long_func_input[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector66~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][4]~regout\);

-- Location: LCFF_X15_Y10_N1
\ADC_Manager1|c_long_func_input[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector65~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][5]~regout\);

-- Location: LCFF_X13_Y10_N9
\ADC_Manager1|c_long_func_input[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector62~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][0]~regout\);

-- Location: LCFF_X15_Y12_N9
\ADC_Manager1|c_long_func_input[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector61~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][1]~regout\);

-- Location: LCFF_X15_Y12_N7
\ADC_Manager1|c_long_func_input[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector60~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][2]~regout\);

-- Location: LCFF_X15_Y12_N17
\ADC_Manager1|c_long_func_input[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector59~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][3]~regout\);

-- Location: LCFF_X15_Y10_N25
\ADC_Manager1|c_long_func_input[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][4]~regout\);

-- Location: LCFF_X15_Y10_N15
\ADC_Manager1|c_long_func_input[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector57~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][5]~regout\);

-- Location: LCFF_X14_Y10_N13
\ADC_Manager1|c_long_func_input[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[6][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][7]~regout\);

-- Location: LCFF_X14_Y1_N3
\ADC_Manager1|c_long_func_input[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector102~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][0]~regout\);

-- Location: LCFF_X19_Y12_N3
\ADC_Manager1|c_long_func_input[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector98~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][4]~regout\);

-- Location: LCFF_X14_Y12_N15
\ADC_Manager1|c_long_func_input[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[10][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][7]~regout\);

-- Location: LCFF_X14_Y8_N7
\ADC_Manager1|c_long_func_input[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][0]~regout\);

-- Location: LCFF_X14_Y10_N21
\ADC_Manager1|c_long_func_input[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][0]~regout\);

-- Location: LCFF_X15_Y7_N7
\ADC_Manager1|c_long_func_input[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][1]~regout\);

-- Location: LCFF_X14_Y7_N21
\ADC_Manager1|c_long_func_input[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][2]~regout\);

-- Location: LCFF_X17_Y7_N25
\ADC_Manager1|c_long_func_input[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][3]~regout\);

-- Location: LCFF_X15_Y7_N13
\ADC_Manager1|c_long_func_input[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[25][4]~feeder_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][4]~regout\);

-- Location: LCFF_X18_Y10_N5
\ADC_Manager1|c_long_func_input[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][6]~regout\);

-- Location: LCFF_X13_Y10_N15
\ADC_Manager1|c_long_func_input[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector38~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][0]~regout\);

-- Location: LCFF_X13_Y10_N7
\ADC_Manager1|c_long_func_input[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][0]~regout\);

-- Location: LCFF_X14_Y6_N11
\ADC_Manager1|c_long_func_input[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][5]~regout\);

-- Location: LCFF_X22_Y12_N31
\ADC_Manager1|c_long_func_input[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][5]~regout\);

-- Location: LCFF_X18_Y12_N5
\ADC_Manager1|c_long_func_input[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector42~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][4]~regout\);

-- Location: LCFF_X13_Y10_N25
\ADC_Manager1|c_long_func_input[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector398~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][0]~regout\);

-- Location: LCFF_X13_Y10_N21
\ADC_Manager1|c_long_func_input[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[47][0]~feeder_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][0]~regout\);

-- Location: LCFF_X13_Y2_N11
\ADC_Manager1|c_long_func_input[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector189~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][1]~regout\);

-- Location: LCFF_X13_Y2_N17
\ADC_Manager1|c_long_func_input[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector188~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][2]~regout\);

-- Location: LCFF_X13_Y2_N13
\ADC_Manager1|c_long_func_input[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector387~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][3]~regout\);

-- Location: LCFF_X15_Y2_N25
\ADC_Manager1|c_long_func_input[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector384~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][6]~regout\);

-- Location: LCFF_X17_Y13_N29
\ADC_Manager1|c_long_func_input[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector405~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][1]~regout\);

-- Location: LCFF_X17_Y13_N11
\ADC_Manager1|c_long_func_input[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector402~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][4]~regout\);

-- Location: LCFF_X15_Y13_N21
\ADC_Manager1|c_long_func_input[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[49][6]~feeder_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][6]~regout\);

-- Location: LCFF_X15_Y13_N25
\ADC_Manager1|c_long_func_input[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector199~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][7]~regout\);

-- Location: LCFF_X14_Y8_N25
\ADC_Manager1|c_long_func_input[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector182~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][0]~regout\);

-- Location: LCFF_X15_Y5_N11
\ADC_Manager1|c_long_func_input[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector380~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][2]~regout\);

-- Location: LCFF_X15_Y5_N25
\ADC_Manager1|c_long_func_input[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector379~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][3]~regout\);

-- Location: LCFF_X14_Y5_N15
\ADC_Manager1|c_long_func_input[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector377~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][5]~regout\);

-- Location: LCFF_X14_Y5_N13
\ADC_Manager1|c_long_func_input[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector176~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][6]~regout\);

-- Location: LCFF_X17_Y5_N11
\ADC_Manager1|c_long_func_input[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector375~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][7]~regout\);

-- Location: LCFF_X12_Y10_N13
\ADC_Manager1|c_long_func_input[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector166~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][0]~regout\);

-- Location: LCFF_X18_Y1_N27
\ADC_Manager1|c_long_func_input[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector163~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][3]~regout\);

-- Location: LCFF_X14_Y10_N7
\ADC_Manager1|c_long_func_input[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector158~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][0]~regout\);

-- Location: LCFF_X13_Y1_N21
\ADC_Manager1|c_long_func_input[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector157~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][1]~regout\);

-- Location: LCFF_X13_Y1_N9
\ADC_Manager1|c_long_func_input[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector156~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][2]~regout\);

-- Location: LCFF_X13_Y1_N13
\ADC_Manager1|c_long_func_input[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector155~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][3]~regout\);

-- Location: LCFF_X18_Y1_N25
\ADC_Manager1|c_long_func_input[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector154~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][4]~regout\);

-- Location: LCFF_X14_Y1_N13
\ADC_Manager1|c_long_func_input[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector153~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][5]~regout\);

-- Location: LCFF_X15_Y3_N25
\ADC_Manager1|c_long_func_input[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[18][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][7]~regout\);

-- Location: LCFF_X14_Y8_N13
\ADC_Manager1|c_long_func_input[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector118~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][0]~regout\);

-- Location: LCFF_X13_Y8_N19
\ADC_Manager1|c_long_func_input[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector117~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][1]~regout\);

-- Location: LCFF_X14_Y8_N31
\ADC_Manager1|c_long_func_input[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector315~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][3]~regout\);

-- Location: LCFF_X13_Y8_N3
\ADC_Manager1|c_long_func_input[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector114~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][4]~regout\);

-- Location: LCFF_X13_Y8_N15
\ADC_Manager1|c_long_func_input[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector113~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][5]~regout\);

-- Location: LCFF_X13_Y4_N5
\ADC_Manager1|c_long_func_input[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector111~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][7]~regout\);

-- Location: LCFF_X12_Y8_N17
\ADC_Manager1|c_long_func_input[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector105~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][5]~regout\);

-- Location: LCFF_X12_Y6_N17
\ADC_Manager1|c_long_func_input[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector104~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][6]~regout\);

-- Location: LCFF_X13_Y5_N17
\ADC_Manager1|c_long_func_input[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector134~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][0]~regout\);

-- Location: LCFF_X17_Y4_N13
\ADC_Manager1|c_long_func_input[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector132~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][2]~regout\);

-- Location: LCFF_X13_Y4_N7
\ADC_Manager1|c_long_func_input[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector130~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][4]~regout\);

-- Location: LCFF_X9_Y4_N5
\ADC_Manager1|c_long_func_input[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector129~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][5]~regout\);

-- Location: LCFF_X13_Y5_N9
\ADC_Manager1|c_long_func_input[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector128~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][6]~regout\);

-- Location: LCFF_X13_Y4_N21
\ADC_Manager1|c_long_func_input[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector127~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][7]~regout\);

-- Location: LCFF_X14_Y4_N13
\ADC_Manager1|c_long_func_input[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector125~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][1]~regout\);

-- Location: LCFF_X14_Y10_N31
\ADC_Manager1|c_long_func_input[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector123~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][3]~regout\);

-- Location: LCFF_X14_Y4_N21
\ADC_Manager1|c_long_func_input[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector122~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][4]~regout\);

-- Location: LCFF_X14_Y4_N25
\ADC_Manager1|c_long_func_input[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector121~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][5]~regout\);

-- Location: LCFF_X17_Y4_N7
\ADC_Manager1|c_long_func_input[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[14][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][6]~regout\);

-- Location: LCFF_X20_Y4_N11
\ADC_Manager1|c_long_func_input[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[14][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][7]~regout\);

-- Location: LCFF_X14_Y9_N9
\ADC_Manager1|c_long_func_input[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector150~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][0]~regout\);

-- Location: LCFF_X10_Y3_N31
\ADC_Manager1|c_long_func_input[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector149~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][1]~regout\);

-- Location: LCFF_X15_Y3_N23
\ADC_Manager1|c_long_func_input[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector148~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][2]~regout\);

-- Location: LCFF_X17_Y3_N21
\ADC_Manager1|c_long_func_input[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[17][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][3]~regout\);

-- Location: LCFF_X17_Y3_N13
\ADC_Manager1|c_long_func_input[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector146~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][4]~regout\);

-- Location: LCFF_X8_Y3_N25
\ADC_Manager1|c_long_func_input[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector144~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][6]~regout\);

-- Location: LCFF_X9_Y3_N15
\ADC_Manager1|c_long_func_input[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector142~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][0]~regout\);

-- Location: LCFF_X14_Y9_N19
\ADC_Manager1|c_long_func_input[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector141~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][1]~regout\);

-- Location: LCFF_X12_Y3_N15
\ADC_Manager1|c_long_func_input[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector140~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][2]~regout\);

-- Location: LCFF_X15_Y3_N31
\ADC_Manager1|c_long_func_input[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector139~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][3]~regout\);

-- Location: LCFF_X17_Y3_N25
\ADC_Manager1|c_long_func_input[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[16][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][4]~regout\);

-- Location: LCFF_X14_Y3_N3
\ADC_Manager1|c_long_func_input[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[16][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][5]~regout\);

-- Location: LCFF_X10_Y3_N29
\ADC_Manager1|c_long_func_input[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector136~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][6]~regout\);

-- Location: LCFF_X8_Y3_N3
\ADC_Manager1|c_long_func_input[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector135~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[16][7]~regout\);

-- Location: LCCOMB_X1_Y4_N14
\UART_Controller_1|uart_tx_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector1~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (((!\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector1~0_combout\);

-- Location: LCFF_X20_Y8_N7
\ADC_Manager1|c_preamb_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][0]~regout\);

-- Location: LCCOMB_X20_Y8_N6
\ADC_Manager1|Selector86~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[9][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[9][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][0]~regout\,
	datad => \ADC_Manager1|c_0_func[9][0]~regout\,
	combout => \ADC_Manager1|Selector86~0_combout\);

-- Location: LCFF_X21_Y10_N19
\ADC_Manager1|c_preamb_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][1]~regout\);

-- Location: LCCOMB_X21_Y10_N18
\ADC_Manager1|Selector85~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][1]~regout\) # ((\ADC_Manager1|c_0_func[9][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[9][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector85~0_combout\);

-- Location: LCCOMB_X18_Y13_N2
\ADC_Manager1|Mux78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux78~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[9][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[9][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	datad => \ADC_Manager1|c_0_func[9][1]~regout\,
	combout => \ADC_Manager1|Mux78~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\ADC_Manager1|Mux78~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux78~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[9][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[9][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_1_func[9][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux78~1_combout\);

-- Location: LCCOMB_X18_Y13_N26
\ADC_Manager1|Mux78~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux78~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux78~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux78~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux78~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux78~0_combout\,
	datac => \ADC_Manager1|Mux78~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux78~2_combout\);

-- Location: LCCOMB_X18_Y13_N22
\ADC_Manager1|Selector85~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux78~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[9][1]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[9][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	datad => \ADC_Manager1|Mux78~2_combout\,
	combout => \ADC_Manager1|Selector85~1_combout\);

-- Location: LCCOMB_X18_Y13_N6
\ADC_Manager1|Mux78~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux78~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[9][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[9][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[9][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	combout => \ADC_Manager1|Mux78~3_combout\);

-- Location: LCCOMB_X18_Y13_N28
\ADC_Manager1|Selector85~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~2_combout\ = (\ADC_Manager1|Selector85~1_combout\) # ((\ADC_Manager1|Selector85~0_combout\) # ((\ADC_Manager1|Mux78~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux78~3_combout\,
	datab => \ADC_Manager1|Selector85~1_combout\,
	datac => \ADC_Manager1|Selector85~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector85~2_combout\);

-- Location: LCCOMB_X9_Y13_N0
\ADC_Manager1|Mux77~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux77~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[9][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[9][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	combout => \ADC_Manager1|Mux77~1_combout\);

-- Location: LCCOMB_X9_Y13_N6
\ADC_Manager1|Mux77~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux77~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux77~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][2]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux77~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[9][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux77~1_combout\,
	combout => \ADC_Manager1|Mux77~2_combout\);

-- Location: LCCOMB_X13_Y11_N28
\ADC_Manager1|Mux77~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux77~3_combout\ = (\ADC_Manager1|Mux77~2_combout\ & ((\ADC_Manager1|c_long_func_input[9][2]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux77~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	datab => \ADC_Manager1|Mux77~2_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux77~0_combout\,
	combout => \ADC_Manager1|Mux77~3_combout\);

-- Location: LCCOMB_X13_Y11_N12
\ADC_Manager1|Selector84~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux77~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[9][2]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux77~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	combout => \ADC_Manager1|Selector84~1_combout\);

-- Location: LCFF_X21_Y10_N25
\ADC_Manager1|c_preamb_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][3]~regout\);

-- Location: LCFF_X9_Y13_N19
\ADC_Manager1|c_0_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][3]~regout\);

-- Location: LCCOMB_X21_Y10_N24
\ADC_Manager1|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][3]~regout\) # ((\ADC_Manager1|c_0_func[9][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[9][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector83~0_combout\);

-- Location: LCCOMB_X9_Y13_N18
\ADC_Manager1|Mux76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux76~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[9][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[9][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[9][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	combout => \ADC_Manager1|Mux76~0_combout\);

-- Location: LCFF_X9_Y13_N3
\ADC_Manager1|c_1_func[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][3]~regout\);

-- Location: LCCOMB_X9_Y13_N2
\ADC_Manager1|Mux76~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux76~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[9][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[9][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[9][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	combout => \ADC_Manager1|Mux76~1_combout\);

-- Location: LCCOMB_X9_Y13_N22
\ADC_Manager1|Mux76~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux76~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux76~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux76~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux76~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux76~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux76~1_combout\,
	combout => \ADC_Manager1|Mux76~2_combout\);

-- Location: LCCOMB_X13_Y11_N4
\ADC_Manager1|Selector83~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux76~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[9][3]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[9][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux76~2_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	combout => \ADC_Manager1|Selector83~1_combout\);

-- Location: LCCOMB_X13_Y11_N8
\ADC_Manager1|Mux76~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux76~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[9][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[9][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	datac => \ADC_Manager1|c_0_func[9][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux76~3_combout\);

-- Location: LCCOMB_X13_Y11_N10
\ADC_Manager1|Selector83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~2_combout\ = (\ADC_Manager1|Selector83~0_combout\) # ((\ADC_Manager1|Selector83~1_combout\) # ((\ADC_Manager1|Mux76~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector83~0_combout\,
	datab => \ADC_Manager1|Mux76~3_combout\,
	datac => \ADC_Manager1|Selector83~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector83~2_combout\);

-- Location: LCFF_X9_Y13_N11
\ADC_Manager1|c_1_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][4]~regout\);

-- Location: LCCOMB_X9_Y13_N28
\ADC_Manager1|Mux75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux75~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[9][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[9][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[9][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	combout => \ADC_Manager1|Mux75~1_combout\);

-- Location: LCCOMB_X9_Y13_N10
\ADC_Manager1|Mux75~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux75~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux75~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][4]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux75~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_1_func[9][4]~regout\,
	datad => \ADC_Manager1|Mux75~1_combout\,
	combout => \ADC_Manager1|Mux75~2_combout\);

-- Location: LCCOMB_X9_Y13_N20
\ADC_Manager1|Mux75~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux75~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux75~2_combout\ & (\ADC_Manager1|c_long_func_input[9][4]~regout\)) # (!\ADC_Manager1|Mux75~2_combout\ & ((\ADC_Manager1|Mux75~0_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux75~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	datac => \ADC_Manager1|Mux75~0_combout\,
	datad => \ADC_Manager1|Mux75~2_combout\,
	combout => \ADC_Manager1|Mux75~3_combout\);

-- Location: LCCOMB_X9_Y13_N30
\ADC_Manager1|Selector82~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~1_combout\ = (\ADC_Manager1|Mux75~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[9][4]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux75~3_combout\ & 
-- (((\ADC_Manager1|c_long_func_input[9][4]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux75~3_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector82~1_combout\);

-- Location: LCCOMB_X18_Y13_N12
\ADC_Manager1|Mux74~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux74~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[9][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][5]~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux74~3_combout\);

-- Location: LCFF_X9_Y9_N5
\ADC_Manager1|c_1_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][7]~regout\);

-- Location: LCCOMB_X18_Y11_N10
\ADC_Manager1|Mux72~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux72~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[9][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[9][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_1_func[9][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux72~1_combout\);

-- Location: LCFF_X25_Y9_N17
\ADC_Manager1|c_preamb_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][0]~regout\);

-- Location: LCFF_X25_Y9_N25
\ADC_Manager1|c_0_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[8][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][0]~regout\);

-- Location: LCCOMB_X25_Y9_N16
\ADC_Manager1|Selector78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][0]~regout\) # ((\ADC_Manager1|c_0_func[8][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[8][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector78~0_combout\);

-- Location: LCCOMB_X24_Y9_N28
\ADC_Manager1|Mux71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux71~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[8][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[8][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datad => \ADC_Manager1|c_0_func[8][0]~regout\,
	combout => \ADC_Manager1|Mux71~0_combout\);

-- Location: LCFF_X24_Y9_N23
\ADC_Manager1|c_1_func[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][0]~regout\);

-- Location: LCCOMB_X25_Y9_N10
\ADC_Manager1|Mux71~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux71~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[8][0]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[8][0]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datac => \ADC_Manager1|c_0_func[8][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux71~1_combout\);

-- Location: LCCOMB_X24_Y9_N18
\ADC_Manager1|Mux71~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux71~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux71~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[8][0]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux71~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux71~1_combout\,
	datac => \ADC_Manager1|c_1_func[8][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux71~2_combout\);

-- Location: LCCOMB_X24_Y9_N8
\ADC_Manager1|Mux71~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux71~3_combout\ = (\ADC_Manager1|Mux71~2_combout\ & (((\ADC_Manager1|c_long_func_input[8][0]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux71~2_combout\ & (\ADC_Manager1|Mux71~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux71~0_combout\,
	datab => \ADC_Manager1|Mux71~2_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux71~3_combout\);

-- Location: LCCOMB_X24_Y9_N16
\ADC_Manager1|Selector78~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[8][0]~regout\) # ((\ADC_Manager1|Mux71~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux71~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux71~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector78~1_combout\);

-- Location: LCCOMB_X14_Y8_N4
\ADC_Manager1|Selector78~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~2_combout\ = (\ADC_Manager1|Selector78~0_combout\) # ((\ADC_Manager1|Selector78~1_combout\) # ((\ADC_Manager1|Mux71~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector78~0_combout\,
	datab => \ADC_Manager1|Mux71~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector78~1_combout\,
	combout => \ADC_Manager1|Selector78~2_combout\);

-- Location: LCFF_X25_Y9_N9
\ADC_Manager1|c_preamb_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][1]~regout\);

-- Location: LCFF_X25_Y9_N7
\ADC_Manager1|c_0_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][1]~regout\);

-- Location: LCCOMB_X25_Y9_N8
\ADC_Manager1|Selector77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~0_combout\ = (\ADC_Manager1|c_0_func[8][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[8][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[8][1]~regout\ & (((\ADC_Manager1|c_preamb_func[8][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector77~0_combout\);

-- Location: LCCOMB_X24_Y9_N24
\ADC_Manager1|Mux70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux70~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[8][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[8][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux70~0_combout\);

-- Location: LCFF_X24_Y9_N15
\ADC_Manager1|c_1_func[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][1]~regout\);

-- Location: LCCOMB_X24_Y9_N2
\ADC_Manager1|Mux70~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux70~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[8][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	datac => \ADC_Manager1|c_1_func[8][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux70~1_combout\);

-- Location: LCCOMB_X25_Y10_N30
\ADC_Manager1|Mux70~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux70~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux70~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux70~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux70~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux70~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux70~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux70~0_combout\,
	combout => \ADC_Manager1|Mux70~2_combout\);

-- Location: LCCOMB_X24_Y10_N16
\ADC_Manager1|Selector77~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux70~2_combout\) # ((\ADC_Manager1|c_long_func_input[8][1]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input[8][1]~regout\ & (\ADC_Manager1|c_long_func_input~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux70~2_combout\,
	combout => \ADC_Manager1|Selector77~1_combout\);

-- Location: LCCOMB_X24_Y9_N14
\ADC_Manager1|Mux70~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux70~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[8][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][1]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	combout => \ADC_Manager1|Mux70~3_combout\);

-- Location: LCCOMB_X24_Y10_N20
\ADC_Manager1|Selector77~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~2_combout\ = (\ADC_Manager1|Selector77~1_combout\) # ((\ADC_Manager1|Selector77~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux70~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector77~1_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Mux70~3_combout\,
	datad => \ADC_Manager1|Selector77~0_combout\,
	combout => \ADC_Manager1|Selector77~2_combout\);

-- Location: LCCOMB_X20_Y11_N12
\ADC_Manager1|Mux69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux69~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[8][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[8][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	combout => \ADC_Manager1|Mux69~0_combout\);

-- Location: LCFF_X24_Y9_N27
\ADC_Manager1|c_1_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][2]~regout\);

-- Location: LCCOMB_X14_Y11_N20
\ADC_Manager1|Mux68~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux68~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[8][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[8][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_0_func[8][3]~regout\,
	combout => \ADC_Manager1|Mux68~3_combout\);

-- Location: LCCOMB_X9_Y11_N14
\ADC_Manager1|Mux67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux67~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[8][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[8][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	combout => \ADC_Manager1|Mux67~0_combout\);

-- Location: LCFF_X9_Y11_N25
\ADC_Manager1|c_1_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][4]~regout\);

-- Location: LCFF_X25_Y9_N5
\ADC_Manager1|c_preamb_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][5]~regout\);

-- Location: LCCOMB_X25_Y9_N4
\ADC_Manager1|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~0_combout\ = (\ADC_Manager1|c_0_func[8][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[8][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[8][5]~regout\ & (((\ADC_Manager1|c_preamb_func[8][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector73~0_combout\);

-- Location: LCCOMB_X14_Y11_N26
\ADC_Manager1|Mux65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux65~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[8][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[8][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[8][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux65~0_combout\);

-- Location: LCCOMB_X7_Y11_N10
\ADC_Manager1|Mux64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux64~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[8][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	datad => \ADC_Manager1|c_0_func[8][7]~regout\,
	combout => \ADC_Manager1|Mux64~0_combout\);

-- Location: LCCOMB_X13_Y11_N20
\ADC_Manager1|Mux64~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux64~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[8][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][7]~regout\,
	datab => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux64~3_combout\);

-- Location: LCFF_X7_Y11_N17
\ADC_Manager1|c_preamb_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][0]~regout\);

-- Location: LCFF_X7_Y11_N13
\ADC_Manager1|c_0_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][0]~regout\);

-- Location: LCCOMB_X7_Y11_N16
\ADC_Manager1|Selector70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][0]~regout\,
	datad => \ADC_Manager1|c_0_func[7][0]~regout\,
	combout => \ADC_Manager1|Selector70~0_combout\);

-- Location: LCCOMB_X7_Y10_N24
\ADC_Manager1|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux63~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[7][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[7][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	datac => \ADC_Manager1|c_0_func[7][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux63~0_combout\);

-- Location: LCFF_X7_Y9_N19
\ADC_Manager1|c_1_func[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][0]~regout\);

-- Location: LCCOMB_X7_Y10_N10
\ADC_Manager1|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux63~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[7][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[7][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[7][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux63~1_combout\);

-- Location: LCCOMB_X7_Y10_N30
\ADC_Manager1|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux63~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux63~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[7][0]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux63~1_combout\,
	datab => \ADC_Manager1|c_1_func[7][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux63~2_combout\);

-- Location: LCCOMB_X7_Y10_N14
\ADC_Manager1|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux63~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux63~2_combout\ & (\ADC_Manager1|c_long_func_input[7][0]~regout\)) # (!\ADC_Manager1|Mux63~2_combout\ & ((\ADC_Manager1|Mux63~0_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux63~0_combout\,
	datad => \ADC_Manager1|Mux63~2_combout\,
	combout => \ADC_Manager1|Mux63~3_combout\);

-- Location: LCCOMB_X7_Y10_N4
\ADC_Manager1|Selector70~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~1_combout\ = (\ADC_Manager1|c_long_func_input[7][0]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux63~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[7][0]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux63~3_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector70~1_combout\);

-- Location: LCCOMB_X7_Y10_N22
\ADC_Manager1|Selector70~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~2_combout\ = (\ADC_Manager1|Selector70~1_combout\) # ((\ADC_Manager1|Selector70~0_combout\) # ((\ADC_Manager1|Mux63~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux63~0_combout\,
	datab => \ADC_Manager1|Selector70~1_combout\,
	datac => \ADC_Manager1|Selector70~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector70~2_combout\);

-- Location: LCFF_X7_Y11_N7
\ADC_Manager1|c_preamb_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][1]~regout\);

-- Location: LCFF_X7_Y12_N11
\ADC_Manager1|c_0_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][1]~regout\);

-- Location: LCCOMB_X7_Y11_N6
\ADC_Manager1|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][1]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][1]~regout\,
	datad => \ADC_Manager1|c_0_func[7][1]~regout\,
	combout => \ADC_Manager1|Selector69~0_combout\);

-- Location: LCCOMB_X6_Y13_N6
\ADC_Manager1|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux62~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[7][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[7][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[7][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	combout => \ADC_Manager1|Mux62~0_combout\);

-- Location: LCFF_X7_Y9_N31
\ADC_Manager1|c_1_func[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][1]~regout\);

-- Location: LCCOMB_X6_Y13_N4
\ADC_Manager1|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux62~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[7][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[7][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_1_func[7][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	combout => \ADC_Manager1|Mux62~1_combout\);

-- Location: LCCOMB_X6_Y13_N8
\ADC_Manager1|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux62~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux62~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux62~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux62~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux62~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux62~1_combout\,
	datad => \ADC_Manager1|Mux62~0_combout\,
	combout => \ADC_Manager1|Mux62~2_combout\);

-- Location: LCCOMB_X6_Y13_N22
\ADC_Manager1|Selector69~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[7][1]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux62~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux62~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux62~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	combout => \ADC_Manager1|Selector69~1_combout\);

-- Location: LCCOMB_X15_Y10_N8
\ADC_Manager1|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux62~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[7][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[7][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[7][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	combout => \ADC_Manager1|Mux62~3_combout\);

-- Location: LCCOMB_X15_Y10_N10
\ADC_Manager1|Selector69~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~2_combout\ = (\ADC_Manager1|Selector69~1_combout\) # ((\ADC_Manager1|Selector69~0_combout\) # ((\ADC_Manager1|Mux62~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector69~1_combout\,
	datab => \ADC_Manager1|Selector69~0_combout\,
	datac => \ADC_Manager1|Mux62~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector69~2_combout\);

-- Location: LCFF_X7_Y11_N29
\ADC_Manager1|c_preamb_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][2]~regout\);

-- Location: LCFF_X7_Y11_N23
\ADC_Manager1|c_0_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][2]~regout\);

-- Location: LCCOMB_X7_Y11_N28
\ADC_Manager1|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][2]~regout\) # ((\ADC_Manager1|c_0_func[7][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[7][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[7][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector68~0_combout\);

-- Location: LCCOMB_X9_Y10_N10
\ADC_Manager1|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux61~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[7][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[7][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[7][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	combout => \ADC_Manager1|Mux61~0_combout\);

-- Location: LCFF_X7_Y9_N3
\ADC_Manager1|c_1_func[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][2]~regout\);

-- Location: LCCOMB_X8_Y10_N2
\ADC_Manager1|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux61~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[7][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[7][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	datac => \ADC_Manager1|c_0_func[7][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux61~1_combout\);

-- Location: LCCOMB_X7_Y9_N2
\ADC_Manager1|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux61~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux61~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[7][2]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[7][2]~regout\,
	datad => \ADC_Manager1|Mux61~1_combout\,
	combout => \ADC_Manager1|Mux61~2_combout\);

-- Location: LCCOMB_X9_Y10_N18
\ADC_Manager1|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux61~3_combout\ = (\ADC_Manager1|Mux61~2_combout\ & ((\ADC_Manager1|c_long_func_input[7][2]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux61~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	datab => \ADC_Manager1|Mux61~2_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux61~0_combout\,
	combout => \ADC_Manager1|Mux61~3_combout\);

-- Location: LCCOMB_X9_Y10_N20
\ADC_Manager1|Selector68~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux61~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[7][2]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux61~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	combout => \ADC_Manager1|Selector68~1_combout\);

-- Location: LCCOMB_X9_Y10_N12
\ADC_Manager1|Selector68~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~2_combout\ = (\ADC_Manager1|Selector68~1_combout\) # ((\ADC_Manager1|Selector68~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector68~1_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector68~0_combout\,
	datad => \ADC_Manager1|Mux61~0_combout\,
	combout => \ADC_Manager1|Selector68~2_combout\);

-- Location: LCFF_X7_Y11_N21
\ADC_Manager1|c_preamb_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][3]~regout\);

-- Location: LCFF_X7_Y11_N31
\ADC_Manager1|c_0_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][3]~regout\);

-- Location: LCCOMB_X7_Y11_N20
\ADC_Manager1|Selector67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[7][3]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[7][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][3]~regout\,
	datad => \ADC_Manager1|c_0_func[7][3]~regout\,
	combout => \ADC_Manager1|Selector67~0_combout\);

-- Location: LCCOMB_X7_Y11_N12
\ADC_Manager1|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux60~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[7][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[7][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[7][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	combout => \ADC_Manager1|Mux60~0_combout\);

-- Location: LCFF_X7_Y9_N5
\ADC_Manager1|c_1_func[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][3]~regout\);

-- Location: LCCOMB_X7_Y11_N26
\ADC_Manager1|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux60~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[7][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[7][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	combout => \ADC_Manager1|Mux60~1_combout\);

-- Location: LCCOMB_X7_Y11_N18
\ADC_Manager1|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux60~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux60~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux60~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux60~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux60~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux60~1_combout\,
	combout => \ADC_Manager1|Mux60~2_combout\);

-- Location: LCCOMB_X7_Y11_N14
\ADC_Manager1|Selector67~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[7][3]~regout\) # ((\ADC_Manager1|Mux60~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux60~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux60~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	combout => \ADC_Manager1|Selector67~1_combout\);

-- Location: LCCOMB_X7_Y11_N24
\ADC_Manager1|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux60~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[7][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[7][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[7][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	combout => \ADC_Manager1|Mux60~3_combout\);

-- Location: LCCOMB_X7_Y11_N4
\ADC_Manager1|Selector67~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~2_combout\ = (\ADC_Manager1|Selector67~0_combout\) # ((\ADC_Manager1|Selector67~1_combout\) # ((\ADC_Manager1|Mux60~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector67~0_combout\,
	datab => \ADC_Manager1|Selector67~1_combout\,
	datac => \ADC_Manager1|Mux60~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector67~2_combout\);

-- Location: LCFF_X18_Y8_N25
\ADC_Manager1|c_preamb_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][4]~regout\);

-- Location: LCFF_X7_Y12_N25
\ADC_Manager1|c_0_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][4]~regout\);

-- Location: LCCOMB_X18_Y8_N24
\ADC_Manager1|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[7][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[7][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][4]~regout\,
	datad => \ADC_Manager1|c_0_func[7][4]~regout\,
	combout => \ADC_Manager1|Selector66~0_combout\);

-- Location: LCCOMB_X17_Y13_N28
\ADC_Manager1|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux59~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[7][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[7][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	datad => \ADC_Manager1|c_0_func[7][4]~regout\,
	combout => \ADC_Manager1|Mux59~0_combout\);

-- Location: LCFF_X7_Y9_N23
\ADC_Manager1|c_1_func[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][4]~regout\);

-- Location: LCCOMB_X9_Y10_N22
\ADC_Manager1|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux59~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_long_func_input[7][4]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[7][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[7][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	combout => \ADC_Manager1|Mux59~1_combout\);

-- Location: LCCOMB_X9_Y10_N28
\ADC_Manager1|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux59~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux59~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][4]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux59~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux59~1_combout\,
	combout => \ADC_Manager1|Mux59~2_combout\);

-- Location: LCCOMB_X17_Y13_N22
\ADC_Manager1|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux59~3_combout\ = (\ADC_Manager1|Mux59~2_combout\ & ((\ADC_Manager1|c_long_func_input[7][4]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux59~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux59~2_combout\,
	datab => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux59~0_combout\,
	combout => \ADC_Manager1|Mux59~3_combout\);

-- Location: LCCOMB_X17_Y13_N12
\ADC_Manager1|Selector66~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux59~3_combout\) # ((\ADC_Manager1|c_long_func_input[7][4]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input[7][4]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux59~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector66~1_combout\);

-- Location: LCCOMB_X17_Y13_N8
\ADC_Manager1|Selector66~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~2_combout\ = (\ADC_Manager1|Selector66~0_combout\) # ((\ADC_Manager1|Selector66~1_combout\) # ((\ADC_Manager1|Mux59~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector66~0_combout\,
	datab => \ADC_Manager1|Mux59~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector66~1_combout\,
	combout => \ADC_Manager1|Selector66~2_combout\);

-- Location: LCFF_X20_Y10_N29
\ADC_Manager1|c_preamb_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][5]~regout\);

-- Location: LCFF_X7_Y12_N29
\ADC_Manager1|c_0_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[7][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][5]~regout\);

-- Location: LCCOMB_X20_Y10_N28
\ADC_Manager1|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][5]~regout\) # ((\ADC_Manager1|c_preamb_func[7][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[7][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[7][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector65~0_combout\);

-- Location: LCCOMB_X7_Y9_N18
\ADC_Manager1|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux58~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[7][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[7][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[7][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	combout => \ADC_Manager1|Mux58~0_combout\);

-- Location: LCCOMB_X7_Y9_N16
\ADC_Manager1|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux58~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[7][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[7][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	datac => \ADC_Manager1|c_1_func[7][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux58~1_combout\);

-- Location: LCCOMB_X7_Y9_N24
\ADC_Manager1|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux58~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux58~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux58~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux58~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux58~0_combout\,
	datac => \ADC_Manager1|Mux58~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux58~2_combout\);

-- Location: LCCOMB_X8_Y9_N4
\ADC_Manager1|Selector65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~1_combout\ = (\ADC_Manager1|c_long_func_input[7][5]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux58~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[7][5]~regout\ & (\ADC_Manager1|Mux58~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	datab => \ADC_Manager1|Mux58~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector65~1_combout\);

-- Location: LCCOMB_X15_Y10_N16
\ADC_Manager1|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux58~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[7][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[7][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][5]~regout\,
	datab => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux58~3_combout\);

-- Location: LCCOMB_X15_Y10_N0
\ADC_Manager1|Selector65~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~2_combout\ = (\ADC_Manager1|Selector65~1_combout\) # ((\ADC_Manager1|Selector65~0_combout\) # ((\ADC_Manager1|Mux58~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector65~1_combout\,
	datab => \ADC_Manager1|Selector65~0_combout\,
	datac => \ADC_Manager1|Mux58~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector65~2_combout\);

-- Location: LCFF_X7_Y11_N9
\ADC_Manager1|c_0_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][6]~regout\);

-- Location: LCFF_X7_Y9_N29
\ADC_Manager1|c_1_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][6]~regout\);

-- Location: LCCOMB_X8_Y13_N12
\ADC_Manager1|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux57~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[7][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	combout => \ADC_Manager1|Mux57~1_combout\);

-- Location: LCCOMB_X8_Y13_N14
\ADC_Manager1|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux57~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux57~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[7][6]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux57~1_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[7][6]~regout\,
	combout => \ADC_Manager1|Mux57~2_combout\);

-- Location: LCFF_X20_Y10_N25
\ADC_Manager1|c_preamb_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][7]~regout\);

-- Location: LCCOMB_X20_Y10_N24
\ADC_Manager1|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[7][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[7][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[7][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][7]~regout\,
	datad => \ADC_Manager1|c_0_func[7][7]~regout\,
	combout => \ADC_Manager1|Selector63~0_combout\);

-- Location: LCCOMB_X14_Y10_N28
\ADC_Manager1|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux56~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[7][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[7][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[7][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	combout => \ADC_Manager1|Mux56~0_combout\);

-- Location: LCFF_X8_Y12_N15
\ADC_Manager1|c_preamb_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][0]~regout\);

-- Location: LCFF_X8_Y7_N19
\ADC_Manager1|c_0_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][0]~regout\);

-- Location: LCCOMB_X8_Y12_N14
\ADC_Manager1|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~0_combout\ = (\ADC_Manager1|c_0_func[6][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[6][0]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[6][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[6][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector62~0_combout\);

-- Location: LCCOMB_X22_Y10_N20
\ADC_Manager1|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux55~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[6][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[6][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[6][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	combout => \ADC_Manager1|Mux55~0_combout\);

-- Location: LCFF_X22_Y10_N29
\ADC_Manager1|c_1_func[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][0]~regout\);

-- Location: LCCOMB_X22_Y10_N24
\ADC_Manager1|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux55~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_long_func_input[6][0]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[6][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[6][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	combout => \ADC_Manager1|Mux55~1_combout\);

-- Location: LCCOMB_X22_Y10_N4
\ADC_Manager1|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux55~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux55~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[6][0]~regout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux55~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux55~1_combout\,
	datad => \ADC_Manager1|c_1_func[6][0]~regout\,
	combout => \ADC_Manager1|Mux55~2_combout\);

-- Location: LCCOMB_X22_Y10_N16
\ADC_Manager1|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux55~3_combout\ = (\ADC_Manager1|Mux55~2_combout\ & (((\ADC_Manager1|c_long_func_input[6][0]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux55~2_combout\ & (\ADC_Manager1|Mux55~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux55~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	datac => \ADC_Manager1|Mux55~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux55~3_combout\);

-- Location: LCCOMB_X22_Y10_N26
\ADC_Manager1|Selector62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~1_combout\ = (\ADC_Manager1|Mux55~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[6][0]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux55~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input[6][0]~regout\ & (\ADC_Manager1|c_long_func_input~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux55~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector62~1_combout\);

-- Location: LCCOMB_X13_Y10_N8
\ADC_Manager1|Selector62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~2_combout\ = (\ADC_Manager1|Selector62~1_combout\) # ((\ADC_Manager1|Selector62~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux55~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector62~1_combout\,
	datab => \ADC_Manager1|Selector62~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Mux55~0_combout\,
	combout => \ADC_Manager1|Selector62~2_combout\);

-- Location: LCFF_X8_Y12_N21
\ADC_Manager1|c_preamb_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][1]~regout\);

-- Location: LCFF_X8_Y7_N5
\ADC_Manager1|c_0_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][1]~regout\);

-- Location: LCCOMB_X8_Y12_N20
\ADC_Manager1|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~0_combout\ = (\ADC_Manager1|c_0_func[6][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[6][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[6][1]~regout\ & (((\ADC_Manager1|c_preamb_func[6][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector61~0_combout\);

-- Location: LCCOMB_X22_Y10_N10
\ADC_Manager1|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux54~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[6][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[6][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[6][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	combout => \ADC_Manager1|Mux54~0_combout\);

-- Location: LCFF_X22_Y10_N1
\ADC_Manager1|c_1_func[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][1]~regout\);

-- Location: LCCOMB_X22_Y10_N14
\ADC_Manager1|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux54~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[6][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	datac => \ADC_Manager1|c_1_func[6][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux54~1_combout\);

-- Location: LCCOMB_X22_Y10_N6
\ADC_Manager1|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux54~2_combout\ = (\ADC_Manager1|Mux54~0_combout\ & ((\ADC_Manager1|Mux54~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux54~0_combout\ & 
-- (\ADC_Manager1|Mux54~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux54~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux54~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux54~2_combout\);

-- Location: LCCOMB_X15_Y12_N14
\ADC_Manager1|Selector61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[6][1]~regout\) # ((\ADC_Manager1|Mux54~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux54~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux54~2_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector61~1_combout\);

-- Location: LCCOMB_X15_Y12_N18
\ADC_Manager1|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux54~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[6][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[6][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux54~3_combout\);

-- Location: LCCOMB_X15_Y12_N8
\ADC_Manager1|Selector61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~2_combout\ = (\ADC_Manager1|Selector61~0_combout\) # ((\ADC_Manager1|Selector61~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector61~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector61~1_combout\,
	datad => \ADC_Manager1|Mux54~3_combout\,
	combout => \ADC_Manager1|Selector61~2_combout\);

-- Location: LCFF_X8_Y12_N9
\ADC_Manager1|c_preamb_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][2]~regout\);

-- Location: LCFF_X8_Y7_N1
\ADC_Manager1|c_0_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][2]~regout\);

-- Location: LCCOMB_X8_Y12_N8
\ADC_Manager1|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[6][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][2]~regout\,
	datad => \ADC_Manager1|c_0_func[6][2]~regout\,
	combout => \ADC_Manager1|Selector60~0_combout\);

-- Location: LCCOMB_X14_Y12_N2
\ADC_Manager1|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux53~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[6][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[6][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	datab => \ADC_Manager1|c_0_func[6][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux53~0_combout\);

-- Location: LCFF_X8_Y4_N29
\ADC_Manager1|c_1_func[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][2]~regout\);

-- Location: LCCOMB_X7_Y8_N26
\ADC_Manager1|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux53~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (((\ADC_Manager1|c_long_func_input[6][2]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[6][2]~regout\ & ((!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux53~1_combout\);

-- Location: LCCOMB_X8_Y8_N30
\ADC_Manager1|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux53~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux53~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[6][2]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux53~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux53~1_combout\,
	combout => \ADC_Manager1|Mux53~2_combout\);

-- Location: LCCOMB_X14_Y12_N4
\ADC_Manager1|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux53~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux53~2_combout\ & ((\ADC_Manager1|c_long_func_input[6][2]~regout\))) # (!\ADC_Manager1|Mux53~2_combout\ & (\ADC_Manager1|Mux53~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux53~0_combout\,
	datac => \ADC_Manager1|Mux53~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	combout => \ADC_Manager1|Mux53~3_combout\);

-- Location: LCCOMB_X15_Y12_N22
\ADC_Manager1|Selector60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~1_combout\ = (\ADC_Manager1|c_long_func_input[6][2]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux53~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[6][2]~regout\ & (\ADC_Manager1|Mux53~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	datab => \ADC_Manager1|Mux53~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector60~1_combout\);

-- Location: LCCOMB_X15_Y12_N6
\ADC_Manager1|Selector60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~2_combout\ = (\ADC_Manager1|Selector60~0_combout\) # ((\ADC_Manager1|Selector60~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux53~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux53~0_combout\,
	datac => \ADC_Manager1|Selector60~0_combout\,
	datad => \ADC_Manager1|Selector60~1_combout\,
	combout => \ADC_Manager1|Selector60~2_combout\);

-- Location: LCFF_X8_Y12_N31
\ADC_Manager1|c_preamb_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][3]~regout\);

-- Location: LCFF_X8_Y7_N17
\ADC_Manager1|c_0_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][3]~regout\);

-- Location: LCCOMB_X8_Y12_N30
\ADC_Manager1|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][3]~regout\) # ((\ADC_Manager1|c_0_func[6][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[6][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[6][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector59~0_combout\);

-- Location: LCCOMB_X8_Y4_N16
\ADC_Manager1|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux52~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[6][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[6][3]~regout\,
	combout => \ADC_Manager1|Mux52~0_combout\);

-- Location: LCFF_X8_Y4_N19
\ADC_Manager1|c_1_func[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][3]~regout\);

-- Location: LCCOMB_X8_Y4_N28
\ADC_Manager1|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux52~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[6][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	datab => \ADC_Manager1|c_1_func[6][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux52~1_combout\);

-- Location: LCCOMB_X8_Y4_N26
\ADC_Manager1|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux52~2_combout\ = (\ADC_Manager1|Mux52~1_combout\ & ((\ADC_Manager1|Mux52~0_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux52~1_combout\ & 
-- (\ADC_Manager1|Mux52~0_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux52~1_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux52~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux52~2_combout\);

-- Location: LCCOMB_X8_Y4_N22
\ADC_Manager1|Selector59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux52~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[6][3]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Mux52~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	combout => \ADC_Manager1|Selector59~1_combout\);

-- Location: LCCOMB_X15_Y12_N20
\ADC_Manager1|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux52~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[6][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[6][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	datad => \ADC_Manager1|c_0_func[6][3]~regout\,
	combout => \ADC_Manager1|Mux52~3_combout\);

-- Location: LCCOMB_X15_Y12_N16
\ADC_Manager1|Selector59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~2_combout\ = (\ADC_Manager1|Selector59~0_combout\) # ((\ADC_Manager1|Selector59~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux52~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector59~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Mux52~3_combout\,
	datad => \ADC_Manager1|Selector59~1_combout\,
	combout => \ADC_Manager1|Selector59~2_combout\);

-- Location: LCFF_X8_Y12_N1
\ADC_Manager1|c_preamb_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][4]~regout\);

-- Location: LCFF_X8_Y7_N3
\ADC_Manager1|c_0_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][4]~regout\);

-- Location: LCCOMB_X8_Y12_N0
\ADC_Manager1|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~0_combout\ = (\ADC_Manager1|c_0_func[6][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[6][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[6][4]~regout\ & (((\ADC_Manager1|c_preamb_func[6][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector58~0_combout\);

-- Location: LCCOMB_X8_Y12_N24
\ADC_Manager1|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux51~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[6][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[6][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[6][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	combout => \ADC_Manager1|Mux51~0_combout\);

-- Location: LCFF_X8_Y4_N15
\ADC_Manager1|c_1_func[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][4]~regout\);

-- Location: LCCOMB_X9_Y4_N2
\ADC_Manager1|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux51~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[6][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[6][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux51~1_combout\);

-- Location: LCCOMB_X8_Y4_N14
\ADC_Manager1|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux51~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux51~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[6][4]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux51~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux51~1_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[6][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux51~2_combout\);

-- Location: LCCOMB_X8_Y4_N30
\ADC_Manager1|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux51~3_combout\ = (\ADC_Manager1|Mux51~2_combout\ & ((\ADC_Manager1|c_long_func_input[6][4]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux51~2_combout\ & (((\ADC_Manager1|Mux51~0_combout\ & 
-- \ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	datab => \ADC_Manager1|Mux51~2_combout\,
	datac => \ADC_Manager1|Mux51~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux51~3_combout\);

-- Location: LCCOMB_X8_Y4_N10
\ADC_Manager1|Selector58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux51~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[6][4]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[6][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	datad => \ADC_Manager1|Mux51~3_combout\,
	combout => \ADC_Manager1|Selector58~1_combout\);

-- Location: LCCOMB_X8_Y12_N22
\ADC_Manager1|Selector58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~2_combout\ = (\ADC_Manager1|Selector58~0_combout\) # ((\ADC_Manager1|Selector58~1_combout\) # ((\ADC_Manager1|Mux51~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux51~0_combout\,
	datab => \ADC_Manager1|Selector58~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector58~1_combout\,
	combout => \ADC_Manager1|Selector58~2_combout\);

-- Location: LCFF_X8_Y12_N11
\ADC_Manager1|c_preamb_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][5]~regout\);

-- Location: LCFF_X8_Y7_N13
\ADC_Manager1|c_0_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][5]~regout\);

-- Location: LCCOMB_X8_Y12_N10
\ADC_Manager1|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][5]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[6][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][5]~regout\,
	datad => \ADC_Manager1|c_0_func[6][5]~regout\,
	combout => \ADC_Manager1|Selector57~0_combout\);

-- Location: LCCOMB_X8_Y4_N18
\ADC_Manager1|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux50~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[6][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[6][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	combout => \ADC_Manager1|Mux50~0_combout\);

-- Location: LCFF_X8_Y4_N5
\ADC_Manager1|c_1_func[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][5]~regout\);

-- Location: LCCOMB_X8_Y4_N4
\ADC_Manager1|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux50~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[6][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[6][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[6][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	combout => \ADC_Manager1|Mux50~1_combout\);

-- Location: LCCOMB_X8_Y4_N20
\ADC_Manager1|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux50~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux50~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux50~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux50~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux50~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux50~1_combout\,
	datad => \ADC_Manager1|Mux50~0_combout\,
	combout => \ADC_Manager1|Mux50~2_combout\);

-- Location: LCCOMB_X8_Y4_N6
\ADC_Manager1|Selector57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux50~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[6][5]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Mux50~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	combout => \ADC_Manager1|Selector57~1_combout\);

-- Location: LCCOMB_X8_Y12_N2
\ADC_Manager1|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux50~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[6][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[6][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	combout => \ADC_Manager1|Mux50~3_combout\);

-- Location: LCCOMB_X8_Y12_N16
\ADC_Manager1|Selector57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~2_combout\ = (\ADC_Manager1|Selector57~1_combout\) # ((\ADC_Manager1|Selector57~0_combout\) # ((\ADC_Manager1|Mux50~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector57~1_combout\,
	datab => \ADC_Manager1|Mux50~3_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector57~0_combout\,
	combout => \ADC_Manager1|Selector57~2_combout\);

-- Location: LCFF_X8_Y4_N17
\ADC_Manager1|c_1_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][6]~regout\);

-- Location: LCCOMB_X13_Y9_N4
\ADC_Manager1|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux49~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[6][6]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[6][6]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	datab => \ADC_Manager1|c_0_func[6][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux49~1_combout\);

-- Location: LCCOMB_X13_Y9_N14
\ADC_Manager1|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux49~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux49~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[6][6]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux49~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux49~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux49~2_combout\);

-- Location: LCCOMB_X13_Y9_N18
\ADC_Manager1|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux49~3_combout\ = (\ADC_Manager1|Mux49~2_combout\ & ((\ADC_Manager1|c_long_func_input[6][6]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux49~2_combout\ & (((\ADC_Manager1|Mux49~0_combout\ & 
-- \ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	datab => \ADC_Manager1|Mux49~0_combout\,
	datac => \ADC_Manager1|Mux49~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux49~3_combout\);

-- Location: LCCOMB_X13_Y9_N16
\ADC_Manager1|Selector56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[6][6]~regout\) # ((\ADC_Manager1|Mux49~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux49~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux49~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector56~1_combout\);

-- Location: LCFF_X8_Y12_N27
\ADC_Manager1|c_preamb_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][7]~regout\);

-- Location: LCFF_X8_Y7_N23
\ADC_Manager1|c_0_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][7]~regout\);

-- Location: LCCOMB_X8_Y12_N26
\ADC_Manager1|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][7]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[6][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[6][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][7]~regout\,
	datad => \ADC_Manager1|c_0_func[6][7]~regout\,
	combout => \ADC_Manager1|Selector55~0_combout\);

-- Location: LCCOMB_X9_Y9_N26
\ADC_Manager1|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux48~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[6][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[6][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	combout => \ADC_Manager1|Mux48~0_combout\);

-- Location: LCFF_X7_Y3_N19
\ADC_Manager1|c_1_func[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[6][7]~regout\);

-- Location: LCCOMB_X9_Y9_N18
\ADC_Manager1|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux48~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[6][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[6][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	combout => \ADC_Manager1|Mux48~1_combout\);

-- Location: LCCOMB_X9_Y9_N2
\ADC_Manager1|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux48~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux48~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux48~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux48~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux48~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux48~1_combout\,
	combout => \ADC_Manager1|Mux48~2_combout\);

-- Location: LCCOMB_X13_Y9_N10
\ADC_Manager1|Selector55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[6][7]~regout\) # ((\ADC_Manager1|Mux48~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (((\ADC_Manager1|Mux48~2_combout\ & \ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	datac => \ADC_Manager1|Mux48~2_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector55~1_combout\);

-- Location: LCCOMB_X9_Y9_N20
\ADC_Manager1|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux48~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[6][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[6][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	combout => \ADC_Manager1|Mux48~3_combout\);

-- Location: LCCOMB_X13_Y9_N2
\ADC_Manager1|Selector55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~2_combout\ = (\ADC_Manager1|Selector55~0_combout\) # ((\ADC_Manager1|Selector55~1_combout\) # ((\ADC_Manager1|Mux48~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux48~3_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector55~0_combout\,
	datad => \ADC_Manager1|Selector55~1_combout\,
	combout => \ADC_Manager1|Selector55~2_combout\);

-- Location: LCFF_X9_Y1_N29
\ADC_Manager1|c_preamb_func[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][0]~regout\);

-- Location: LCFF_X6_Y5_N17
\ADC_Manager1|c_1_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[1][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][0]~regout\);

-- Location: LCCOMB_X9_Y1_N28
\ADC_Manager1|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[1][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][0]~regout\,
	datad => \ADC_Manager1|c_1_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector102~0_combout\);

-- Location: LCCOMB_X14_Y1_N20
\ADC_Manager1|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~1_combout\ = (\ADC_Manager1|Selector102~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][0]~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector102~0_combout\,
	combout => \ADC_Manager1|Selector102~1_combout\);

-- Location: LCCOMB_X14_Y1_N18
\ADC_Manager1|Selector102~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[1][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[11][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][0]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector102~2_combout\);

-- Location: LCFF_X7_Y6_N21
\ADC_Manager1|c_0_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][0]~regout\);

-- Location: LCCOMB_X9_Y6_N6
\ADC_Manager1|Selector102~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[1][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[1][0]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[1][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[1][0]~regout\,
	datad => \ADC_Manager1|c_1_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector102~3_combout\);

-- Location: LCCOMB_X14_Y1_N24
\ADC_Manager1|Selector102~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector102~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[11][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][0]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector102~3_combout\,
	combout => \ADC_Manager1|Selector102~4_combout\);

-- Location: LCCOMB_X14_Y1_N2
\ADC_Manager1|Selector102~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector102~5_combout\ = (\ADC_Manager1|Selector102~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector102~4_combout\) # (\ADC_Manager1|Selector102~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector102~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector102~1_combout\,
	datad => \ADC_Manager1|Selector102~2_combout\,
	combout => \ADC_Manager1|Selector102~5_combout\);

-- Location: LCFF_X7_Y10_N21
\ADC_Manager1|c_preamb_func[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][2]~regout\);

-- Location: LCCOMB_X7_Y10_N20
\ADC_Manager1|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~0_combout\ = (\ADC_Manager1|c_1_func[1][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector100~0_combout\);

-- Location: LCCOMB_X22_Y9_N0
\ADC_Manager1|Selector100~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[1][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[1][2]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[1][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[1][2]~regout\,
	datad => \ADC_Manager1|c_0_func[1][2]~regout\,
	combout => \ADC_Manager1|Selector100~3_combout\);

-- Location: LCCOMB_X22_Y9_N10
\ADC_Manager1|Selector100~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector100~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[11][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[11][2]~regout\,
	datad => \ADC_Manager1|Selector100~3_combout\,
	combout => \ADC_Manager1|Selector100~4_combout\);

-- Location: LCFF_X8_Y10_N11
\ADC_Manager1|c_preamb_func[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][3]~regout\);

-- Location: LCCOMB_X8_Y10_N10
\ADC_Manager1|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][3]~regout\) # ((\ADC_Manager1|c_preamb_func[11][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[11][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[1][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector99~0_combout\);

-- Location: LCCOMB_X8_Y10_N22
\ADC_Manager1|Selector99~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_1_func[1][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_0_func[1][3]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[1][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_1_func[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[1][3]~regout\,
	datac => \ADC_Manager1|c_0_func[1][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector99~3_combout\);

-- Location: LCFF_X7_Y13_N13
\ADC_Manager1|c_preamb_func[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][4]~regout\);

-- Location: LCFF_X5_Y6_N27
\ADC_Manager1|c_1_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][4]~regout\);

-- Location: LCCOMB_X7_Y13_N12
\ADC_Manager1|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[11][4]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[1][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][4]~regout\,
	datad => \ADC_Manager1|c_1_func[1][4]~regout\,
	combout => \ADC_Manager1|Selector98~0_combout\);

-- Location: LCCOMB_X19_Y12_N20
\ADC_Manager1|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~1_combout\ = (\ADC_Manager1|Selector98~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][4]~regout\,
	datac => \ADC_Manager1|Selector98~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector98~1_combout\);

-- Location: LCCOMB_X19_Y12_N22
\ADC_Manager1|Selector98~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[1][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[11][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[11][4]~regout\,
	datad => \ADC_Manager1|c_1_func[1][4]~regout\,
	combout => \ADC_Manager1|Selector98~2_combout\);

-- Location: LCCOMB_X5_Y6_N14
\ADC_Manager1|Selector98~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[1][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[1][4]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[1][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[1][4]~regout\,
	datad => \ADC_Manager1|c_1_func[1][4]~regout\,
	combout => \ADC_Manager1|Selector98~3_combout\);

-- Location: LCCOMB_X19_Y12_N8
\ADC_Manager1|Selector98~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector98~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[11][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[11][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector98~3_combout\,
	combout => \ADC_Manager1|Selector98~4_combout\);

-- Location: LCCOMB_X19_Y12_N2
\ADC_Manager1|Selector98~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector98~5_combout\ = (\ADC_Manager1|Selector98~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector98~2_combout\) # (\ADC_Manager1|Selector98~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector98~1_combout\,
	datab => \ADC_Manager1|Selector98~2_combout\,
	datac => \ADC_Manager1|Selector98~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector98~5_combout\);

-- Location: LCCOMB_X17_Y12_N20
\ADC_Manager1|Selector97~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[1][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[11][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[1][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[11][5]~regout\,
	combout => \ADC_Manager1|Selector97~2_combout\);

-- Location: LCCOMB_X14_Y12_N8
\ADC_Manager1|Selector97~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[1][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[1][5]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[1][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_1_func[1][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[1][5]~regout\,
	combout => \ADC_Manager1|Selector97~3_combout\);

-- Location: LCFF_X6_Y4_N27
\ADC_Manager1|c_1_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[1][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][6]~regout\);

-- Location: LCCOMB_X19_Y11_N0
\ADC_Manager1|Selector96~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~3_combout\ = (\ADC_Manager1|c_1_func[1][6]~regout\ & ((\ADC_Manager1|c_0_func[1][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_1_func[1][6]~regout\ 
-- & (\ADC_Manager1|c_0_func[1][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[1][6]~regout\,
	combout => \ADC_Manager1|Selector96~3_combout\);

-- Location: LCCOMB_X19_Y12_N10
\ADC_Manager1|Selector96~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector96~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[11][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[11][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector96~3_combout\,
	combout => \ADC_Manager1|Selector96~4_combout\);

-- Location: LCCOMB_X20_Y8_N24
\ADC_Manager1|Selector95~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[1][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[11][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][7]~regout\,
	combout => \ADC_Manager1|Selector95~2_combout\);

-- Location: LCFF_X22_Y11_N29
\ADC_Manager1|c_0_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][0]~regout\);

-- Location: LCCOMB_X22_Y11_N12
\ADC_Manager1|Selector94~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[0][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[0][0]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[0][0]~regout\,
	datad => \ADC_Manager1|c_1_func[0][0]~regout\,
	combout => \ADC_Manager1|Selector94~3_combout\);

-- Location: LCCOMB_X19_Y10_N24
\ADC_Manager1|Selector94~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector94~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[10][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector94~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[10][0]~regout\,
	combout => \ADC_Manager1|Selector94~4_combout\);

-- Location: LCFF_X22_Y11_N7
\ADC_Manager1|c_0_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[0][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][1]~regout\);

-- Location: LCCOMB_X22_Y11_N22
\ADC_Manager1|Selector93~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_1_func[0][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_0_func[0][1]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[0][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_1_func[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[0][1]~regout\,
	datac => \ADC_Manager1|c_0_func[0][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector93~3_combout\);

-- Location: LCCOMB_X18_Y9_N24
\ADC_Manager1|Selector93~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector93~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[10][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][1]~regout\,
	datab => \ADC_Manager1|Selector93~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector93~4_combout\);

-- Location: LCFF_X25_Y11_N19
\ADC_Manager1|c_0_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[0][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][2]~regout\);

-- Location: LCCOMB_X25_Y11_N8
\ADC_Manager1|Selector92~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[0][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[0][2]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[0][2]~regout\,
	datac => \ADC_Manager1|c_1_func[0][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector92~3_combout\);

-- Location: LCCOMB_X18_Y9_N16
\ADC_Manager1|Selector92~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector92~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[10][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector92~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[10][2]~regout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector92~4_combout\);

-- Location: LCCOMB_X20_Y9_N6
\ADC_Manager1|Selector91~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[0][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[10][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][3]~regout\,
	datab => \ADC_Manager1|c_1_func[0][3]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector91~2_combout\);

-- Location: LCFF_X8_Y13_N19
\ADC_Manager1|c_preamb_func[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][4]~regout\);

-- Location: LCFF_X8_Y13_N5
\ADC_Manager1|c_1_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][4]~regout\);

-- Location: LCCOMB_X8_Y13_N18
\ADC_Manager1|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][4]~regout\,
	datad => \ADC_Manager1|c_1_func[0][4]~regout\,
	combout => \ADC_Manager1|Selector90~0_combout\);

-- Location: LCCOMB_X14_Y13_N22
\ADC_Manager1|Selector90~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[0][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[10][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[0][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[10][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector90~2_combout\);

-- Location: LCFF_X7_Y7_N1
\ADC_Manager1|c_0_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[0][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][6]~regout\);

-- Location: LCCOMB_X9_Y12_N14
\ADC_Manager1|Selector88~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~3_combout\ = (\ADC_Manager1|c_0_func[0][6]~regout\ & ((\ADC_Manager1|c_1_func[0][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[0][6]~regout\ 
-- & (\ADC_Manager1|c_1_func[0][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_1_func[0][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector88~3_combout\);

-- Location: LCCOMB_X9_Y12_N8
\ADC_Manager1|Selector88~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector88~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[10][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector88~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[10][6]~regout\,
	combout => \ADC_Manager1|Selector88~4_combout\);

-- Location: LCFF_X8_Y13_N7
\ADC_Manager1|c_preamb_func[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][7]~regout\);

-- Location: LCCOMB_X8_Y13_N6
\ADC_Manager1|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~0_combout\ = (\ADC_Manager1|c_1_func[0][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][7]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector87~0_combout\);

-- Location: LCCOMB_X9_Y12_N2
\ADC_Manager1|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~1_combout\ = (\ADC_Manager1|Selector87~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector87~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[10][7]~regout\,
	combout => \ADC_Manager1|Selector87~1_combout\);

-- Location: LCCOMB_X9_Y12_N26
\ADC_Manager1|Selector87~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[0][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[10][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[10][7]~regout\,
	combout => \ADC_Manager1|Selector87~2_combout\);

-- Location: LCCOMB_X9_Y12_N22
\ADC_Manager1|Selector87~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~3_combout\ = (\ADC_Manager1|c_1_func[0][7]~regout\ & ((\ADC_Manager1|c_0_func[0][7]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_1_func[0][7]~regout\ 
-- & (\ADC_Manager1|c_0_func[0][7]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[0][7]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector87~3_combout\);

-- Location: LCCOMB_X9_Y12_N12
\ADC_Manager1|Selector87~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector87~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[10][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|Selector87~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_long_func_input[10][7]~regout\,
	combout => \ADC_Manager1|Selector87~4_combout\);

-- Location: LCCOMB_X9_Y12_N24
\ADC_Manager1|Selector87~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector87~5_combout\ = (\ADC_Manager1|Selector87~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector87~4_combout\) # (\ADC_Manager1|Selector87~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector87~4_combout\,
	datab => \ADC_Manager1|Selector87~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector87~1_combout\,
	combout => \ADC_Manager1|Selector87~5_combout\);

-- Location: LCFF_X6_Y6_N11
\ADC_Manager1|c_preamb_func[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][0]~regout\);

-- Location: LCCOMB_X6_Y6_N10
\ADC_Manager1|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[1][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[1][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][0]~regout\,
	datad => \ADC_Manager1|c_0_func[1][0]~regout\,
	combout => \ADC_Manager1|Selector22~0_combout\);

-- Location: LCCOMB_X7_Y6_N8
\ADC_Manager1|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux15~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[1][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[1][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datad => \ADC_Manager1|c_0_func[1][0]~regout\,
	combout => \ADC_Manager1|Mux15~0_combout\);

-- Location: LCCOMB_X7_Y6_N20
\ADC_Manager1|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux15~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[1][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datac => \ADC_Manager1|c_0_func[1][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux15~1_combout\);

-- Location: LCCOMB_X7_Y7_N4
\ADC_Manager1|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux15~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux15~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[1][0]~regout\))) 
-- # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux15~1_combout\,
	datad => \ADC_Manager1|c_1_func[1][0]~regout\,
	combout => \ADC_Manager1|Mux15~2_combout\);

-- Location: LCCOMB_X6_Y11_N20
\ADC_Manager1|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux15~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux15~2_combout\ & ((\ADC_Manager1|c_long_func_input[1][0]~regout\))) # (!\ADC_Manager1|Mux15~2_combout\ & (\ADC_Manager1|Mux15~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux15~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datad => \ADC_Manager1|Mux15~2_combout\,
	combout => \ADC_Manager1|Mux15~3_combout\);

-- Location: LCCOMB_X6_Y11_N6
\ADC_Manager1|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][0]~regout\) # ((\ADC_Manager1|Mux15~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (((\ADC_Manager1|Mux15~3_combout\ & \ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datac => \ADC_Manager1|Mux15~3_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector22~1_combout\);

-- Location: LCCOMB_X6_Y6_N6
\ADC_Manager1|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~2_combout\ = (\ADC_Manager1|Selector22~0_combout\) # ((\ADC_Manager1|Selector22~1_combout\) # ((\ADC_Manager1|Mux15~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector22~0_combout\,
	datab => \ADC_Manager1|Mux15~0_combout\,
	datac => \ADC_Manager1|Selector22~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector22~2_combout\);

-- Location: LCFF_X13_Y9_N9
\ADC_Manager1|c_preamb_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][2]~regout\);

-- Location: LCCOMB_X13_Y9_N8
\ADC_Manager1|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[1][2]~regout\) # ((\ADC_Manager1|c_0_func[1][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[1][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[1][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector20~0_combout\);

-- Location: LCCOMB_X7_Y6_N30
\ADC_Manager1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux12~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[1][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[1][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[1][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	combout => \ADC_Manager1|Mux12~0_combout\);

-- Location: LCCOMB_X7_Y6_N12
\ADC_Manager1|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux12~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[1][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[1][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[1][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	combout => \ADC_Manager1|Mux12~1_combout\);

-- Location: LCCOMB_X7_Y6_N22
\ADC_Manager1|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux12~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux12~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux12~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux12~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux12~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux12~1_combout\,
	combout => \ADC_Manager1|Mux12~2_combout\);

-- Location: LCCOMB_X14_Y7_N16
\ADC_Manager1|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][3]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux12~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	datad => \ADC_Manager1|Mux12~2_combout\,
	combout => \ADC_Manager1|Selector19~1_combout\);

-- Location: LCCOMB_X5_Y6_N8
\ADC_Manager1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux11~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[1][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[1][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	combout => \ADC_Manager1|Mux11~0_combout\);

-- Location: LCCOMB_X5_Y6_N2
\ADC_Manager1|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux11~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[1][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[1][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	combout => \ADC_Manager1|Mux11~1_combout\);

-- Location: LCCOMB_X5_Y6_N0
\ADC_Manager1|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux11~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux11~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[1][4]~regout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux11~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[1][4]~regout\,
	combout => \ADC_Manager1|Mux11~2_combout\);

-- Location: LCCOMB_X5_Y6_N24
\ADC_Manager1|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux11~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux11~2_combout\ & ((\ADC_Manager1|c_long_func_input[1][4]~regout\))) # (!\ADC_Manager1|Mux11~2_combout\ & (\ADC_Manager1|Mux11~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux11~2_combout\,
	datac => \ADC_Manager1|Mux11~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	combout => \ADC_Manager1|Mux11~3_combout\);

-- Location: LCCOMB_X13_Y7_N18
\ADC_Manager1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux10~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[1][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[1][5]~regout\,
	combout => \ADC_Manager1|Mux10~0_combout\);

-- Location: LCCOMB_X13_Y7_N30
\ADC_Manager1|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux10~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[1][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	datac => \ADC_Manager1|c_1_func[1][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux10~1_combout\);

-- Location: LCCOMB_X13_Y7_N4
\ADC_Manager1|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux10~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux10~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux10~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux10~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux10~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux10~1_combout\,
	combout => \ADC_Manager1|Mux10~2_combout\);

-- Location: LCCOMB_X13_Y7_N24
\ADC_Manager1|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][5]~regout\) # ((\ADC_Manager1|Mux10~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux10~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux10~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	combout => \ADC_Manager1|Selector17~1_combout\);

-- Location: LCFF_X19_Y7_N5
\ADC_Manager1|c_preamb_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[1][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][6]~regout\);

-- Location: LCCOMB_X18_Y10_N6
\ADC_Manager1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux9~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[1][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[1][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	combout => \ADC_Manager1|Mux9~0_combout\);

-- Location: LCCOMB_X5_Y6_N10
\ADC_Manager1|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux8~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[1][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	datad => \ADC_Manager1|c_1_func[1][7]~regout\,
	combout => \ADC_Manager1|Mux8~1_combout\);

-- Location: LCCOMB_X13_Y7_N20
\ADC_Manager1|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux8~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[1][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[1][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	datad => \ADC_Manager1|c_0_func[1][7]~regout\,
	combout => \ADC_Manager1|Mux8~3_combout\);

-- Location: LCFF_X26_Y11_N9
\ADC_Manager1|c_preamb_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][0]~regout\);

-- Location: LCCOMB_X26_Y11_N8
\ADC_Manager1|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[0][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][0]~regout\,
	datad => \ADC_Manager1|c_0_func[0][0]~regout\,
	combout => \ADC_Manager1|Selector14~0_combout\);

-- Location: LCCOMB_X22_Y11_N28
\ADC_Manager1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux7~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[0][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[0][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datac => \ADC_Manager1|c_0_func[0][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux7~0_combout\);

-- Location: LCCOMB_X22_Y11_N20
\ADC_Manager1|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux7~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[0][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datac => \ADC_Manager1|c_0_func[0][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux7~1_combout\);

-- Location: LCCOMB_X22_Y11_N16
\ADC_Manager1|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux7~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux7~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[0][0]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux7~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[0][0]~regout\,
	datac => \ADC_Manager1|Mux7~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux7~2_combout\);

-- Location: LCCOMB_X22_Y11_N30
\ADC_Manager1|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux7~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux7~2_combout\ & (\ADC_Manager1|c_long_func_input[0][0]~regout\)) # (!\ADC_Manager1|Mux7~2_combout\ & ((\ADC_Manager1|Mux7~0_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datac => \ADC_Manager1|Mux7~2_combout\,
	datad => \ADC_Manager1|Mux7~0_combout\,
	combout => \ADC_Manager1|Mux7~3_combout\);

-- Location: LCCOMB_X22_Y11_N4
\ADC_Manager1|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux7~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[0][0]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datad => \ADC_Manager1|Mux7~3_combout\,
	combout => \ADC_Manager1|Selector14~1_combout\);

-- Location: LCCOMB_X22_Y11_N10
\ADC_Manager1|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector14~2_combout\ = (\ADC_Manager1|Selector14~0_combout\) # ((\ADC_Manager1|Selector14~1_combout\) # ((\ADC_Manager1|Mux7~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector14~0_combout\,
	datab => \ADC_Manager1|Mux7~0_combout\,
	datac => \ADC_Manager1|Selector14~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector14~2_combout\);

-- Location: LCFF_X18_Y10_N31
\ADC_Manager1|c_preamb_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][1]~regout\);

-- Location: LCCOMB_X18_Y10_N30
\ADC_Manager1|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~0_combout\ = (\ADC_Manager1|c_0_func[0][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][1]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][1]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector13~0_combout\);

-- Location: LCCOMB_X22_Y11_N2
\ADC_Manager1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux6~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[0][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[0][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	combout => \ADC_Manager1|Mux6~0_combout\);

-- Location: LCCOMB_X22_Y11_N8
\ADC_Manager1|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux6~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[0][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[0][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[0][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	combout => \ADC_Manager1|Mux6~1_combout\);

-- Location: LCCOMB_X22_Y11_N24
\ADC_Manager1|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux6~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux6~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux6~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux6~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux6~0_combout\,
	datac => \ADC_Manager1|Mux6~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux6~2_combout\);

-- Location: LCCOMB_X14_Y7_N12
\ADC_Manager1|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~1_combout\ = (\ADC_Manager1|c_long_func_input[0][1]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux6~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[0][1]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux6~2_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector13~1_combout\);

-- Location: LCCOMB_X14_Y7_N4
\ADC_Manager1|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux6~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[0][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[0][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_0_func[0][1]~regout\,
	combout => \ADC_Manager1|Mux6~3_combout\);

-- Location: LCCOMB_X14_Y7_N26
\ADC_Manager1|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector13~2_combout\ = (\ADC_Manager1|Selector13~0_combout\) # ((\ADC_Manager1|Selector13~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector13~0_combout\,
	datac => \ADC_Manager1|Mux6~3_combout\,
	datad => \ADC_Manager1|Selector13~1_combout\,
	combout => \ADC_Manager1|Selector13~2_combout\);

-- Location: LCFF_X26_Y11_N5
\ADC_Manager1|c_preamb_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][2]~regout\);

-- Location: LCCOMB_X26_Y11_N4
\ADC_Manager1|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[0][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][2]~regout\,
	datad => \ADC_Manager1|c_0_func[0][2]~regout\,
	combout => \ADC_Manager1|Selector12~0_combout\);

-- Location: LCCOMB_X25_Y11_N14
\ADC_Manager1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux5~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[0][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[0][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datad => \ADC_Manager1|c_0_func[0][2]~regout\,
	combout => \ADC_Manager1|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y11_N24
\ADC_Manager1|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux5~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[0][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[0][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux5~1_combout\);

-- Location: LCCOMB_X25_Y11_N22
\ADC_Manager1|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux5~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux5~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[0][2]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux5~1_combout\,
	datad => \ADC_Manager1|c_1_func[0][2]~regout\,
	combout => \ADC_Manager1|Mux5~2_combout\);

-- Location: LCCOMB_X25_Y11_N2
\ADC_Manager1|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux5~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux5~2_combout\ & ((\ADC_Manager1|c_long_func_input[0][2]~regout\))) # (!\ADC_Manager1|Mux5~2_combout\ & (\ADC_Manager1|Mux5~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux5~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datad => \ADC_Manager1|Mux5~2_combout\,
	combout => \ADC_Manager1|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y7_N6
\ADC_Manager1|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[0][2]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux5~3_combout\)))) # (!\ADC_Manager1|c_long_func_input~0_combout\ 
-- & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datad => \ADC_Manager1|Mux5~3_combout\,
	combout => \ADC_Manager1|Selector12~1_combout\);

-- Location: LCCOMB_X14_Y7_N20
\ADC_Manager1|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector12~2_combout\ = (\ADC_Manager1|Selector12~0_combout\) # ((\ADC_Manager1|Selector12~1_combout\) # ((\ADC_Manager1|Mux5~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux5~0_combout\,
	datab => \ADC_Manager1|Selector12~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector12~1_combout\,
	combout => \ADC_Manager1|Selector12~2_combout\);

-- Location: LCFF_X5_Y13_N15
\ADC_Manager1|c_preamb_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][3]~regout\);

-- Location: LCCOMB_X5_Y13_N14
\ADC_Manager1|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~0_combout\ = (\ADC_Manager1|c_0_func[0][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[0][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][3]~regout\ & (((\ADC_Manager1|c_preamb_func[0][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector11~0_combout\);

-- Location: LCCOMB_X5_Y13_N28
\ADC_Manager1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux4~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[0][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[0][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	combout => \ADC_Manager1|Mux4~0_combout\);

-- Location: LCCOMB_X8_Y13_N8
\ADC_Manager1|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux4~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[0][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[0][3]~regout\,
	combout => \ADC_Manager1|Mux4~1_combout\);

-- Location: LCCOMB_X5_Y13_N0
\ADC_Manager1|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux4~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux4~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux4~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux4~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux4~1_combout\,
	combout => \ADC_Manager1|Mux4~2_combout\);

-- Location: LCCOMB_X5_Y13_N8
\ADC_Manager1|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~1_combout\ = (\ADC_Manager1|c_long_func_input[0][3]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux4~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[0][3]~regout\ & (\ADC_Manager1|Mux4~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	datab => \ADC_Manager1|Mux4~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector11~1_combout\);

-- Location: LCCOMB_X5_Y13_N4
\ADC_Manager1|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux4~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[0][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	combout => \ADC_Manager1|Mux4~3_combout\);

-- Location: LCCOMB_X6_Y13_N14
\ADC_Manager1|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector11~2_combout\ = (\ADC_Manager1|Selector11~0_combout\) # ((\ADC_Manager1|Selector11~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector11~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Mux4~3_combout\,
	datad => \ADC_Manager1|Selector11~1_combout\,
	combout => \ADC_Manager1|Selector11~2_combout\);

-- Location: LCFF_X12_Y10_N27
\ADC_Manager1|c_preamb_func[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][4]~regout\);

-- Location: LCCOMB_X12_Y10_N26
\ADC_Manager1|Selector210~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector210~0_combout\ = (\ADC_Manager1|c_preamb_func[25][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector210~0_combout\);

-- Location: LCCOMB_X5_Y13_N26
\ADC_Manager1|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux3~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[0][4]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((!\ADC_Manager1|c_short_func_input_index\(2) & \ADC_Manager1|c_0_func[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[0][4]~regout\,
	combout => \ADC_Manager1|Mux3~1_combout\);

-- Location: LCCOMB_X5_Y13_N10
\ADC_Manager1|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux3~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux3~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[0][4]~regout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux3~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[0][4]~regout\,
	combout => \ADC_Manager1|Mux3~2_combout\);

-- Location: LCFF_X18_Y5_N19
\ADC_Manager1|c_preamb_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][5]~regout\);

-- Location: LCCOMB_X18_Y5_N18
\ADC_Manager1|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][5]~regout\,
	datad => \ADC_Manager1|c_0_func[0][5]~regout\,
	combout => \ADC_Manager1|Selector9~0_combout\);

-- Location: LCCOMB_X7_Y7_N6
\ADC_Manager1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux2~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[0][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	combout => \ADC_Manager1|Mux2~0_combout\);

-- Location: LCFF_X18_Y10_N9
\ADC_Manager1|c_preamb_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][6]~regout\);

-- Location: LCCOMB_X18_Y10_N8
\ADC_Manager1|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~0_combout\ = (\ADC_Manager1|c_0_func[0][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][6]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[0][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector8~0_combout\);

-- Location: LCCOMB_X18_Y10_N12
\ADC_Manager1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux1~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[0][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[0][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][6]~regout\,
	datab => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux1~0_combout\);

-- Location: LCCOMB_X14_Y12_N16
\ADC_Manager1|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux1~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[0][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[0][6]~regout\,
	combout => \ADC_Manager1|Mux1~1_combout\);

-- Location: LCCOMB_X14_Y12_N24
\ADC_Manager1|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux1~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux1~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[0][6]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[0][6]~regout\,
	datac => \ADC_Manager1|Mux1~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux1~2_combout\);

-- Location: LCCOMB_X18_Y10_N10
\ADC_Manager1|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux1~3_combout\ = (\ADC_Manager1|Mux1~2_combout\ & (((\ADC_Manager1|c_long_func_input[0][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2)))) # (!\ADC_Manager1|Mux1~2_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux1~2_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datad => \ADC_Manager1|Mux1~0_combout\,
	combout => \ADC_Manager1|Mux1~3_combout\);

-- Location: LCCOMB_X18_Y10_N18
\ADC_Manager1|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[0][6]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux1~3_combout\)))) # (!\ADC_Manager1|c_long_func_input~0_combout\ 
-- & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux1~3_combout\,
	combout => \ADC_Manager1|Selector8~1_combout\);

-- Location: LCCOMB_X18_Y10_N4
\ADC_Manager1|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~2_combout\ = (\ADC_Manager1|Selector8~1_combout\) # ((\ADC_Manager1|Selector8~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector8~1_combout\,
	datac => \ADC_Manager1|Selector8~0_combout\,
	datad => \ADC_Manager1|Mux1~0_combout\,
	combout => \ADC_Manager1|Selector8~2_combout\);

-- Location: LCFF_X18_Y5_N13
\ADC_Manager1|c_preamb_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][7]~regout\);

-- Location: LCCOMB_X18_Y5_N12
\ADC_Manager1|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[0][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][7]~regout\,
	datad => \ADC_Manager1|c_0_func[0][7]~regout\,
	combout => \ADC_Manager1|Selector7~0_combout\);

-- Location: LCFF_X7_Y10_N19
\ADC_Manager1|c_preamb_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][0]~regout\);

-- Location: LCFF_X8_Y6_N15
\ADC_Manager1|c_0_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[3][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][0]~regout\);

-- Location: LCCOMB_X7_Y10_N18
\ADC_Manager1|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[3][0]~regout\) # ((\ADC_Manager1|c_0_func[3][0]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[3][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[3][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector38~0_combout\);

-- Location: LCCOMB_X7_Y10_N12
\ADC_Manager1|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux31~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[3][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[3][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	combout => \ADC_Manager1|Mux31~0_combout\);

-- Location: LCFF_X25_Y10_N9
\ADC_Manager1|c_1_func[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][0]~regout\);

-- Location: LCCOMB_X7_Y10_N6
\ADC_Manager1|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux31~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[3][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux31~1_combout\);

-- Location: LCCOMB_X7_Y10_N16
\ADC_Manager1|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux31~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux31~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[3][0]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux31~1_combout\,
	combout => \ADC_Manager1|Mux31~2_combout\);

-- Location: LCCOMB_X7_Y10_N28
\ADC_Manager1|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux31~3_combout\ = (\ADC_Manager1|Mux31~2_combout\ & ((\ADC_Manager1|c_long_func_input[3][0]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux31~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux31~2_combout\,
	datab => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux31~0_combout\,
	combout => \ADC_Manager1|Mux31~3_combout\);

-- Location: LCCOMB_X9_Y10_N16
\ADC_Manager1|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~1_combout\ = (\ADC_Manager1|c_long_func_input[3][0]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux31~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[3][0]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux31~3_combout\,
	combout => \ADC_Manager1|Selector38~1_combout\);

-- Location: LCCOMB_X13_Y10_N14
\ADC_Manager1|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~2_combout\ = (\ADC_Manager1|Selector38~1_combout\) # ((\ADC_Manager1|Selector38~0_combout\) # ((\ADC_Manager1|Mux31~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector38~1_combout\,
	datab => \ADC_Manager1|Selector38~0_combout\,
	datac => \ADC_Manager1|Mux31~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector38~2_combout\);

-- Location: LCCOMB_X8_Y6_N30
\ADC_Manager1|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux30~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[3][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[3][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux30~0_combout\);

-- Location: LCFF_X7_Y5_N23
\ADC_Manager1|c_1_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][1]~regout\);

-- Location: LCCOMB_X8_Y6_N8
\ADC_Manager1|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux30~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[3][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	datad => \ADC_Manager1|c_1_func[3][1]~regout\,
	combout => \ADC_Manager1|Mux30~1_combout\);

-- Location: LCCOMB_X8_Y6_N0
\ADC_Manager1|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux30~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux30~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux30~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux30~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux30~1_combout\,
	datad => \ADC_Manager1|Mux30~0_combout\,
	combout => \ADC_Manager1|Mux30~2_combout\);

-- Location: LCCOMB_X8_Y6_N18
\ADC_Manager1|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux29~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[3][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[3][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux29~0_combout\);

-- Location: LCFF_X7_Y5_N13
\ADC_Manager1|c_1_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][2]~regout\);

-- Location: LCFF_X8_Y6_N11
\ADC_Manager1|c_preamb_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][3]~regout\);

-- Location: LCCOMB_X8_Y6_N10
\ADC_Manager1|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~0_combout\ = (\ADC_Manager1|c_0_func[3][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[3][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][3]~regout\ & (((\ADC_Manager1|c_preamb_func[3][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector35~0_combout\);

-- Location: LCCOMB_X25_Y5_N10
\ADC_Manager1|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux28~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[3][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[3][3]~regout\,
	combout => \ADC_Manager1|Mux28~0_combout\);

-- Location: LCCOMB_X25_Y5_N22
\ADC_Manager1|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux28~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[3][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datac => \ADC_Manager1|c_1_func[3][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux28~1_combout\);

-- Location: LCCOMB_X25_Y5_N26
\ADC_Manager1|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux28~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux28~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux28~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux28~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux28~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux28~0_combout\,
	combout => \ADC_Manager1|Mux28~2_combout\);

-- Location: LCFF_X25_Y10_N17
\ADC_Manager1|c_1_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[3][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][4]~regout\);

-- Location: LCCOMB_X21_Y5_N22
\ADC_Manager1|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux27~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[3][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[3][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[3][4]~regout\,
	combout => \ADC_Manager1|Mux27~1_combout\);

-- Location: LCCOMB_X21_Y5_N4
\ADC_Manager1|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux27~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux27~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[3][4]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux27~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[3][4]~regout\,
	combout => \ADC_Manager1|Mux27~2_combout\);

-- Location: LCCOMB_X21_Y5_N0
\ADC_Manager1|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux27~3_combout\ = (\ADC_Manager1|Mux27~2_combout\ & (((\ADC_Manager1|c_long_func_input[3][4]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux27~2_combout\ & (\ADC_Manager1|Mux27~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux27~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datac => \ADC_Manager1|Mux27~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux27~3_combout\);

-- Location: LCCOMB_X19_Y6_N30
\ADC_Manager1|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~1_combout\ = (\ADC_Manager1|Mux27~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[3][4]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux27~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input[3][4]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux27~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector34~1_combout\);

-- Location: LCCOMB_X24_Y3_N20
\ADC_Manager1|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux26~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[3][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[3][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[3][5]~regout\,
	combout => \ADC_Manager1|Mux26~0_combout\);

-- Location: LCFF_X7_Y5_N11
\ADC_Manager1|c_1_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][5]~regout\);

-- Location: LCCOMB_X24_Y3_N6
\ADC_Manager1|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux26~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[3][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[3][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	combout => \ADC_Manager1|Mux26~1_combout\);

-- Location: LCCOMB_X24_Y3_N24
\ADC_Manager1|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux26~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux26~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux26~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux26~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux26~0_combout\,
	datad => \ADC_Manager1|Mux26~1_combout\,
	combout => \ADC_Manager1|Mux26~2_combout\);

-- Location: LCCOMB_X13_Y6_N10
\ADC_Manager1|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~1_combout\ = (\ADC_Manager1|c_long_func_input[3][5]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux26~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[3][5]~regout\ & (\ADC_Manager1|Mux26~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	datab => \ADC_Manager1|Mux26~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector33~1_combout\);

-- Location: LCFF_X8_Y6_N21
\ADC_Manager1|c_0_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][6]~regout\);

-- Location: LCFF_X7_Y5_N3
\ADC_Manager1|c_1_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][6]~regout\);

-- Location: LCCOMB_X6_Y13_N16
\ADC_Manager1|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux25~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[3][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux25~1_combout\);

-- Location: LCCOMB_X6_Y13_N10
\ADC_Manager1|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux25~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux25~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[3][6]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux25~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux25~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux25~2_combout\);

-- Location: LCCOMB_X6_Y13_N26
\ADC_Manager1|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux25~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux25~2_combout\ & ((\ADC_Manager1|c_long_func_input[3][6]~regout\))) # (!\ADC_Manager1|Mux25~2_combout\ & (\ADC_Manager1|Mux25~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux25~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	datad => \ADC_Manager1|Mux25~2_combout\,
	combout => \ADC_Manager1|Mux25~3_combout\);

-- Location: LCFF_X8_Y6_N27
\ADC_Manager1|c_preamb_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][7]~regout\);

-- Location: LCCOMB_X8_Y6_N26
\ADC_Manager1|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][7]~regout\) # ((\ADC_Manager1|c_preamb_func[3][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[3][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[3][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector31~0_combout\);

-- Location: LCFF_X20_Y5_N17
\ADC_Manager1|c_preamb_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][0]~regout\);

-- Location: LCFF_X5_Y5_N25
\ADC_Manager1|c_0_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][0]~regout\);

-- Location: LCCOMB_X20_Y5_N16
\ADC_Manager1|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][0]~regout\,
	datad => \ADC_Manager1|c_0_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector30~0_combout\);

-- Location: LCCOMB_X5_Y5_N6
\ADC_Manager1|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux23~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[2][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[2][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datac => \ADC_Manager1|c_0_func[2][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux23~0_combout\);

-- Location: LCCOMB_X5_Y5_N2
\ADC_Manager1|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux23~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[2][0]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[2][0]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[2][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux23~1_combout\);

-- Location: LCCOMB_X5_Y5_N12
\ADC_Manager1|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux23~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux23~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[2][0]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[2][0]~regout\,
	datac => \ADC_Manager1|Mux23~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux23~2_combout\);

-- Location: LCCOMB_X5_Y5_N16
\ADC_Manager1|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux23~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux23~2_combout\ & ((\ADC_Manager1|c_long_func_input[2][0]~regout\))) # (!\ADC_Manager1|Mux23~2_combout\ & (\ADC_Manager1|Mux23~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux23~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datad => \ADC_Manager1|Mux23~2_combout\,
	combout => \ADC_Manager1|Mux23~3_combout\);

-- Location: LCCOMB_X5_Y5_N18
\ADC_Manager1|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux23~3_combout\) # ((\ADC_Manager1|c_long_func_input[2][0]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input[2][0]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux23~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector30~1_combout\);

-- Location: LCCOMB_X13_Y10_N6
\ADC_Manager1|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~2_combout\ = (\ADC_Manager1|Selector30~1_combout\) # ((\ADC_Manager1|Selector30~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector30~1_combout\,
	datab => \ADC_Manager1|Selector30~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Mux23~0_combout\,
	combout => \ADC_Manager1|Selector30~2_combout\);

-- Location: LCCOMB_X9_Y6_N10
\ADC_Manager1|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux22~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[2][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux22~0_combout\);

-- Location: LCCOMB_X9_Y6_N0
\ADC_Manager1|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux22~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[2][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux22~1_combout\);

-- Location: LCCOMB_X9_Y6_N28
\ADC_Manager1|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux22~2_combout\ = (\ADC_Manager1|Mux22~0_combout\ & ((\ADC_Manager1|Mux22~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(0) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux22~0_combout\ & 
-- (\ADC_Manager1|Mux22~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(0) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux22~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux22~1_combout\,
	combout => \ADC_Manager1|Mux22~2_combout\);

-- Location: LCCOMB_X14_Y6_N20
\ADC_Manager1|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~1_combout\ = (\ADC_Manager1|Mux22~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][1]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux22~2_combout\ & 
-- (\ADC_Manager1|c_long_func_input[2][1]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux22~2_combout\,
	datab => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector29~1_combout\);

-- Location: LCFF_X21_Y7_N9
\ADC_Manager1|c_preamb_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][2]~regout\);

-- Location: LCCOMB_X21_Y7_N8
\ADC_Manager1|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~0_combout\ = (\ADC_Manager1|c_0_func[2][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][2]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[2][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector28~0_combout\);

-- Location: LCCOMB_X9_Y6_N18
\ADC_Manager1|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux21~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[2][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][2]~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux21~1_combout\);

-- Location: LCCOMB_X8_Y2_N6
\ADC_Manager1|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux21~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux21~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[2][2]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[2][2]~regout\,
	datad => \ADC_Manager1|Mux21~1_combout\,
	combout => \ADC_Manager1|Mux21~2_combout\);

-- Location: LCCOMB_X14_Y6_N16
\ADC_Manager1|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux21~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux21~2_combout\ & ((\ADC_Manager1|c_long_func_input[2][2]~regout\))) # (!\ADC_Manager1|Mux21~2_combout\ & (\ADC_Manager1|Mux21~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux21~0_combout\,
	datac => \ADC_Manager1|Mux21~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	combout => \ADC_Manager1|Mux21~3_combout\);

-- Location: LCCOMB_X5_Y5_N10
\ADC_Manager1|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux20~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[2][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[2][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	combout => \ADC_Manager1|Mux20~3_combout\);

-- Location: LCFF_X20_Y5_N27
\ADC_Manager1|c_preamb_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][4]~regout\);

-- Location: LCCOMB_X20_Y5_N26
\ADC_Manager1|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][4]~regout\) # ((\ADC_Manager1|c_preamb_func[2][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[2][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[2][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector26~0_combout\);

-- Location: LCFF_X20_Y5_N7
\ADC_Manager1|c_preamb_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][5]~regout\);

-- Location: LCFF_X7_Y2_N13
\ADC_Manager1|c_0_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][5]~regout\);

-- Location: LCCOMB_X20_Y5_N6
\ADC_Manager1|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][5]~regout\,
	datad => \ADC_Manager1|c_0_func[2][5]~regout\,
	combout => \ADC_Manager1|Selector25~0_combout\);

-- Location: LCCOMB_X7_Y4_N22
\ADC_Manager1|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux18~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[2][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[2][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	combout => \ADC_Manager1|Mux18~0_combout\);

-- Location: LCFF_X7_Y4_N1
\ADC_Manager1|c_1_func[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[2][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][5]~regout\);

-- Location: LCCOMB_X7_Y4_N30
\ADC_Manager1|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux18~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[2][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[2][5]~regout\,
	combout => \ADC_Manager1|Mux18~1_combout\);

-- Location: LCCOMB_X7_Y4_N16
\ADC_Manager1|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux18~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux18~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux18~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux18~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux18~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux18~1_combout\,
	combout => \ADC_Manager1|Mux18~2_combout\);

-- Location: LCCOMB_X14_Y6_N28
\ADC_Manager1|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~1_combout\ = (\ADC_Manager1|c_long_func_input[2][5]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux18~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[2][5]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux18~2_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector25~1_combout\);

-- Location: LCCOMB_X14_Y6_N4
\ADC_Manager1|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux18~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[2][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[2][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	combout => \ADC_Manager1|Mux18~3_combout\);

-- Location: LCCOMB_X14_Y6_N10
\ADC_Manager1|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~2_combout\ = (\ADC_Manager1|Selector25~0_combout\) # ((\ADC_Manager1|Selector25~1_combout\) # ((\ADC_Manager1|Mux18~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector25~0_combout\,
	datab => \ADC_Manager1|Selector25~1_combout\,
	datac => \ADC_Manager1|Mux18~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector25~2_combout\);

-- Location: LCFF_X8_Y2_N1
\ADC_Manager1|c_1_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][6]~regout\);

-- Location: LCCOMB_X9_Y6_N26
\ADC_Manager1|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux17~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[2][6]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((!\ADC_Manager1|c_short_func_input_index\(2) & \ADC_Manager1|c_0_func[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[2][6]~regout\,
	combout => \ADC_Manager1|Mux17~1_combout\);

-- Location: LCCOMB_X9_Y6_N22
\ADC_Manager1|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux17~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux17~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[2][6]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[2][6]~regout\,
	datad => \ADC_Manager1|Mux17~1_combout\,
	combout => \ADC_Manager1|Mux17~2_combout\);

-- Location: LCCOMB_X24_Y6_N16
\ADC_Manager1|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux17~3_combout\ = (\ADC_Manager1|Mux17~2_combout\ & (((\ADC_Manager1|c_long_func_input[2][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2)))) # (!\ADC_Manager1|Mux17~2_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux17~2_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	datad => \ADC_Manager1|Mux17~0_combout\,
	combout => \ADC_Manager1|Mux17~3_combout\);

-- Location: LCCOMB_X24_Y6_N12
\ADC_Manager1|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux16~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[2][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[2][7]~regout\,
	combout => \ADC_Manager1|Mux16~0_combout\);

-- Location: LCCOMB_X24_Y6_N6
\ADC_Manager1|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux16~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[2][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[2][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_0_func[2][7]~regout\,
	combout => \ADC_Manager1|Mux16~3_combout\);

-- Location: LCFF_X20_Y13_N7
\ADC_Manager1|c_preamb_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][0]~regout\);

-- Location: LCCOMB_X20_Y13_N6
\ADC_Manager1|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[5][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][0]~regout\,
	datad => \ADC_Manager1|c_0_func[5][0]~regout\,
	combout => \ADC_Manager1|Selector54~0_combout\);

-- Location: LCCOMB_X20_Y13_N12
\ADC_Manager1|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux46~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[5][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[5][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[5][1]~regout\,
	combout => \ADC_Manager1|Mux46~0_combout\);

-- Location: LCCOMB_X20_Y13_N10
\ADC_Manager1|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux45~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[5][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[5][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	combout => \ADC_Manager1|Mux45~1_combout\);

-- Location: LCFF_X22_Y12_N15
\ADC_Manager1|c_preamb_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][3]~regout\);

-- Location: LCCOMB_X22_Y12_N14
\ADC_Manager1|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][3]~regout\) # ((\ADC_Manager1|c_preamb_func[5][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[5][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[5][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector51~0_combout\);

-- Location: LCCOMB_X22_Y12_N16
\ADC_Manager1|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux43~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[5][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[5][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	datab => \ADC_Manager1|c_0_func[5][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux43~0_combout\);

-- Location: LCFF_X21_Y8_N27
\ADC_Manager1|c_1_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[5][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][4]~regout\);

-- Location: LCFF_X22_Y12_N1
\ADC_Manager1|c_preamb_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][5]~regout\);

-- Location: LCFF_X19_Y13_N11
\ADC_Manager1|c_0_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][5]~regout\);

-- Location: LCCOMB_X22_Y12_N0
\ADC_Manager1|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[5][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][5]~regout\,
	datad => \ADC_Manager1|c_0_func[5][5]~regout\,
	combout => \ADC_Manager1|Selector49~0_combout\);

-- Location: LCCOMB_X22_Y12_N22
\ADC_Manager1|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux42~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[5][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[5][5]~regout\,
	combout => \ADC_Manager1|Mux42~0_combout\);

-- Location: LCFF_X22_Y8_N27
\ADC_Manager1|c_1_func[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][5]~regout\);

-- Location: LCCOMB_X21_Y11_N8
\ADC_Manager1|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux42~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[5][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[5][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux42~1_combout\);

-- Location: LCCOMB_X22_Y12_N18
\ADC_Manager1|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux42~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux42~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux42~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux42~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux42~0_combout\,
	datac => \ADC_Manager1|Mux42~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux42~2_combout\);

-- Location: LCCOMB_X22_Y12_N20
\ADC_Manager1|Selector49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux42~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[5][5]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux42~2_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	combout => \ADC_Manager1|Selector49~1_combout\);

-- Location: LCCOMB_X22_Y12_N6
\ADC_Manager1|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux42~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[5][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[5][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	datad => \ADC_Manager1|c_0_func[5][5]~regout\,
	combout => \ADC_Manager1|Mux42~3_combout\);

-- Location: LCCOMB_X22_Y12_N30
\ADC_Manager1|Selector49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~2_combout\ = (\ADC_Manager1|Selector49~0_combout\) # ((\ADC_Manager1|Selector49~1_combout\) # ((\ADC_Manager1|Mux42~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux42~3_combout\,
	datab => \ADC_Manager1|Selector49~0_combout\,
	datac => \ADC_Manager1|Selector49~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector49~2_combout\);

-- Location: LCFF_X22_Y12_N11
\ADC_Manager1|c_preamb_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][7]~regout\);

-- Location: LCCOMB_X22_Y12_N10
\ADC_Manager1|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][7]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[5][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][7]~regout\,
	datad => \ADC_Manager1|c_0_func[5][7]~regout\,
	combout => \ADC_Manager1|Selector47~0_combout\);

-- Location: LCFF_X6_Y12_N7
\ADC_Manager1|c_1_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][7]~regout\);

-- Location: LCCOMB_X24_Y11_N4
\ADC_Manager1|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux39~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[4][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[4][0]~regout\,
	combout => \ADC_Manager1|Mux39~1_combout\);

-- Location: LCCOMB_X24_Y11_N30
\ADC_Manager1|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux39~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux39~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[4][0]~regout\))) 
-- # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux39~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux39~1_combout\,
	datad => \ADC_Manager1|c_1_func[4][0]~regout\,
	combout => \ADC_Manager1|Mux39~2_combout\);

-- Location: LCCOMB_X18_Y11_N20
\ADC_Manager1|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux39~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux39~2_combout\ & ((\ADC_Manager1|c_long_func_input[4][0]~regout\))) # (!\ADC_Manager1|Mux39~2_combout\ & (\ADC_Manager1|Mux39~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux39~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	datad => \ADC_Manager1|Mux39~2_combout\,
	combout => \ADC_Manager1|Mux39~3_combout\);

-- Location: LCCOMB_X18_Y11_N2
\ADC_Manager1|Selector46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~1_combout\ = (\ADC_Manager1|Mux39~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[4][0]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux39~3_combout\ & 
-- (((\ADC_Manager1|c_long_func_input[4][0]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux39~3_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector46~1_combout\);

-- Location: LCCOMB_X24_Y11_N14
\ADC_Manager1|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux38~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[4][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[4][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	combout => \ADC_Manager1|Mux38~0_combout\);

-- Location: LCFF_X24_Y11_N19
\ADC_Manager1|c_1_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][1]~regout\);

-- Location: LCCOMB_X24_Y11_N20
\ADC_Manager1|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux38~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[4][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[4][1]~regout\,
	combout => \ADC_Manager1|Mux38~1_combout\);

-- Location: LCCOMB_X25_Y11_N28
\ADC_Manager1|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux38~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux38~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux38~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux38~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux38~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux38~1_combout\,
	datad => \ADC_Manager1|Mux38~0_combout\,
	combout => \ADC_Manager1|Mux38~2_combout\);

-- Location: LCCOMB_X18_Y12_N12
\ADC_Manager1|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux38~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[4][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[4][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux38~3_combout\);

-- Location: LCCOMB_X24_Y11_N16
\ADC_Manager1|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux37~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[4][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[4][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	datac => \ADC_Manager1|c_0_func[4][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux37~0_combout\);

-- Location: LCCOMB_X24_Y11_N24
\ADC_Manager1|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux37~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[4][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	combout => \ADC_Manager1|Mux37~1_combout\);

-- Location: LCCOMB_X26_Y12_N16
\ADC_Manager1|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux36~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[4][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datac => \ADC_Manager1|c_0_func[4][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux36~0_combout\);

-- Location: LCFF_X26_Y12_N29
\ADC_Manager1|c_1_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][3]~regout\);

-- Location: LCCOMB_X26_Y12_N30
\ADC_Manager1|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux36~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[4][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datad => \ADC_Manager1|c_1_func[4][3]~regout\,
	combout => \ADC_Manager1|Mux36~1_combout\);

-- Location: LCCOMB_X26_Y12_N0
\ADC_Manager1|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux36~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux36~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux36~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux36~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux36~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux36~1_combout\,
	datac => \ADC_Manager1|Mux36~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux36~2_combout\);

-- Location: LCCOMB_X18_Y12_N6
\ADC_Manager1|Selector43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~1_combout\ = (\ADC_Manager1|Mux36~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[4][3]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux36~2_combout\ & 
-- (\ADC_Manager1|c_long_func_input[4][3]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux36~2_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector43~1_combout\);

-- Location: LCFF_X24_Y12_N15
\ADC_Manager1|c_preamb_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][4]~regout\);

-- Location: LCFF_X24_Y12_N5
\ADC_Manager1|c_0_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][4]~regout\);

-- Location: LCCOMB_X24_Y12_N14
\ADC_Manager1|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][4]~regout\) # ((\ADC_Manager1|c_0_func[4][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[4][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector42~0_combout\);

-- Location: LCCOMB_X26_Y12_N12
\ADC_Manager1|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux35~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[4][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[4][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datab => \ADC_Manager1|c_0_func[4][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux35~0_combout\);

-- Location: LCFF_X26_Y12_N27
\ADC_Manager1|c_1_func[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][4]~regout\);

-- Location: LCCOMB_X26_Y12_N4
\ADC_Manager1|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux35~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[4][4]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[4][4]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[4][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux35~1_combout\);

-- Location: LCCOMB_X26_Y12_N20
\ADC_Manager1|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux35~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux35~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[4][4]~regout\))) 
-- # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux35~1_combout\,
	datad => \ADC_Manager1|c_1_func[4][4]~regout\,
	combout => \ADC_Manager1|Mux35~2_combout\);

-- Location: LCCOMB_X26_Y12_N8
\ADC_Manager1|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux35~3_combout\ = (\ADC_Manager1|Mux35~2_combout\ & ((\ADC_Manager1|c_long_func_input[4][4]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux35~2_combout\ & (((\ADC_Manager1|Mux35~0_combout\ & 
-- \ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datab => \ADC_Manager1|Mux35~0_combout\,
	datac => \ADC_Manager1|Mux35~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux35~3_combout\);

-- Location: LCCOMB_X18_Y12_N24
\ADC_Manager1|Selector42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~1_combout\ = (\ADC_Manager1|Mux35~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[4][4]~regout\)))) # (!\ADC_Manager1|Mux35~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux35~3_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector42~1_combout\);

-- Location: LCCOMB_X18_Y12_N4
\ADC_Manager1|Selector42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~2_combout\ = (\ADC_Manager1|Selector42~1_combout\) # ((\ADC_Manager1|Selector42~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector42~1_combout\,
	datab => \ADC_Manager1|Selector42~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Mux35~0_combout\,
	combout => \ADC_Manager1|Selector42~2_combout\);

-- Location: LCCOMB_X21_Y12_N14
\ADC_Manager1|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux34~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[4][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[4][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	datab => \ADC_Manager1|c_0_func[4][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux34~3_combout\);

-- Location: LCCOMB_X20_Y12_N28
\ADC_Manager1|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux32~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[4][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[4][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux32~0_combout\);

-- Location: LCFF_X21_Y12_N13
\ADC_Manager1|c_1_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][7]~regout\);

-- Location: LCCOMB_X20_Y12_N20
\ADC_Manager1|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux32~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[4][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[4][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][7]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux32~1_combout\);

-- Location: LCCOMB_X20_Y12_N22
\ADC_Manager1|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux32~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux32~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux32~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux32~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux32~0_combout\,
	datac => \ADC_Manager1|Mux32~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux32~2_combout\);

-- Location: LCCOMB_X20_Y12_N10
\ADC_Manager1|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux32~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[4][7]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	datad => \ADC_Manager1|Mux32~2_combout\,
	combout => \ADC_Manager1|Selector39~1_combout\);

-- Location: LCFF_X14_Y2_N11
\ADC_Manager1|c_preamb_func[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][0]~regout\);

-- Location: LCCOMB_X13_Y10_N24
\ADC_Manager1|Selector398~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector398~0_combout\ = (\ADC_Manager1|c_preamb_func[48][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[48][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector398~0_combout\);

-- Location: LCFF_X20_Y6_N21
\ADC_Manager1|c_preamb_func[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][0]~regout\);

-- Location: LCCOMB_X20_Y6_N20
\ADC_Manager1|Selector390~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector390~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[47][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[47][0]~regout\,
	combout => \ADC_Manager1|Selector390~0_combout\);

-- Location: LCFF_X13_Y2_N25
\ADC_Manager1|c_preamb_func[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][1]~regout\);

-- Location: LCCOMB_X13_Y2_N10
\ADC_Manager1|Selector189~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector189~0_combout\ = (\ADC_Manager1|c_preamb_func[22][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector189~0_combout\);

-- Location: LCFF_X13_Y2_N5
\ADC_Manager1|c_preamb_func[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[22][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][2]~regout\);

-- Location: LCCOMB_X13_Y2_N16
\ADC_Manager1|Selector188~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector188~0_combout\ = (\ADC_Manager1|c_preamb_func[22][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector188~0_combout\);

-- Location: LCFF_X22_Y6_N25
\ADC_Manager1|c_preamb_func[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[47][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][3]~regout\);

-- Location: LCCOMB_X13_Y2_N12
\ADC_Manager1|Selector387~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector387~0_combout\ = (\ADC_Manager1|c_preamb_func[47][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[47][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector387~0_combout\);

-- Location: LCFF_X20_Y6_N27
\ADC_Manager1|c_preamb_func[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][5]~regout\);

-- Location: LCFF_X22_Y6_N29
\ADC_Manager1|c_preamb_func[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][6]~regout\);

-- Location: LCCOMB_X22_Y6_N28
\ADC_Manager1|Selector384~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector384~0_combout\ = (\ADC_Manager1|c_preamb_func[47][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector384~0_combout\);

-- Location: LCFF_X22_Y13_N23
\ADC_Manager1|c_preamb_func[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][1]~regout\);

-- Location: LCCOMB_X18_Y13_N14
\ADC_Manager1|Selector405~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector405~0_combout\ = (\ADC_Manager1|c_preamb_func[49][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[49][1]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector405~0_combout\);

-- Location: LCFF_X22_Y13_N11
\ADC_Manager1|c_preamb_func[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][4]~regout\);

-- Location: LCCOMB_X17_Y13_N10
\ADC_Manager1|Selector402~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector402~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[49][4]~regout\,
	combout => \ADC_Manager1|Selector402~0_combout\);

-- Location: LCFF_X22_Y13_N13
\ADC_Manager1|c_preamb_func[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][6]~regout\);

-- Location: LCCOMB_X22_Y13_N12
\ADC_Manager1|Selector400~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector400~0_combout\ = (\ADC_Manager1|c_preamb_func[49][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector400~0_combout\);

-- Location: LCFF_X14_Y13_N31
\ADC_Manager1|c_preamb_func[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][7]~regout\);

-- Location: LCCOMB_X14_Y13_N30
\ADC_Manager1|Selector199~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector199~0_combout\ = (\ADC_Manager1|c_preamb_func[24][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector199~0_combout\);

-- Location: LCFF_X26_Y8_N9
\ADC_Manager1|c_preamb_func[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][0]~regout\);

-- Location: LCCOMB_X14_Y8_N24
\ADC_Manager1|Selector182~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector182~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[21][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[21][0]~regout\,
	combout => \ADC_Manager1|Selector182~0_combout\);

-- Location: LCFF_X14_Y5_N31
\ADC_Manager1|c_preamb_func[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][2]~regout\);

-- Location: LCCOMB_X14_Y5_N30
\ADC_Manager1|Selector380~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector380~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[46][2]~regout\,
	combout => \ADC_Manager1|Selector380~0_combout\);

-- Location: LCFF_X14_Y5_N1
\ADC_Manager1|c_preamb_func[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][3]~regout\);

-- Location: LCCOMB_X14_Y5_N0
\ADC_Manager1|Selector379~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector379~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[46][3]~regout\,
	combout => \ADC_Manager1|Selector379~0_combout\);

-- Location: LCFF_X14_Y5_N3
\ADC_Manager1|c_preamb_func[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[46][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][5]~regout\);

-- Location: LCCOMB_X14_Y5_N14
\ADC_Manager1|Selector377~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector377~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[46][5]~regout\,
	combout => \ADC_Manager1|Selector377~0_combout\);

-- Location: LCFF_X25_Y5_N31
\ADC_Manager1|c_preamb_func[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][6]~regout\);

-- Location: LCCOMB_X14_Y5_N12
\ADC_Manager1|Selector176~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector176~0_combout\ = (\ADC_Manager1|c_preamb_func[21][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[21][6]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector176~0_combout\);

-- Location: LCFF_X18_Y5_N11
\ADC_Manager1|c_preamb_func[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][7]~regout\);

-- Location: LCCOMB_X18_Y5_N10
\ADC_Manager1|Selector375~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector375~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[46][7]~regout\,
	combout => \ADC_Manager1|Selector375~0_combout\);

-- Location: LCFF_X22_Y2_N23
\ADC_Manager1|c_preamb_func[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][5]~regout\);

-- Location: LCFF_X19_Y9_N21
\ADC_Manager1|c_preamb_func[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][0]~regout\);

-- Location: LCCOMB_X19_Y9_N20
\ADC_Manager1|Selector166~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~0_combout\ = (\ADC_Manager1|c_1_func[9][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector166~0_combout\);

-- Location: LCCOMB_X9_Y9_N10
\ADC_Manager1|Selector166~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~1_combout\ = (\ADC_Manager1|Selector166~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][0]~regout\,
	datac => \ADC_Manager1|Selector166~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector166~1_combout\);

-- Location: LCCOMB_X9_Y9_N28
\ADC_Manager1|Selector166~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[9][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[19][0]~regout\,
	combout => \ADC_Manager1|Selector166~2_combout\);

-- Location: LCCOMB_X5_Y12_N30
\ADC_Manager1|Selector166~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~3_combout\ = (\ADC_Manager1|c_0_func[9][0]~regout\ & ((\ADC_Manager1|c_1_func[9][0]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[9][0]~regout\ 
-- & (\ADC_Manager1|c_1_func[9][0]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[9][0]~regout\,
	combout => \ADC_Manager1|Selector166~3_combout\);

-- Location: LCCOMB_X9_Y9_N8
\ADC_Manager1|Selector166~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector166~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector166~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[19][0]~regout\,
	combout => \ADC_Manager1|Selector166~4_combout\);

-- Location: LCCOMB_X8_Y9_N6
\ADC_Manager1|Selector166~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector166~5_combout\ = (\ADC_Manager1|Selector166~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector166~4_combout\) # (\ADC_Manager1|Selector166~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector166~1_combout\,
	datac => \ADC_Manager1|Selector166~4_combout\,
	datad => \ADC_Manager1|Selector166~2_combout\,
	combout => \ADC_Manager1|Selector166~5_combout\);

-- Location: LCCOMB_X15_Y1_N20
\ADC_Manager1|Selector165~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[9][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[19][1]~regout\,
	datab => \ADC_Manager1|c_1_func[9][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector165~2_combout\);

-- Location: LCFF_X19_Y6_N23
\ADC_Manager1|c_preamb_func[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][2]~regout\);

-- Location: LCCOMB_X19_Y6_N22
\ADC_Manager1|Selector164~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~0_combout\ = (\ADC_Manager1|c_1_func[9][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector164~0_combout\);

-- Location: LCCOMB_X15_Y1_N16
\ADC_Manager1|Selector164~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~1_combout\ = (\ADC_Manager1|Selector164~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|Selector164~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[19][2]~regout\,
	combout => \ADC_Manager1|Selector164~1_combout\);

-- Location: LCFF_X19_Y6_N29
\ADC_Manager1|c_preamb_func[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][3]~regout\);

-- Location: LCCOMB_X19_Y6_N28
\ADC_Manager1|Selector163~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[19][3]~regout\) # ((\ADC_Manager1|c_1_func[9][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[9][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[9][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector163~0_combout\);

-- Location: LCCOMB_X18_Y1_N22
\ADC_Manager1|Selector163~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~1_combout\ = (\ADC_Manager1|Selector163~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][3]~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|Selector163~0_combout\,
	combout => \ADC_Manager1|Selector163~1_combout\);

-- Location: LCCOMB_X18_Y1_N28
\ADC_Manager1|Selector163~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][3]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[19][3]~regout\,
	combout => \ADC_Manager1|Selector163~2_combout\);

-- Location: LCCOMB_X9_Y11_N0
\ADC_Manager1|Selector163~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[9][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[9][3]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[9][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[9][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[9][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[9][3]~regout\,
	combout => \ADC_Manager1|Selector163~3_combout\);

-- Location: LCCOMB_X18_Y1_N20
\ADC_Manager1|Selector163~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector163~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[19][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector163~3_combout\,
	combout => \ADC_Manager1|Selector163~4_combout\);

-- Location: LCCOMB_X18_Y1_N26
\ADC_Manager1|Selector163~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector163~5_combout\ = (\ADC_Manager1|Selector163~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector163~4_combout\) # (\ADC_Manager1|Selector163~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector163~4_combout\,
	datab => \ADC_Manager1|Selector163~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector163~1_combout\,
	combout => \ADC_Manager1|Selector163~5_combout\);

-- Location: LCFF_X19_Y9_N11
\ADC_Manager1|c_preamb_func[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][5]~regout\);

-- Location: LCCOMB_X19_Y9_N10
\ADC_Manager1|Selector161~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~0_combout\ = (\ADC_Manager1|c_1_func[9][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][5]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector161~0_combout\);

-- Location: LCCOMB_X9_Y9_N30
\ADC_Manager1|Selector161~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~3_combout\ = (\ADC_Manager1|c_1_func[9][5]~regout\ & ((\ADC_Manager1|c_0_func[9][5]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[9][5]~regout\ & (\ADC_Manager1|c_0_func[9][5]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][5]~regout\,
	datab => \ADC_Manager1|c_0_func[9][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector161~3_combout\);

-- Location: LCCOMB_X9_Y9_N24
\ADC_Manager1|Selector161~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector161~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_long_func_input[19][5]~regout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector161~3_combout\,
	combout => \ADC_Manager1|Selector161~4_combout\);

-- Location: LCCOMB_X19_Y5_N0
\ADC_Manager1|Selector160~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~3_combout\ = (\ADC_Manager1|c_1_func[9][6]~regout\ & ((\ADC_Manager1|c_0_func[9][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[9][6]~regout\ & (\ADC_Manager1|c_0_func[9][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][6]~regout\,
	datab => \ADC_Manager1|c_0_func[9][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector160~3_combout\);

-- Location: LCCOMB_X14_Y1_N6
\ADC_Manager1|Selector160~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector160~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector160~3_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[19][6]~regout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector160~4_combout\);

-- Location: LCCOMB_X14_Y1_N16
\ADC_Manager1|Selector159~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[9][7]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[19][7]~regout\,
	combout => \ADC_Manager1|Selector159~2_combout\);

-- Location: LCCOMB_X22_Y9_N6
\ADC_Manager1|Selector159~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[9][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[9][7]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[9][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[9][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[9][7]~regout\,
	datad => \ADC_Manager1|c_0_func[9][7]~regout\,
	combout => \ADC_Manager1|Selector159~3_combout\);

-- Location: LCFF_X24_Y9_N21
\ADC_Manager1|c_preamb_func[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][0]~regout\);

-- Location: LCCOMB_X24_Y9_N20
\ADC_Manager1|Selector158~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~0_combout\ = (\ADC_Manager1|c_1_func[8][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[8][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector158~0_combout\);

-- Location: LCCOMB_X14_Y10_N18
\ADC_Manager1|Selector158~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~1_combout\ = (\ADC_Manager1|Selector158~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|Selector158~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[18][0]~regout\,
	combout => \ADC_Manager1|Selector158~1_combout\);

-- Location: LCCOMB_X8_Y10_N12
\ADC_Manager1|Selector158~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[8][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[8][0]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[18][0]~regout\,
	combout => \ADC_Manager1|Selector158~2_combout\);

-- Location: LCCOMB_X24_Y9_N6
\ADC_Manager1|Selector158~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_1_func[8][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_0_func[8][0]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[8][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_1_func[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_1_func[8][0]~regout\,
	datad => \ADC_Manager1|c_0_func[8][0]~regout\,
	combout => \ADC_Manager1|Selector158~3_combout\);

-- Location: LCCOMB_X8_Y10_N24
\ADC_Manager1|Selector158~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector158~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][0]~regout\,
	datab => \ADC_Manager1|Selector158~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector158~4_combout\);

-- Location: LCCOMB_X14_Y10_N6
\ADC_Manager1|Selector158~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector158~5_combout\ = (\ADC_Manager1|Selector158~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector158~2_combout\) # (\ADC_Manager1|Selector158~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector158~2_combout\,
	datab => \ADC_Manager1|Selector158~4_combout\,
	datac => \ADC_Manager1|Selector158~1_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector158~5_combout\);

-- Location: LCFF_X24_Y9_N5
\ADC_Manager1|c_preamb_func[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][1]~regout\);

-- Location: LCCOMB_X24_Y9_N4
\ADC_Manager1|Selector157~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][1]~regout\) # ((\ADC_Manager1|c_preamb_func[18][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[18][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[8][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector157~0_combout\);

-- Location: LCCOMB_X13_Y1_N10
\ADC_Manager1|Selector157~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~1_combout\ = (\ADC_Manager1|Selector157~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[18][1]~regout\,
	datac => \ADC_Manager1|Selector157~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector157~1_combout\);

-- Location: LCCOMB_X13_Y1_N0
\ADC_Manager1|Selector157~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[8][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[8][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[18][1]~regout\,
	combout => \ADC_Manager1|Selector157~2_combout\);

-- Location: LCCOMB_X22_Y9_N14
\ADC_Manager1|Selector157~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[8][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[8][1]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[8][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[8][1]~regout\,
	datad => \ADC_Manager1|c_0_func[8][1]~regout\,
	combout => \ADC_Manager1|Selector157~3_combout\);

-- Location: LCCOMB_X13_Y1_N2
\ADC_Manager1|Selector157~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector157~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector157~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[18][1]~regout\,
	combout => \ADC_Manager1|Selector157~4_combout\);

-- Location: LCCOMB_X13_Y1_N20
\ADC_Manager1|Selector157~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector157~5_combout\ = (\ADC_Manager1|Selector157~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector157~2_combout\) # (\ADC_Manager1|Selector157~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector157~1_combout\,
	datab => \ADC_Manager1|Selector157~2_combout\,
	datac => \ADC_Manager1|Selector157~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector157~5_combout\);

-- Location: LCFF_X24_Y9_N1
\ADC_Manager1|c_preamb_func[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][2]~regout\);

-- Location: LCCOMB_X24_Y9_N0
\ADC_Manager1|Selector156~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][2]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][2]~regout\,
	datad => \ADC_Manager1|c_1_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector156~0_combout\);

-- Location: LCCOMB_X13_Y1_N24
\ADC_Manager1|Selector156~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~1_combout\ = (\ADC_Manager1|Selector156~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[18][2]~regout\,
	datac => \ADC_Manager1|Selector156~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector156~1_combout\);

-- Location: LCCOMB_X13_Y1_N22
\ADC_Manager1|Selector156~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[8][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[18][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector156~2_combout\);

-- Location: LCCOMB_X20_Y11_N0
\ADC_Manager1|Selector156~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~3_combout\ = (\ADC_Manager1|c_1_func[8][2]~regout\ & ((\ADC_Manager1|c_0_func[8][2]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[8][2]~regout\ & (\ADC_Manager1|c_0_func[8][2]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector156~3_combout\);

-- Location: LCCOMB_X13_Y1_N6
\ADC_Manager1|Selector156~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector156~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector156~3_combout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector156~4_combout\);

-- Location: LCCOMB_X13_Y1_N8
\ADC_Manager1|Selector156~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector156~5_combout\ = (\ADC_Manager1|Selector156~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector156~4_combout\) # (\ADC_Manager1|Selector156~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector156~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector156~1_combout\,
	datad => \ADC_Manager1|Selector156~2_combout\,
	combout => \ADC_Manager1|Selector156~5_combout\);

-- Location: LCFF_X24_Y9_N13
\ADC_Manager1|c_preamb_func[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][3]~regout\);

-- Location: LCCOMB_X24_Y9_N12
\ADC_Manager1|Selector155~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~0_combout\ = (\ADC_Manager1|c_1_func[8][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[18][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[8][3]~regout\ & (((\ADC_Manager1|c_preamb_func[18][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector155~0_combout\);

-- Location: LCCOMB_X21_Y5_N12
\ADC_Manager1|Selector155~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~1_combout\ = (\ADC_Manager1|Selector155~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector155~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[18][3]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector155~1_combout\);

-- Location: LCCOMB_X13_Y1_N16
\ADC_Manager1|Selector155~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[8][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[18][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[8][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[18][3]~regout\,
	combout => \ADC_Manager1|Selector155~2_combout\);

-- Location: LCCOMB_X21_Y5_N16
\ADC_Manager1|Selector155~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_1_func[8][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_0_func[8][3]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[8][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_1_func[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[8][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[8][3]~regout\,
	combout => \ADC_Manager1|Selector155~3_combout\);

-- Location: LCCOMB_X21_Y5_N2
\ADC_Manager1|Selector155~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector155~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[18][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector155~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[18][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector155~4_combout\);

-- Location: LCCOMB_X13_Y1_N12
\ADC_Manager1|Selector155~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector155~5_combout\ = (\ADC_Manager1|Selector155~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector155~4_combout\) # (\ADC_Manager1|Selector155~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector155~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector155~2_combout\,
	datad => \ADC_Manager1|Selector155~1_combout\,
	combout => \ADC_Manager1|Selector155~5_combout\);

-- Location: LCFF_X9_Y11_N17
\ADC_Manager1|c_preamb_func[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][4]~regout\);

-- Location: LCCOMB_X9_Y11_N16
\ADC_Manager1|Selector154~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~0_combout\ = (\ADC_Manager1|c_1_func[8][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[8][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector154~0_combout\);

-- Location: LCCOMB_X9_Y3_N20
\ADC_Manager1|Selector154~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~1_combout\ = (\ADC_Manager1|Selector154~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector154~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][4]~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector154~1_combout\);

-- Location: LCCOMB_X18_Y1_N30
\ADC_Manager1|Selector154~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[8][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][4]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[8][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector154~2_combout\);

-- Location: LCCOMB_X9_Y11_N8
\ADC_Manager1|Selector154~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[8][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[8][4]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[8][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[8][4]~regout\,
	datad => \ADC_Manager1|c_0_func[8][4]~regout\,
	combout => \ADC_Manager1|Selector154~3_combout\);

-- Location: LCCOMB_X18_Y5_N6
\ADC_Manager1|Selector154~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector154~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_long_func_input[18][4]~regout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector154~3_combout\,
	combout => \ADC_Manager1|Selector154~4_combout\);

-- Location: LCCOMB_X18_Y1_N24
\ADC_Manager1|Selector154~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector154~5_combout\ = (\ADC_Manager1|Selector154~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector154~4_combout\) # (\ADC_Manager1|Selector154~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector154~4_combout\,
	datab => \ADC_Manager1|Selector154~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector154~1_combout\,
	combout => \ADC_Manager1|Selector154~5_combout\);

-- Location: LCFF_X9_Y6_N17
\ADC_Manager1|c_preamb_func[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][5]~regout\);

-- Location: LCCOMB_X9_Y6_N16
\ADC_Manager1|Selector153~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][5]~regout\,
	datad => \ADC_Manager1|c_1_func[8][5]~regout\,
	combout => \ADC_Manager1|Selector153~0_combout\);

-- Location: LCCOMB_X9_Y6_N4
\ADC_Manager1|Selector153~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~1_combout\ = (\ADC_Manager1|Selector153~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector153~0_combout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[18][5]~regout\,
	combout => \ADC_Manager1|Selector153~1_combout\);

-- Location: LCCOMB_X9_Y6_N12
\ADC_Manager1|Selector153~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[8][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[18][5]~regout\,
	datad => \ADC_Manager1|c_1_func[8][5]~regout\,
	combout => \ADC_Manager1|Selector153~2_combout\);

-- Location: LCCOMB_X24_Y9_N10
\ADC_Manager1|Selector153~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_1_func[8][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_0_func[8][5]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[8][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_1_func[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[8][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[8][5]~regout\,
	combout => \ADC_Manager1|Selector153~3_combout\);

-- Location: LCCOMB_X14_Y1_N26
\ADC_Manager1|Selector153~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector153~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][5]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector153~3_combout\,
	combout => \ADC_Manager1|Selector153~4_combout\);

-- Location: LCCOMB_X14_Y1_N12
\ADC_Manager1|Selector153~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector153~5_combout\ = (\ADC_Manager1|Selector153~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector153~2_combout\) # (\ADC_Manager1|Selector153~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector153~2_combout\,
	datab => \ADC_Manager1|Selector153~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector153~4_combout\,
	combout => \ADC_Manager1|Selector153~5_combout\);

-- Location: LCCOMB_X14_Y3_N22
\ADC_Manager1|Selector152~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~3_combout\ = (\ADC_Manager1|c_0_func[8][6]~regout\ & ((\ADC_Manager1|c_1_func[8][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[8][6]~regout\ 
-- & (\ADC_Manager1|c_1_func[8][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][6]~regout\,
	datab => \ADC_Manager1|c_1_func[8][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector152~3_combout\);

-- Location: LCCOMB_X14_Y3_N0
\ADC_Manager1|Selector152~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector152~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector152~3_combout\,
	combout => \ADC_Manager1|Selector152~4_combout\);

-- Location: LCFF_X17_Y8_N5
\ADC_Manager1|c_preamb_func[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[18][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][7]~regout\);

-- Location: LCCOMB_X18_Y8_N0
\ADC_Manager1|Selector151~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[8][7]~regout\) # ((\ADC_Manager1|c_preamb_func[18][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|c_preamb_func[18][7]~regout\ & ((\ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_preamb_func[18][7]~regout\,
	datac => \ADC_Manager1|c_1_func[8][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector151~0_combout\);

-- Location: LCCOMB_X14_Y3_N16
\ADC_Manager1|Selector151~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~1_combout\ = (\ADC_Manager1|Selector151~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[18][7]~regout\,
	datac => \ADC_Manager1|Selector151~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector151~1_combout\);

-- Location: LCCOMB_X14_Y3_N18
\ADC_Manager1|Selector151~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[8][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[8][7]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[18][7]~regout\,
	combout => \ADC_Manager1|Selector151~2_combout\);

-- Location: LCCOMB_X14_Y3_N12
\ADC_Manager1|Selector151~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~3_combout\ = (\ADC_Manager1|c_0_func[8][7]~regout\ & ((\ADC_Manager1|c_1_func[8][7]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[8][7]~regout\ 
-- & (\ADC_Manager1|c_1_func[8][7]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][7]~regout\,
	datab => \ADC_Manager1|c_1_func[8][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector151~3_combout\);

-- Location: LCCOMB_X14_Y3_N30
\ADC_Manager1|Selector151~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector151~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector151~3_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[18][7]~regout\,
	combout => \ADC_Manager1|Selector151~4_combout\);

-- Location: LCCOMB_X14_Y3_N14
\ADC_Manager1|Selector151~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector151~5_combout\ = (\ADC_Manager1|Selector151~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector151~4_combout\) # (\ADC_Manager1|Selector151~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector151~1_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector151~4_combout\,
	datad => \ADC_Manager1|Selector151~2_combout\,
	combout => \ADC_Manager1|Selector151~5_combout\);

-- Location: LCFF_X7_Y5_N1
\ADC_Manager1|c_preamb_func[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][0]~regout\);

-- Location: LCCOMB_X7_Y5_N0
\ADC_Manager1|Selector118~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~0_combout\ = (\ADC_Manager1|c_1_func[3][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector118~0_combout\);

-- Location: LCCOMB_X7_Y5_N30
\ADC_Manager1|Selector118~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~1_combout\ = (\ADC_Manager1|Selector118~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector118~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[13][0]~regout\,
	combout => \ADC_Manager1|Selector118~1_combout\);

-- Location: LCCOMB_X14_Y9_N16
\ADC_Manager1|Selector118~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[3][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[13][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_1_func[3][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[13][0]~regout\,
	combout => \ADC_Manager1|Selector118~2_combout\);

-- Location: LCCOMB_X7_Y10_N26
\ADC_Manager1|Selector118~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~3_combout\ = (\ADC_Manager1|c_1_func[3][0]~regout\ & ((\ADC_Manager1|c_0_func[3][0]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[3][0]~regout\ & (\ADC_Manager1|c_0_func[3][0]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][0]~regout\,
	datab => \ADC_Manager1|c_0_func[3][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector118~3_combout\);

-- Location: LCCOMB_X7_Y10_N2
\ADC_Manager1|Selector118~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector118~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[13][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[13][0]~regout\,
	datad => \ADC_Manager1|Selector118~3_combout\,
	combout => \ADC_Manager1|Selector118~4_combout\);

-- Location: LCCOMB_X14_Y8_N12
\ADC_Manager1|Selector118~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector118~5_combout\ = (\ADC_Manager1|Selector118~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector118~2_combout\) # (\ADC_Manager1|Selector118~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector118~2_combout\,
	datab => \ADC_Manager1|Selector118~4_combout\,
	datac => \ADC_Manager1|Selector118~1_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector118~5_combout\);

-- Location: LCFF_X7_Y5_N9
\ADC_Manager1|c_preamb_func[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][1]~regout\);

-- Location: LCCOMB_X7_Y5_N8
\ADC_Manager1|Selector117~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][1]~regout\,
	datad => \ADC_Manager1|c_1_func[3][1]~regout\,
	combout => \ADC_Manager1|Selector117~0_combout\);

-- Location: LCCOMB_X13_Y5_N0
\ADC_Manager1|Selector117~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~1_combout\ = (\ADC_Manager1|Selector117~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[13][1]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector117~0_combout\,
	combout => \ADC_Manager1|Selector117~1_combout\);

-- Location: LCCOMB_X13_Y8_N22
\ADC_Manager1|Selector117~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[3][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[13][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[13][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[3][1]~regout\,
	combout => \ADC_Manager1|Selector117~2_combout\);

-- Location: LCCOMB_X8_Y6_N2
\ADC_Manager1|Selector117~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~3_combout\ = (\ADC_Manager1|c_0_func[3][1]~regout\ & ((\ADC_Manager1|c_1_func[3][1]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[3][1]~regout\ 
-- & (\ADC_Manager1|c_1_func[3][1]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][1]~regout\,
	datab => \ADC_Manager1|c_1_func[3][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector117~3_combout\);

-- Location: LCCOMB_X13_Y8_N16
\ADC_Manager1|Selector117~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector117~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[13][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector117~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[13][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector117~4_combout\);

-- Location: LCCOMB_X13_Y8_N18
\ADC_Manager1|Selector117~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector117~5_combout\ = (\ADC_Manager1|Selector117~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector117~4_combout\) # (\ADC_Manager1|Selector117~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector117~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector117~1_combout\,
	datad => \ADC_Manager1|Selector117~2_combout\,
	combout => \ADC_Manager1|Selector117~5_combout\);

-- Location: LCCOMB_X14_Y9_N12
\ADC_Manager1|Selector116~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[3][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[13][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[13][2]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector116~2_combout\);

-- Location: LCFF_X9_Y9_N1
\ADC_Manager1|c_preamb_func[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][3]~regout\);

-- Location: LCCOMB_X9_Y9_N0
\ADC_Manager1|Selector315~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector315~0_combout\ = (\ADC_Manager1|c_preamb_func[38][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector315~0_combout\);

-- Location: LCFF_X19_Y6_N27
\ADC_Manager1|c_preamb_func[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][3]~regout\);

-- Location: LCCOMB_X19_Y6_N26
\ADC_Manager1|Selector115~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][3]~regout\) # ((\ADC_Manager1|c_1_func[3][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector115~0_combout\);

-- Location: LCCOMB_X13_Y8_N10
\ADC_Manager1|Selector115~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~1_combout\ = (\ADC_Manager1|Selector115~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|c_long_func_input[13][3]~regout\,
	datad => \ADC_Manager1|Selector115~0_combout\,
	combout => \ADC_Manager1|Selector115~1_combout\);

-- Location: LCFF_X21_Y5_N11
\ADC_Manager1|c_preamb_func[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][4]~regout\);

-- Location: LCCOMB_X21_Y5_N10
\ADC_Manager1|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~0_combout\ = (\ADC_Manager1|c_1_func[3][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[13][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][4]~regout\ & (((\ADC_Manager1|c_preamb_func[13][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector114~0_combout\);

-- Location: LCCOMB_X21_Y5_N24
\ADC_Manager1|Selector114~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~1_combout\ = (\ADC_Manager1|Selector114~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector114~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[13][4]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector114~1_combout\);

-- Location: LCCOMB_X21_Y5_N28
\ADC_Manager1|Selector114~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[3][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[13][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[13][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[3][4]~regout\,
	combout => \ADC_Manager1|Selector114~2_combout\);

-- Location: LCCOMB_X21_Y5_N14
\ADC_Manager1|Selector114~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~3_combout\ = (\ADC_Manager1|c_0_func[3][4]~regout\ & ((\ADC_Manager1|c_1_func[3][4]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[3][4]~regout\ 
-- & (\ADC_Manager1|c_1_func[3][4]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][4]~regout\,
	datab => \ADC_Manager1|c_1_func[3][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector114~3_combout\);

-- Location: LCCOMB_X13_Y8_N8
\ADC_Manager1|Selector114~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector114~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[13][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector114~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[13][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector114~4_combout\);

-- Location: LCCOMB_X13_Y8_N2
\ADC_Manager1|Selector114~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector114~5_combout\ = (\ADC_Manager1|Selector114~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector114~2_combout\) # (\ADC_Manager1|Selector114~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector114~2_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector114~4_combout\,
	datad => \ADC_Manager1|Selector114~1_combout\,
	combout => \ADC_Manager1|Selector114~5_combout\);

-- Location: LCFF_X7_Y5_N15
\ADC_Manager1|c_preamb_func[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][5]~regout\);

-- Location: LCCOMB_X7_Y5_N14
\ADC_Manager1|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~0_combout\ = (\ADC_Manager1|c_1_func[3][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][5]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector113~0_combout\);

-- Location: LCCOMB_X13_Y8_N30
\ADC_Manager1|Selector113~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~1_combout\ = (\ADC_Manager1|Selector113~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|c_long_func_input[13][5]~regout\,
	datad => \ADC_Manager1|Selector113~0_combout\,
	combout => \ADC_Manager1|Selector113~1_combout\);

-- Location: LCCOMB_X20_Y8_N26
\ADC_Manager1|Selector113~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[3][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[13][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[13][5]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector113~2_combout\);

-- Location: LCCOMB_X20_Y8_N12
\ADC_Manager1|Selector113~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[3][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[3][5]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[3][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[3][5]~regout\,
	datad => \ADC_Manager1|c_0_func[3][5]~regout\,
	combout => \ADC_Manager1|Selector113~3_combout\);

-- Location: LCCOMB_X20_Y8_N30
\ADC_Manager1|Selector113~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector113~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[13][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[13][5]~regout\,
	datad => \ADC_Manager1|Selector113~3_combout\,
	combout => \ADC_Manager1|Selector113~4_combout\);

-- Location: LCCOMB_X13_Y8_N14
\ADC_Manager1|Selector113~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector113~5_combout\ = (\ADC_Manager1|Selector113~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector113~2_combout\) # (\ADC_Manager1|Selector113~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector113~2_combout\,
	datab => \ADC_Manager1|Selector113~1_combout\,
	datac => \ADC_Manager1|Selector113~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector113~5_combout\);

-- Location: LCFF_X7_Y5_N21
\ADC_Manager1|c_preamb_func[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][6]~regout\);

-- Location: LCCOMB_X7_Y5_N20
\ADC_Manager1|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[3][6]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][6]~regout\,
	datad => \ADC_Manager1|c_1_func[3][6]~regout\,
	combout => \ADC_Manager1|Selector112~0_combout\);

-- Location: LCCOMB_X7_Y5_N18
\ADC_Manager1|Selector112~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[3][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[3][6]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[3][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[3][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[3][6]~regout\,
	datad => \ADC_Manager1|c_1_func[3][6]~regout\,
	combout => \ADC_Manager1|Selector112~3_combout\);

-- Location: LCCOMB_X13_Y5_N4
\ADC_Manager1|Selector112~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector112~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[13][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector112~3_combout\,
	combout => \ADC_Manager1|Selector112~4_combout\);

-- Location: LCFF_X20_Y7_N7
\ADC_Manager1|c_preamb_func[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][7]~regout\);

-- Location: LCCOMB_X20_Y7_N6
\ADC_Manager1|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[13][7]~regout\) # ((\ADC_Manager1|c_1_func[3][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[3][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[3][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector111~0_combout\);

-- Location: LCCOMB_X13_Y4_N18
\ADC_Manager1|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~1_combout\ = (\ADC_Manager1|Selector111~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][7]~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|Selector111~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector111~1_combout\);

-- Location: LCCOMB_X13_Y4_N30
\ADC_Manager1|Selector111~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[3][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[13][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][7]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector111~2_combout\);

-- Location: LCCOMB_X13_Y4_N16
\ADC_Manager1|Selector111~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~3_combout\ = (\ADC_Manager1|c_0_func[3][7]~regout\ & ((\ADC_Manager1|c_1_func[3][7]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[3][7]~regout\ 
-- & (\ADC_Manager1|c_1_func[3][7]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_1_func[3][7]~regout\,
	combout => \ADC_Manager1|Selector111~3_combout\);

-- Location: LCCOMB_X13_Y4_N14
\ADC_Manager1|Selector111~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector111~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[13][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_long_func_input[13][7]~regout\,
	datac => \ADC_Manager1|Selector111~3_combout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector111~4_combout\);

-- Location: LCCOMB_X13_Y4_N4
\ADC_Manager1|Selector111~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector111~5_combout\ = (\ADC_Manager1|Selector111~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector111~2_combout\) # (\ADC_Manager1|Selector111~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector111~2_combout\,
	datac => \ADC_Manager1|Selector111~4_combout\,
	datad => \ADC_Manager1|Selector111~1_combout\,
	combout => \ADC_Manager1|Selector111~5_combout\);

-- Location: LCCOMB_X9_Y5_N0
\ADC_Manager1|Selector110~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[2][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[2][0]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[2][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[2][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[2][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_1_func[2][0]~regout\,
	combout => \ADC_Manager1|Selector110~3_combout\);

-- Location: LCCOMB_X9_Y6_N20
\ADC_Manager1|Selector110~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector110~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][0]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector110~3_combout\,
	combout => \ADC_Manager1|Selector110~4_combout\);

-- Location: LCCOMB_X12_Y8_N14
\ADC_Manager1|Selector109~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~3_combout\ = (\ADC_Manager1|c_0_func[2][1]~regout\ & ((\ADC_Manager1|c_1_func[2][1]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[2][1]~regout\ 
-- & (\ADC_Manager1|c_1_func[2][1]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][1]~regout\,
	datab => \ADC_Manager1|c_1_func[2][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector109~3_combout\);

-- Location: LCCOMB_X12_Y8_N10
\ADC_Manager1|Selector109~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector109~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector109~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[12][1]~regout\,
	combout => \ADC_Manager1|Selector109~4_combout\);

-- Location: LCCOMB_X9_Y8_N30
\ADC_Manager1|Selector108~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[2][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][2]~regout\,
	datab => \ADC_Manager1|c_1_func[2][2]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector108~2_combout\);

-- Location: LCCOMB_X21_Y5_N20
\ADC_Manager1|Selector107~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[2][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[12][3]~regout\,
	combout => \ADC_Manager1|Selector107~2_combout\);

-- Location: LCCOMB_X21_Y5_N6
\ADC_Manager1|Selector107~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~3_combout\ = (\ADC_Manager1|c_0_func[2][3]~regout\ & ((\ADC_Manager1|c_1_func[2][3]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[2][3]~regout\ 
-- & (\ADC_Manager1|c_1_func[2][3]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][3]~regout\,
	datab => \ADC_Manager1|c_1_func[2][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector107~3_combout\);

-- Location: LCCOMB_X7_Y4_N28
\ADC_Manager1|Selector106~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~3_combout\ = (\ADC_Manager1|c_0_func[2][4]~regout\ & ((\ADC_Manager1|c_1_func[2][4]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[2][4]~regout\ 
-- & (\ADC_Manager1|c_1_func[2][4]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_1_func[2][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector106~3_combout\);

-- Location: LCCOMB_X12_Y8_N6
\ADC_Manager1|Selector106~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector106~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[12][4]~regout\,
	datac => \ADC_Manager1|Selector106~3_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector106~4_combout\);

-- Location: LCFF_X9_Y5_N25
\ADC_Manager1|c_preamb_func[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][5]~regout\);

-- Location: LCCOMB_X9_Y5_N24
\ADC_Manager1|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~0_combout\ = (\ADC_Manager1|c_1_func[2][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[12][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[2][5]~regout\ & (((\ADC_Manager1|c_preamb_func[12][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][5]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector105~0_combout\);

-- Location: LCCOMB_X9_Y5_N12
\ADC_Manager1|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~1_combout\ = (\ADC_Manager1|Selector105~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector105~0_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[12][5]~regout\,
	combout => \ADC_Manager1|Selector105~1_combout\);

-- Location: LCCOMB_X9_Y5_N18
\ADC_Manager1|Selector105~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[2][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[12][5]~regout\,
	combout => \ADC_Manager1|Selector105~2_combout\);

-- Location: LCCOMB_X9_Y5_N30
\ADC_Manager1|Selector105~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~3_combout\ = (\ADC_Manager1|c_1_func[2][5]~regout\ & ((\ADC_Manager1|c_0_func[2][5]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[2][5]~regout\ & (\ADC_Manager1|c_0_func[2][5]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[2][5]~regout\,
	combout => \ADC_Manager1|Selector105~3_combout\);

-- Location: LCCOMB_X9_Y5_N14
\ADC_Manager1|Selector105~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector105~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|Selector105~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_long_func_input[12][5]~regout\,
	combout => \ADC_Manager1|Selector105~4_combout\);

-- Location: LCCOMB_X9_Y5_N2
\ADC_Manager1|Selector105~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector105~5_combout\ = (\ADC_Manager1|Selector105~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector105~4_combout\) # (\ADC_Manager1|Selector105~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector105~1_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector105~4_combout\,
	datad => \ADC_Manager1|Selector105~2_combout\,
	combout => \ADC_Manager1|Selector105~5_combout\);

-- Location: LCFF_X8_Y2_N25
\ADC_Manager1|c_preamb_func[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][6]~regout\);

-- Location: LCCOMB_X8_Y2_N24
\ADC_Manager1|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][6]~regout\) # ((\ADC_Manager1|c_preamb_func[12][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector104~0_combout\);

-- Location: LCCOMB_X9_Y2_N26
\ADC_Manager1|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~1_combout\ = (\ADC_Manager1|Selector104~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Selector104~0_combout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[12][6]~regout\,
	combout => \ADC_Manager1|Selector104~1_combout\);

-- Location: LCCOMB_X9_Y8_N6
\ADC_Manager1|Selector104~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][6]~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][6]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector104~2_combout\);

-- Location: LCCOMB_X9_Y4_N10
\ADC_Manager1|Selector104~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~3_combout\ = (\ADC_Manager1|c_1_func[2][6]~regout\ & ((\ADC_Manager1|c_0_func[2][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[2][6]~regout\ & (\ADC_Manager1|c_0_func[2][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[2][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector104~3_combout\);

-- Location: LCCOMB_X9_Y8_N0
\ADC_Manager1|Selector104~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector104~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector104~3_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[12][6]~regout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector104~4_combout\);

-- Location: LCCOMB_X9_Y8_N26
\ADC_Manager1|Selector104~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector104~5_combout\ = (\ADC_Manager1|Selector104~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector104~2_combout\) # (\ADC_Manager1|Selector104~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector104~2_combout\,
	datab => \ADC_Manager1|Selector104~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector104~1_combout\,
	combout => \ADC_Manager1|Selector104~5_combout\);

-- Location: LCFF_X21_Y13_N9
\ADC_Manager1|c_preamb_func[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][0]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\ADC_Manager1|Selector134~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[15][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[5][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][0]~regout\,
	datad => \ADC_Manager1|c_1_func[5][0]~regout\,
	combout => \ADC_Manager1|Selector134~0_combout\);

-- Location: LCCOMB_X13_Y5_N6
\ADC_Manager1|Selector134~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~1_combout\ = (\ADC_Manager1|Selector134~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector134~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][0]~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector134~1_combout\);

-- Location: LCCOMB_X13_Y5_N30
\ADC_Manager1|Selector134~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[5][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[15][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[15][0]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector134~2_combout\);

-- Location: LCCOMB_X21_Y13_N12
\ADC_Manager1|Selector134~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[5][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[5][0]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[5][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[5][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[5][0]~regout\,
	datad => \ADC_Manager1|c_1_func[5][0]~regout\,
	combout => \ADC_Manager1|Selector134~3_combout\);

-- Location: LCCOMB_X13_Y5_N26
\ADC_Manager1|Selector134~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector134~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[15][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector134~3_combout\,
	combout => \ADC_Manager1|Selector134~4_combout\);

-- Location: LCCOMB_X13_Y5_N16
\ADC_Manager1|Selector134~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector134~5_combout\ = (\ADC_Manager1|Selector134~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector134~2_combout\) # (\ADC_Manager1|Selector134~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector134~1_combout\,
	datab => \ADC_Manager1|Selector134~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector134~4_combout\,
	combout => \ADC_Manager1|Selector134~5_combout\);

-- Location: LCCOMB_X20_Y13_N4
\ADC_Manager1|Selector133~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~3_combout\ = (\ADC_Manager1|c_1_func[5][1]~regout\ & ((\ADC_Manager1|c_0_func[5][1]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[5][1]~regout\ & (\ADC_Manager1|c_0_func[5][1]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][1]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[5][1]~regout\,
	combout => \ADC_Manager1|Selector133~3_combout\);

-- Location: LCCOMB_X17_Y12_N12
\ADC_Manager1|Selector133~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector133~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[15][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector133~3_combout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_long_func_input[15][1]~regout\,
	combout => \ADC_Manager1|Selector133~4_combout\);

-- Location: LCFF_X21_Y13_N7
\ADC_Manager1|c_preamb_func[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][2]~regout\);

-- Location: LCCOMB_X21_Y13_N6
\ADC_Manager1|Selector132~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[15][2]~regout\) # ((\ADC_Manager1|c_1_func[5][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[5][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[5][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector132~0_combout\);

-- Location: LCCOMB_X13_Y4_N12
\ADC_Manager1|Selector132~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~1_combout\ = (\ADC_Manager1|Selector132~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector132~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[15][2]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector132~1_combout\);

-- Location: LCCOMB_X13_Y4_N8
\ADC_Manager1|Selector132~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[5][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[15][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[15][2]~regout\,
	datac => \ADC_Manager1|c_1_func[5][2]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector132~2_combout\);

-- Location: LCCOMB_X13_Y4_N0
\ADC_Manager1|Selector132~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[5][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[5][2]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[5][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[5][2]~regout\,
	datad => \ADC_Manager1|c_0_func[5][2]~regout\,
	combout => \ADC_Manager1|Selector132~3_combout\);

-- Location: LCCOMB_X13_Y4_N28
\ADC_Manager1|Selector132~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector132~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[15][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector132~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[15][2]~regout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector132~4_combout\);

-- Location: LCCOMB_X9_Y4_N30
\ADC_Manager1|Selector132~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector132~5_combout\ = (\ADC_Manager1|Selector132~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector132~2_combout\) # (\ADC_Manager1|Selector132~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector132~2_combout\,
	datab => \ADC_Manager1|Selector132~4_combout\,
	datac => \ADC_Manager1|Selector132~1_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector132~5_combout\);

-- Location: LCFF_X21_Y13_N23
\ADC_Manager1|c_preamb_func[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][3]~regout\);

-- Location: LCCOMB_X21_Y13_N22
\ADC_Manager1|Selector131~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[15][3]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[5][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][3]~regout\,
	datad => \ADC_Manager1|c_1_func[5][3]~regout\,
	combout => \ADC_Manager1|Selector131~0_combout\);

-- Location: LCCOMB_X14_Y3_N20
\ADC_Manager1|Selector131~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~1_combout\ = (\ADC_Manager1|Selector131~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][3]~regout\,
	datac => \ADC_Manager1|Selector131~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector131~1_combout\);

-- Location: LCFF_X26_Y10_N5
\ADC_Manager1|c_preamb_func[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][4]~regout\);

-- Location: LCCOMB_X26_Y10_N4
\ADC_Manager1|Selector130~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[15][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[15][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][4]~regout\,
	datad => \ADC_Manager1|c_1_func[5][4]~regout\,
	combout => \ADC_Manager1|Selector130~0_combout\);

-- Location: LCCOMB_X21_Y4_N28
\ADC_Manager1|Selector130~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~1_combout\ = (\ADC_Manager1|Selector130~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][4]~regout\,
	datab => \ADC_Manager1|Selector130~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector130~1_combout\);

-- Location: LCCOMB_X13_Y4_N2
\ADC_Manager1|Selector130~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[5][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[15][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[5][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[15][4]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector130~2_combout\);

-- Location: LCCOMB_X26_Y10_N6
\ADC_Manager1|Selector130~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~3_combout\ = (\ADC_Manager1|c_1_func[5][4]~regout\ & ((\ADC_Manager1|c_0_func[5][4]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[5][4]~regout\ & (\ADC_Manager1|c_0_func[5][4]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][4]~regout\,
	datab => \ADC_Manager1|c_0_func[5][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector130~3_combout\);

-- Location: LCCOMB_X21_Y7_N4
\ADC_Manager1|Selector130~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector130~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[15][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector130~3_combout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector130~4_combout\);

-- Location: LCCOMB_X13_Y4_N6
\ADC_Manager1|Selector130~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector130~5_combout\ = (\ADC_Manager1|Selector130~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector130~4_combout\) # (\ADC_Manager1|Selector130~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector130~4_combout\,
	datab => \ADC_Manager1|Selector130~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector130~1_combout\,
	combout => \ADC_Manager1|Selector130~5_combout\);

-- Location: LCFF_X21_Y13_N29
\ADC_Manager1|c_preamb_func[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][5]~regout\);

-- Location: LCCOMB_X21_Y13_N28
\ADC_Manager1|Selector129~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[15][5]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[5][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][5]~regout\,
	datad => \ADC_Manager1|c_1_func[5][5]~regout\,
	combout => \ADC_Manager1|Selector129~0_combout\);

-- Location: LCCOMB_X9_Y4_N22
\ADC_Manager1|Selector129~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~1_combout\ = (\ADC_Manager1|Selector129~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][5]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector129~0_combout\,
	combout => \ADC_Manager1|Selector129~1_combout\);

-- Location: LCCOMB_X19_Y8_N8
\ADC_Manager1|Selector129~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[5][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[15][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[15][5]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_1_func[5][5]~regout\,
	combout => \ADC_Manager1|Selector129~2_combout\);

-- Location: LCCOMB_X22_Y12_N8
\ADC_Manager1|Selector129~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~3_combout\ = (\ADC_Manager1|c_1_func[5][5]~regout\ & ((\ADC_Manager1|c_0_func[5][5]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[5][5]~regout\ & (\ADC_Manager1|c_0_func[5][5]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][5]~regout\,
	datab => \ADC_Manager1|c_0_func[5][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector129~3_combout\);

-- Location: LCCOMB_X9_Y5_N22
\ADC_Manager1|Selector129~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector129~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[15][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector129~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[15][5]~regout\,
	combout => \ADC_Manager1|Selector129~4_combout\);

-- Location: LCCOMB_X9_Y4_N4
\ADC_Manager1|Selector129~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector129~5_combout\ = (\ADC_Manager1|Selector129~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector129~4_combout\) # (\ADC_Manager1|Selector129~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector129~4_combout\,
	datac => \ADC_Manager1|Selector129~2_combout\,
	datad => \ADC_Manager1|Selector129~1_combout\,
	combout => \ADC_Manager1|Selector129~5_combout\);

-- Location: LCFF_X6_Y12_N31
\ADC_Manager1|c_preamb_func[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][6]~regout\);

-- Location: LCCOMB_X6_Y12_N30
\ADC_Manager1|Selector128~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[15][6]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[5][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][6]~regout\,
	datad => \ADC_Manager1|c_1_func[5][6]~regout\,
	combout => \ADC_Manager1|Selector128~0_combout\);

-- Location: LCCOMB_X13_Y5_N2
\ADC_Manager1|Selector128~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~1_combout\ = (\ADC_Manager1|Selector128~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][6]~regout\,
	datac => \ADC_Manager1|Selector128~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector128~1_combout\);

-- Location: LCCOMB_X13_Y5_N18
\ADC_Manager1|Selector128~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[5][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[15][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][6]~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector128~2_combout\);

-- Location: LCCOMB_X6_Y12_N4
\ADC_Manager1|Selector128~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[5][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[5][6]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[5][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[5][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[5][6]~regout\,
	datad => \ADC_Manager1|c_1_func[5][6]~regout\,
	combout => \ADC_Manager1|Selector128~3_combout\);

-- Location: LCCOMB_X13_Y5_N28
\ADC_Manager1|Selector128~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector128~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[15][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector128~3_combout\,
	combout => \ADC_Manager1|Selector128~4_combout\);

-- Location: LCCOMB_X13_Y5_N8
\ADC_Manager1|Selector128~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector128~5_combout\ = (\ADC_Manager1|Selector128~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector128~4_combout\) # (\ADC_Manager1|Selector128~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector128~4_combout\,
	datab => \ADC_Manager1|Selector128~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector128~1_combout\,
	combout => \ADC_Manager1|Selector128~5_combout\);

-- Location: LCFF_X6_Y12_N17
\ADC_Manager1|c_preamb_func[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][7]~regout\);

-- Location: LCCOMB_X6_Y12_N16
\ADC_Manager1|Selector127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~0_combout\ = (\ADC_Manager1|c_1_func[5][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[15][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[5][7]~regout\ & (((\ADC_Manager1|c_preamb_func[15][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector127~0_combout\);

-- Location: LCCOMB_X13_Y5_N24
\ADC_Manager1|Selector127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~1_combout\ = (\ADC_Manager1|Selector127~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][7]~regout\,
	datab => \ADC_Manager1|Selector127~0_combout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector127~1_combout\);

-- Location: LCCOMB_X13_Y5_N10
\ADC_Manager1|Selector127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[5][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[15][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_1_func[5][7]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector127~2_combout\);

-- Location: LCCOMB_X6_Y12_N22
\ADC_Manager1|Selector127~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[5][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[5][7]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[5][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[5][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[5][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[5][7]~regout\,
	combout => \ADC_Manager1|Selector127~3_combout\);

-- Location: LCCOMB_X13_Y5_N20
\ADC_Manager1|Selector127~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector127~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[15][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector127~3_combout\,
	combout => \ADC_Manager1|Selector127~4_combout\);

-- Location: LCCOMB_X13_Y4_N20
\ADC_Manager1|Selector127~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector127~5_combout\ = (\ADC_Manager1|Selector127~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector127~2_combout\) # (\ADC_Manager1|Selector127~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector127~2_combout\,
	datac => \ADC_Manager1|Selector127~4_combout\,
	datad => \ADC_Manager1|Selector127~1_combout\,
	combout => \ADC_Manager1|Selector127~5_combout\);

-- Location: LCFF_X24_Y11_N7
\ADC_Manager1|c_preamb_func[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][0]~regout\);

-- Location: LCCOMB_X24_Y11_N6
\ADC_Manager1|Selector126~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~0_combout\ = (\ADC_Manager1|c_1_func[4][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[14][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[4][0]~regout\ & (((\ADC_Manager1|c_preamb_func[14][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][0]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector126~0_combout\);

-- Location: LCCOMB_X9_Y5_N8
\ADC_Manager1|Selector126~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_1_func[4][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_0_func[4][0]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[4][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_1_func[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[4][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[4][0]~regout\,
	combout => \ADC_Manager1|Selector126~3_combout\);

-- Location: LCCOMB_X9_Y5_N10
\ADC_Manager1|Selector126~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector126~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[14][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector126~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][0]~regout\,
	combout => \ADC_Manager1|Selector126~4_combout\);

-- Location: LCFF_X24_Y11_N13
\ADC_Manager1|c_preamb_func[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][1]~regout\);

-- Location: LCCOMB_X24_Y11_N12
\ADC_Manager1|Selector125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][1]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[4][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][1]~regout\,
	datad => \ADC_Manager1|c_1_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector125~0_combout\);

-- Location: LCCOMB_X14_Y4_N8
\ADC_Manager1|Selector125~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~1_combout\ = (\ADC_Manager1|Selector125~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector125~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][1]~regout\,
	combout => \ADC_Manager1|Selector125~1_combout\);

-- Location: LCCOMB_X14_Y4_N10
\ADC_Manager1|Selector125~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[4][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[14][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][1]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[4][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector125~2_combout\);

-- Location: LCCOMB_X14_Y4_N2
\ADC_Manager1|Selector125~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~3_combout\ = (\ADC_Manager1|c_1_func[4][1]~regout\ & ((\ADC_Manager1|c_0_func[4][1]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[4][1]~regout\ & (\ADC_Manager1|c_0_func[4][1]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][1]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector125~3_combout\);

-- Location: LCCOMB_X14_Y4_N30
\ADC_Manager1|Selector125~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector125~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[14][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][1]~regout\,
	datab => \ADC_Manager1|Selector125~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector125~4_combout\);

-- Location: LCCOMB_X14_Y4_N12
\ADC_Manager1|Selector125~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector125~5_combout\ = (\ADC_Manager1|Selector125~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector125~4_combout\) # (\ADC_Manager1|Selector125~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector125~4_combout\,
	datac => \ADC_Manager1|Selector125~1_combout\,
	datad => \ADC_Manager1|Selector125~2_combout\,
	combout => \ADC_Manager1|Selector125~5_combout\);

-- Location: LCCOMB_X14_Y4_N6
\ADC_Manager1|Selector124~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[4][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[14][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][2]~regout\,
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector124~2_combout\);

-- Location: LCFF_X26_Y12_N11
\ADC_Manager1|c_preamb_func[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][3]~regout\);

-- Location: LCCOMB_X26_Y12_N10
\ADC_Manager1|Selector123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][3]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[4][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][3]~regout\,
	datad => \ADC_Manager1|c_1_func[4][3]~regout\,
	combout => \ADC_Manager1|Selector123~0_combout\);

-- Location: LCCOMB_X19_Y12_N4
\ADC_Manager1|Selector123~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~1_combout\ = (\ADC_Manager1|Selector123~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][3]~regout\,
	datab => \ADC_Manager1|Selector123~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector123~1_combout\);

-- Location: LCCOMB_X19_Y12_N0
\ADC_Manager1|Selector123~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[4][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[14][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][3]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector123~2_combout\);

-- Location: LCCOMB_X20_Y12_N18
\ADC_Manager1|Selector123~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~3_combout\ = (\ADC_Manager1|c_0_func[4][3]~regout\ & ((\ADC_Manager1|c_1_func[4][3]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[4][3]~regout\ 
-- & (\ADC_Manager1|c_1_func[4][3]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][3]~regout\,
	datab => \ADC_Manager1|c_1_func[4][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector123~3_combout\);

-- Location: LCCOMB_X19_Y12_N6
\ADC_Manager1|Selector123~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector123~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[14][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|Selector123~3_combout\,
	combout => \ADC_Manager1|Selector123~4_combout\);

-- Location: LCCOMB_X14_Y10_N30
\ADC_Manager1|Selector123~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector123~5_combout\ = (\ADC_Manager1|Selector123~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector123~4_combout\) # (\ADC_Manager1|Selector123~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector123~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector123~1_combout\,
	datad => \ADC_Manager1|Selector123~2_combout\,
	combout => \ADC_Manager1|Selector123~5_combout\);

-- Location: LCFF_X26_Y12_N23
\ADC_Manager1|c_preamb_func[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][4]~regout\);

-- Location: LCCOMB_X26_Y12_N22
\ADC_Manager1|Selector122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][4]~regout\) # ((\ADC_Manager1|c_1_func[4][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[4][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[4][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector122~0_combout\);

-- Location: LCCOMB_X21_Y5_N8
\ADC_Manager1|Selector122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~1_combout\ = (\ADC_Manager1|Selector122~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector122~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[14][4]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector122~1_combout\);

-- Location: LCCOMB_X21_Y4_N26
\ADC_Manager1|Selector122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[4][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[14][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[4][4]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][4]~regout\,
	combout => \ADC_Manager1|Selector122~2_combout\);

-- Location: LCCOMB_X26_Y12_N24
\ADC_Manager1|Selector122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[4][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[4][4]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[4][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[4][4]~regout\,
	datad => \ADC_Manager1|c_1_func[4][4]~regout\,
	combout => \ADC_Manager1|Selector122~3_combout\);

-- Location: LCCOMB_X18_Y5_N0
\ADC_Manager1|Selector122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector122~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[14][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector122~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][4]~regout\,
	combout => \ADC_Manager1|Selector122~4_combout\);

-- Location: LCCOMB_X14_Y4_N20
\ADC_Manager1|Selector122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector122~5_combout\ = (\ADC_Manager1|Selector122~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector122~2_combout\) # (\ADC_Manager1|Selector122~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector122~1_combout\,
	datab => \ADC_Manager1|Selector122~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector122~4_combout\,
	combout => \ADC_Manager1|Selector122~5_combout\);

-- Location: LCFF_X21_Y12_N11
\ADC_Manager1|c_preamb_func[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][5]~regout\);

-- Location: LCCOMB_X21_Y12_N10
\ADC_Manager1|Selector121~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][5]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[4][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][5]~regout\,
	datad => \ADC_Manager1|c_1_func[4][5]~regout\,
	combout => \ADC_Manager1|Selector121~0_combout\);

-- Location: LCCOMB_X21_Y12_N22
\ADC_Manager1|Selector121~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~1_combout\ = (\ADC_Manager1|Selector121~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][5]~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|Selector121~0_combout\,
	combout => \ADC_Manager1|Selector121~1_combout\);

-- Location: LCCOMB_X21_Y12_N0
\ADC_Manager1|Selector121~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[4][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[14][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[4][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[14][5]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector121~2_combout\);

-- Location: LCCOMB_X21_Y12_N2
\ADC_Manager1|Selector121~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[4][5]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[4][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[4][5]~regout\,
	datad => \ADC_Manager1|c_1_func[4][5]~regout\,
	combout => \ADC_Manager1|Selector121~3_combout\);

-- Location: LCCOMB_X21_Y12_N8
\ADC_Manager1|Selector121~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector121~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[14][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][5]~regout\,
	datab => \ADC_Manager1|Selector121~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector121~4_combout\);

-- Location: LCCOMB_X14_Y4_N24
\ADC_Manager1|Selector121~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector121~5_combout\ = (\ADC_Manager1|Selector121~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector121~4_combout\) # (\ADC_Manager1|Selector121~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector121~1_combout\,
	datab => \ADC_Manager1|Selector121~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector121~2_combout\,
	combout => \ADC_Manager1|Selector121~5_combout\);

-- Location: LCFF_X21_Y12_N5
\ADC_Manager1|c_preamb_func[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][6]~regout\);

-- Location: LCCOMB_X21_Y12_N4
\ADC_Manager1|Selector120~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][6]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[4][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][6]~regout\,
	datad => \ADC_Manager1|c_1_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector120~0_combout\);

-- Location: LCCOMB_X21_Y4_N12
\ADC_Manager1|Selector120~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~1_combout\ = (\ADC_Manager1|Selector120~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector120~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][6]~regout\,
	combout => \ADC_Manager1|Selector120~1_combout\);

-- Location: LCCOMB_X21_Y4_N24
\ADC_Manager1|Selector120~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[4][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[14][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[4][6]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][6]~regout\,
	combout => \ADC_Manager1|Selector120~2_combout\);

-- Location: LCCOMB_X21_Y12_N28
\ADC_Manager1|Selector120~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[4][6]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[4][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[4][6]~regout\,
	datad => \ADC_Manager1|c_1_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector120~3_combout\);

-- Location: LCCOMB_X21_Y4_N2
\ADC_Manager1|Selector120~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector120~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[14][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][6]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector120~3_combout\,
	combout => \ADC_Manager1|Selector120~4_combout\);

-- Location: LCCOMB_X21_Y4_N4
\ADC_Manager1|Selector120~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector120~5_combout\ = (\ADC_Manager1|Selector120~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector120~2_combout\) # (\ADC_Manager1|Selector120~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector120~2_combout\,
	datab => \ADC_Manager1|Selector120~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector120~1_combout\,
	combout => \ADC_Manager1|Selector120~5_combout\);

-- Location: LCFF_X21_Y12_N21
\ADC_Manager1|c_preamb_func[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][7]~regout\);

-- Location: LCCOMB_X21_Y12_N20
\ADC_Manager1|Selector119~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][7]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[4][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][7]~regout\,
	datad => \ADC_Manager1|c_1_func[4][7]~regout\,
	combout => \ADC_Manager1|Selector119~0_combout\);

-- Location: LCCOMB_X21_Y4_N0
\ADC_Manager1|Selector119~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~1_combout\ = (\ADC_Manager1|Selector119~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][7]~regout\,
	datab => \ADC_Manager1|Selector119~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector119~1_combout\);

-- Location: LCCOMB_X21_Y4_N16
\ADC_Manager1|Selector119~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[4][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[14][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[4][7]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][7]~regout\,
	combout => \ADC_Manager1|Selector119~2_combout\);

-- Location: LCCOMB_X21_Y12_N26
\ADC_Manager1|Selector119~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[4][7]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[4][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[4][7]~regout\,
	datad => \ADC_Manager1|c_1_func[4][7]~regout\,
	combout => \ADC_Manager1|Selector119~3_combout\);

-- Location: LCCOMB_X21_Y4_N10
\ADC_Manager1|Selector119~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector119~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[14][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|Selector119~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[14][7]~regout\,
	combout => \ADC_Manager1|Selector119~4_combout\);

-- Location: LCCOMB_X21_Y4_N30
\ADC_Manager1|Selector119~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector119~5_combout\ = (\ADC_Manager1|Selector119~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector119~2_combout\) # (\ADC_Manager1|Selector119~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector119~2_combout\,
	datab => \ADC_Manager1|Selector119~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector119~4_combout\,
	combout => \ADC_Manager1|Selector119~5_combout\);

-- Location: LCFF_X8_Y11_N17
\ADC_Manager1|c_preamb_func[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][0]~regout\);

-- Location: LCCOMB_X8_Y11_N16
\ADC_Manager1|Selector150~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~0_combout\ = (\ADC_Manager1|c_1_func[7][0]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[17][0]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[7][0]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[17][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][0]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][0]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector150~0_combout\);

-- Location: LCCOMB_X14_Y9_N2
\ADC_Manager1|Selector150~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~1_combout\ = (\ADC_Manager1|Selector150~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[17][0]~regout\,
	datac => \ADC_Manager1|Selector150~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector150~1_combout\);

-- Location: LCCOMB_X14_Y9_N10
\ADC_Manager1|Selector150~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[7][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[17][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector150~2_combout\);

-- Location: LCCOMB_X7_Y10_N8
\ADC_Manager1|Selector150~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~3_combout\ = (\ADC_Manager1|c_0_func[7][0]~regout\ & ((\ADC_Manager1|c_1_func[7][0]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[7][0]~regout\ 
-- & (\ADC_Manager1|c_1_func[7][0]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][0]~regout\,
	datab => \ADC_Manager1|c_1_func[7][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector150~3_combout\);

-- Location: LCCOMB_X14_Y9_N14
\ADC_Manager1|Selector150~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector150~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector150~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[17][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector150~4_combout\);

-- Location: LCCOMB_X14_Y9_N8
\ADC_Manager1|Selector150~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector150~5_combout\ = (\ADC_Manager1|Selector150~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector150~2_combout\) # (\ADC_Manager1|Selector150~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector150~2_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector150~4_combout\,
	datad => \ADC_Manager1|Selector150~1_combout\,
	combout => \ADC_Manager1|Selector150~5_combout\);

-- Location: LCFF_X6_Y5_N31
\ADC_Manager1|c_preamb_func[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][1]~regout\);

-- Location: LCCOMB_X6_Y5_N30
\ADC_Manager1|Selector149~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][1]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[7][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][1]~regout\,
	datad => \ADC_Manager1|c_1_func[7][1]~regout\,
	combout => \ADC_Manager1|Selector149~0_combout\);

-- Location: LCCOMB_X10_Y3_N18
\ADC_Manager1|Selector149~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~1_combout\ = (\ADC_Manager1|Selector149~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[17][1]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector149~0_combout\,
	combout => \ADC_Manager1|Selector149~1_combout\);

-- Location: LCCOMB_X9_Y3_N10
\ADC_Manager1|Selector149~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[17][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector149~2_combout\);

-- Location: LCCOMB_X6_Y13_N20
\ADC_Manager1|Selector149~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[7][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[7][1]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[7][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_1_func[7][1]~regout\,
	datac => \ADC_Manager1|c_0_func[7][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector149~3_combout\);

-- Location: LCCOMB_X10_Y3_N24
\ADC_Manager1|Selector149~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector149~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector149~3_combout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_long_func_input[17][1]~regout\,
	combout => \ADC_Manager1|Selector149~4_combout\);

-- Location: LCCOMB_X10_Y3_N30
\ADC_Manager1|Selector149~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector149~5_combout\ = (\ADC_Manager1|Selector149~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector149~4_combout\) # (\ADC_Manager1|Selector149~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector149~4_combout\,
	datab => \ADC_Manager1|Selector149~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector149~2_combout\,
	combout => \ADC_Manager1|Selector149~5_combout\);

-- Location: LCFF_X6_Y5_N15
\ADC_Manager1|c_preamb_func[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][2]~regout\);

-- Location: LCCOMB_X6_Y5_N14
\ADC_Manager1|Selector148~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[7][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][2]~regout\,
	datad => \ADC_Manager1|c_1_func[7][2]~regout\,
	combout => \ADC_Manager1|Selector148~0_combout\);

-- Location: LCCOMB_X7_Y5_N16
\ADC_Manager1|Selector148~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~1_combout\ = (\ADC_Manager1|Selector148~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|c_long_func_input[17][2]~regout\,
	datad => \ADC_Manager1|Selector148~0_combout\,
	combout => \ADC_Manager1|Selector148~1_combout\);

-- Location: LCCOMB_X7_Y5_N24
\ADC_Manager1|Selector148~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][2]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector148~2_combout\);

-- Location: LCCOMB_X7_Y5_N4
\ADC_Manager1|Selector148~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[7][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[7][2]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[7][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[7][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[7][2]~regout\,
	datac => \ADC_Manager1|c_1_func[7][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector148~3_combout\);

-- Location: LCCOMB_X6_Y5_N10
\ADC_Manager1|Selector148~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector148~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[17][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector148~3_combout\,
	combout => \ADC_Manager1|Selector148~4_combout\);

-- Location: LCCOMB_X7_Y5_N6
\ADC_Manager1|Selector148~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector148~5_combout\ = (\ADC_Manager1|Selector148~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector148~2_combout\) # (\ADC_Manager1|Selector148~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector148~1_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector148~2_combout\,
	datad => \ADC_Manager1|Selector148~4_combout\,
	combout => \ADC_Manager1|Selector148~5_combout\);

-- Location: LCFF_X8_Y11_N29
\ADC_Manager1|c_preamb_func[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][3]~regout\);

-- Location: LCCOMB_X8_Y11_N28
\ADC_Manager1|Selector147~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~0_combout\ = (\ADC_Manager1|c_1_func[7][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[17][3]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[7][3]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[17][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector147~0_combout\);

-- Location: LCCOMB_X9_Y8_N10
\ADC_Manager1|Selector147~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~1_combout\ = (\ADC_Manager1|Selector147~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|c_long_func_input[17][3]~regout\,
	datad => \ADC_Manager1|Selector147~0_combout\,
	combout => \ADC_Manager1|Selector147~1_combout\);

-- Location: LCCOMB_X9_Y8_N14
\ADC_Manager1|Selector147~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[7][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[17][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector147~2_combout\);

-- Location: LCCOMB_X8_Y8_N12
\ADC_Manager1|Selector147~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~3_combout\ = (\ADC_Manager1|c_1_func[7][3]~regout\ & ((\ADC_Manager1|c_0_func[7][3]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[7][3]~regout\ & (\ADC_Manager1|c_0_func[7][3]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[7][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector147~3_combout\);

-- Location: LCCOMB_X9_Y8_N20
\ADC_Manager1|Selector147~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector147~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector147~3_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[17][3]~regout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector147~4_combout\);

-- Location: LCCOMB_X9_Y8_N22
\ADC_Manager1|Selector147~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector147~5_combout\ = (\ADC_Manager1|Selector147~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector147~2_combout\) # (\ADC_Manager1|Selector147~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector147~2_combout\,
	datac => \ADC_Manager1|Selector147~4_combout\,
	datad => \ADC_Manager1|Selector147~1_combout\,
	combout => \ADC_Manager1|Selector147~5_combout\);

-- Location: LCFF_X8_Y3_N21
\ADC_Manager1|c_preamb_func[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][4]~regout\);

-- Location: LCCOMB_X8_Y3_N20
\ADC_Manager1|Selector146~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[7][4]~regout\) # ((\ADC_Manager1|c_preamb_func[17][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[17][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[7][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector146~0_combout\);

-- Location: LCCOMB_X10_Y3_N0
\ADC_Manager1|Selector146~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~1_combout\ = (\ADC_Manager1|Selector146~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|Selector146~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[17][4]~regout\,
	combout => \ADC_Manager1|Selector146~1_combout\);

-- Location: LCCOMB_X10_Y3_N4
\ADC_Manager1|Selector146~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[7][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][4]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[7][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector146~2_combout\);

-- Location: LCCOMB_X10_Y3_N20
\ADC_Manager1|Selector146~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[7][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[7][4]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[7][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_1_func[7][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[7][4]~regout\,
	combout => \ADC_Manager1|Selector146~3_combout\);

-- Location: LCCOMB_X10_Y3_N10
\ADC_Manager1|Selector146~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector146~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|Selector146~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[17][4]~regout\,
	combout => \ADC_Manager1|Selector146~4_combout\);

-- Location: LCCOMB_X10_Y3_N8
\ADC_Manager1|Selector146~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector146~5_combout\ = (\ADC_Manager1|Selector146~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector146~4_combout\) # (\ADC_Manager1|Selector146~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector146~4_combout\,
	datab => \ADC_Manager1|Selector146~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector146~1_combout\,
	combout => \ADC_Manager1|Selector146~5_combout\);

-- Location: LCFF_X8_Y3_N15
\ADC_Manager1|c_preamb_func[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][5]~regout\);

-- Location: LCCOMB_X8_Y3_N14
\ADC_Manager1|Selector145~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[17][5]~regout\) # ((\ADC_Manager1|c_1_func[7][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[7][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[7][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector145~0_combout\);

-- Location: LCCOMB_X8_Y3_N12
\ADC_Manager1|Selector145~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~1_combout\ = (\ADC_Manager1|Selector145~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][5]~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector145~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector145~1_combout\);

-- Location: LCFF_X8_Y3_N9
\ADC_Manager1|c_preamb_func[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][6]~regout\);

-- Location: LCCOMB_X8_Y3_N8
\ADC_Manager1|Selector144~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~0_combout\ = (\ADC_Manager1|c_1_func[7][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[17][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[7][6]~regout\ & (((\ADC_Manager1|c_preamb_func[17][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector144~0_combout\);

-- Location: LCCOMB_X8_Y3_N0
\ADC_Manager1|Selector144~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~1_combout\ = (\ADC_Manager1|Selector144~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector144~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[17][6]~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector144~1_combout\);

-- Location: LCCOMB_X8_Y3_N6
\ADC_Manager1|Selector144~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[17][6]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector144~2_combout\);

-- Location: LCCOMB_X8_Y3_N26
\ADC_Manager1|Selector144~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~3_combout\ = (\ADC_Manager1|c_0_func[7][6]~regout\ & ((\ADC_Manager1|c_1_func[7][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[7][6]~regout\ 
-- & (\ADC_Manager1|c_1_func[7][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[7][6]~regout\,
	combout => \ADC_Manager1|Selector144~3_combout\);

-- Location: LCCOMB_X8_Y3_N30
\ADC_Manager1|Selector144~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector144~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][6]~regout\,
	datab => \ADC_Manager1|Selector144~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector144~4_combout\);

-- Location: LCCOMB_X8_Y3_N24
\ADC_Manager1|Selector144~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector144~5_combout\ = (\ADC_Manager1|Selector144~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector144~2_combout\) # (\ADC_Manager1|Selector144~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector144~2_combout\,
	datab => \ADC_Manager1|Selector144~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector144~1_combout\,
	combout => \ADC_Manager1|Selector144~5_combout\);

-- Location: LCCOMB_X20_Y8_N20
\ADC_Manager1|Selector143~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[7][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][7]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[17][7]~regout\,
	combout => \ADC_Manager1|Selector143~2_combout\);

-- Location: LCFF_X22_Y10_N13
\ADC_Manager1|c_preamb_func[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][0]~regout\);

-- Location: LCCOMB_X22_Y10_N12
\ADC_Manager1|Selector142~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[16][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[6][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][0]~regout\,
	datad => \ADC_Manager1|c_1_func[6][0]~regout\,
	combout => \ADC_Manager1|Selector142~0_combout\);

-- Location: LCCOMB_X9_Y3_N28
\ADC_Manager1|Selector142~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~1_combout\ = (\ADC_Manager1|Selector142~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector142~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][0]~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector142~1_combout\);

-- Location: LCCOMB_X9_Y3_N16
\ADC_Manager1|Selector142~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[6][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][0]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector142~2_combout\);

-- Location: LCCOMB_X9_Y3_N24
\ADC_Manager1|Selector142~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~3_combout\ = (\ADC_Manager1|c_0_func[6][0]~regout\ & ((\ADC_Manager1|c_1_func[6][0]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[6][0]~regout\ 
-- & (\ADC_Manager1|c_1_func[6][0]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[6][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector142~3_combout\);

-- Location: LCCOMB_X9_Y3_N22
\ADC_Manager1|Selector142~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector142~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][0]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|Selector142~3_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector142~4_combout\);

-- Location: LCCOMB_X9_Y3_N14
\ADC_Manager1|Selector142~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector142~5_combout\ = (\ADC_Manager1|Selector142~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector142~2_combout\) # (\ADC_Manager1|Selector142~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector142~2_combout\,
	datab => \ADC_Manager1|Selector142~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector142~1_combout\,
	combout => \ADC_Manager1|Selector142~5_combout\);

-- Location: LCFF_X22_Y10_N31
\ADC_Manager1|c_preamb_func[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][1]~regout\);

-- Location: LCCOMB_X22_Y10_N30
\ADC_Manager1|Selector141~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~0_combout\ = (\ADC_Manager1|c_1_func[6][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][1]~regout\ & (((\ADC_Manager1|c_preamb_func[16][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector141~0_combout\);

-- Location: LCCOMB_X14_Y9_N26
\ADC_Manager1|Selector141~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~1_combout\ = (\ADC_Manager1|Selector141~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector141~0_combout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][1]~regout\,
	combout => \ADC_Manager1|Selector141~1_combout\);

-- Location: LCCOMB_X14_Y9_N6
\ADC_Manager1|Selector141~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[6][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][1]~regout\,
	datac => \ADC_Manager1|c_1_func[6][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector141~2_combout\);

-- Location: LCCOMB_X14_Y11_N0
\ADC_Manager1|Selector141~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[6][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[6][1]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[6][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[6][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[6][1]~regout\,
	datad => \ADC_Manager1|c_1_func[6][1]~regout\,
	combout => \ADC_Manager1|Selector141~3_combout\);

-- Location: LCCOMB_X14_Y9_N4
\ADC_Manager1|Selector141~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector141~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[16][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector141~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector141~4_combout\);

-- Location: LCCOMB_X14_Y9_N18
\ADC_Manager1|Selector141~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector141~5_combout\ = (\ADC_Manager1|Selector141~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector141~2_combout\) # (\ADC_Manager1|Selector141~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector141~2_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector141~4_combout\,
	datad => \ADC_Manager1|Selector141~1_combout\,
	combout => \ADC_Manager1|Selector141~5_combout\);

-- Location: LCFF_X8_Y4_N13
\ADC_Manager1|c_preamb_func[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][2]~regout\);

-- Location: LCCOMB_X8_Y4_N12
\ADC_Manager1|Selector140~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[16][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[6][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][2]~regout\,
	datad => \ADC_Manager1|c_1_func[6][2]~regout\,
	combout => \ADC_Manager1|Selector140~0_combout\);

-- Location: LCCOMB_X7_Y3_N2
\ADC_Manager1|Selector140~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~1_combout\ = (\ADC_Manager1|Selector140~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector140~0_combout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][2]~regout\,
	combout => \ADC_Manager1|Selector140~1_combout\);

-- Location: LCCOMB_X7_Y3_N28
\ADC_Manager1|Selector140~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[6][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][2]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[16][2]~regout\,
	combout => \ADC_Manager1|Selector140~2_combout\);

-- Location: LCCOMB_X7_Y7_N8
\ADC_Manager1|Selector140~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~3_combout\ = (\ADC_Manager1|c_0_func[6][2]~regout\ & ((\ADC_Manager1|c_1_func[6][2]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[6][2]~regout\ 
-- & (\ADC_Manager1|c_1_func[6][2]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[6][2]~regout\,
	combout => \ADC_Manager1|Selector140~3_combout\);

-- Location: LCCOMB_X7_Y3_N6
\ADC_Manager1|Selector140~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector140~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector140~3_combout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_long_func_input[16][2]~regout\,
	combout => \ADC_Manager1|Selector140~4_combout\);

-- Location: LCCOMB_X7_Y3_N30
\ADC_Manager1|Selector140~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector140~5_combout\ = (\ADC_Manager1|Selector140~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector140~4_combout\) # (\ADC_Manager1|Selector140~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector140~4_combout\,
	datab => \ADC_Manager1|Selector140~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector140~1_combout\,
	combout => \ADC_Manager1|Selector140~5_combout\);

-- Location: LCFF_X8_Y4_N3
\ADC_Manager1|c_preamb_func[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][3]~regout\);

-- Location: LCCOMB_X8_Y4_N2
\ADC_Manager1|Selector139~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[16][3]~regout\) # ((\ADC_Manager1|c_1_func[6][3]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[6][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[6][3]~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector139~0_combout\);

-- Location: LCCOMB_X9_Y3_N26
\ADC_Manager1|Selector139~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~1_combout\ = (\ADC_Manager1|Selector139~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector139~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][3]~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector139~1_combout\);

-- Location: LCCOMB_X9_Y3_N6
\ADC_Manager1|Selector139~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[6][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_1_func[6][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][3]~regout\,
	combout => \ADC_Manager1|Selector139~2_combout\);

-- Location: LCCOMB_X9_Y3_N4
\ADC_Manager1|Selector139~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~3_combout\ = (\ADC_Manager1|c_0_func[6][3]~regout\ & ((\ADC_Manager1|c_1_func[6][3]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[6][3]~regout\ 
-- & (\ADC_Manager1|c_1_func[6][3]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[6][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector139~3_combout\);

-- Location: LCCOMB_X9_Y3_N18
\ADC_Manager1|Selector139~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector139~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector139~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[16][3]~regout\,
	combout => \ADC_Manager1|Selector139~4_combout\);

-- Location: LCCOMB_X9_Y3_N8
\ADC_Manager1|Selector139~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector139~5_combout\ = (\ADC_Manager1|Selector139~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector139~2_combout\) # (\ADC_Manager1|Selector139~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector139~2_combout\,
	datab => \ADC_Manager1|Selector139~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector139~4_combout\,
	combout => \ADC_Manager1|Selector139~5_combout\);

-- Location: LCFF_X8_Y4_N1
\ADC_Manager1|c_preamb_func[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][4]~regout\);

-- Location: LCCOMB_X8_Y4_N0
\ADC_Manager1|Selector138~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~0_combout\ = (\ADC_Manager1|c_1_func[6][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][4]~regout\ & (((\ADC_Manager1|c_preamb_func[16][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector138~0_combout\);

-- Location: LCCOMB_X9_Y4_N20
\ADC_Manager1|Selector138~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~1_combout\ = (\ADC_Manager1|Selector138~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector138~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][4]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector138~1_combout\);

-- Location: LCCOMB_X9_Y4_N18
\ADC_Manager1|Selector138~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[6][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_1_func[6][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[16][4]~regout\,
	combout => \ADC_Manager1|Selector138~2_combout\);

-- Location: LCCOMB_X9_Y4_N0
\ADC_Manager1|Selector138~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~3_combout\ = (\ADC_Manager1|c_0_func[6][4]~regout\ & ((\ADC_Manager1|c_1_func[6][4]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[6][4]~regout\ 
-- & (\ADC_Manager1|c_1_func[6][4]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_1_func[6][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector138~3_combout\);

-- Location: LCCOMB_X9_Y4_N14
\ADC_Manager1|Selector138~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector138~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector138~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[16][4]~regout\,
	combout => \ADC_Manager1|Selector138~4_combout\);

-- Location: LCCOMB_X9_Y4_N12
\ADC_Manager1|Selector138~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector138~5_combout\ = (\ADC_Manager1|Selector138~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector138~2_combout\) # (\ADC_Manager1|Selector138~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector138~1_combout\,
	datab => \ADC_Manager1|Selector138~2_combout\,
	datac => \ADC_Manager1|Selector138~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector138~5_combout\);

-- Location: LCFF_X8_Y4_N9
\ADC_Manager1|c_preamb_func[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][5]~regout\);

-- Location: LCCOMB_X8_Y4_N8
\ADC_Manager1|Selector137~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[16][5]~regout\) # ((\ADC_Manager1|c_1_func[6][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[6][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[6][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector137~0_combout\);

-- Location: LCCOMB_X9_Y4_N6
\ADC_Manager1|Selector137~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~1_combout\ = (\ADC_Manager1|Selector137~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][5]~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector137~0_combout\,
	combout => \ADC_Manager1|Selector137~1_combout\);

-- Location: LCCOMB_X9_Y4_N8
\ADC_Manager1|Selector137~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[6][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][5]~regout\,
	datab => \ADC_Manager1|c_1_func[6][5]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector137~2_combout\);

-- Location: LCCOMB_X9_Y4_N16
\ADC_Manager1|Selector137~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~3_combout\ = (\ADC_Manager1|c_0_func[6][5]~regout\ & ((\ADC_Manager1|c_1_func[6][5]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[6][5]~regout\ 
-- & (\ADC_Manager1|c_1_func[6][5]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[6][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[6][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector137~3_combout\);

-- Location: LCCOMB_X9_Y4_N26
\ADC_Manager1|Selector137~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector137~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][5]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|Selector137~3_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector137~4_combout\);

-- Location: LCCOMB_X9_Y4_N28
\ADC_Manager1|Selector137~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector137~5_combout\ = (\ADC_Manager1|Selector137~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector137~4_combout\) # (\ADC_Manager1|Selector137~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector137~1_combout\,
	datab => \ADC_Manager1|Selector137~4_combout\,
	datac => \ADC_Manager1|Selector137~2_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector137~5_combout\);

-- Location: LCFF_X8_Y4_N25
\ADC_Manager1|c_preamb_func[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][6]~regout\);

-- Location: LCCOMB_X8_Y4_N24
\ADC_Manager1|Selector136~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~0_combout\ = (\ADC_Manager1|c_1_func[6][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][6]~regout\ & (((\ADC_Manager1|c_preamb_func[16][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector136~0_combout\);

-- Location: LCCOMB_X10_Y3_N2
\ADC_Manager1|Selector136~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~1_combout\ = (\ADC_Manager1|Selector136~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[16][6]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector136~0_combout\,
	combout => \ADC_Manager1|Selector136~1_combout\);

-- Location: LCCOMB_X10_Y3_N16
\ADC_Manager1|Selector136~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[6][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[16][6]~regout\,
	datac => \ADC_Manager1|c_1_func[6][6]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector136~2_combout\);

-- Location: LCCOMB_X9_Y8_N24
\ADC_Manager1|Selector136~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~3_combout\ = (\ADC_Manager1|c_1_func[6][6]~regout\ & ((\ADC_Manager1|c_0_func[6][6]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[6][6]~regout\ & (\ADC_Manager1|c_0_func[6][6]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[6][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector136~3_combout\);

-- Location: LCCOMB_X10_Y3_N12
\ADC_Manager1|Selector136~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector136~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector136~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[16][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector136~4_combout\);

-- Location: LCCOMB_X10_Y3_N28
\ADC_Manager1|Selector136~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector136~5_combout\ = (\ADC_Manager1|Selector136~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector136~2_combout\) # (\ADC_Manager1|Selector136~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector136~2_combout\,
	datab => \ADC_Manager1|Selector136~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector136~4_combout\,
	combout => \ADC_Manager1|Selector136~5_combout\);

-- Location: LCFF_X22_Y10_N9
\ADC_Manager1|c_preamb_func[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[16][7]~regout\);

-- Location: LCCOMB_X22_Y10_N8
\ADC_Manager1|Selector135~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~0_combout\ = (\ADC_Manager1|c_1_func[6][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[16][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[6][7]~regout\ & (((\ADC_Manager1|c_preamb_func[16][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[6][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[16][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector135~0_combout\);

-- Location: LCCOMB_X8_Y3_N18
\ADC_Manager1|Selector135~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~1_combout\ = (\ADC_Manager1|Selector135~0_combout\) # ((\ADC_Manager1|c_long_func_input[16][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector135~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[16][7]~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector135~1_combout\);

-- Location: LCCOMB_X7_Y3_N24
\ADC_Manager1|Selector135~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[6][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][7]~regout\,
	datab => \ADC_Manager1|c_1_func[6][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector135~2_combout\);

-- Location: LCCOMB_X7_Y3_N26
\ADC_Manager1|Selector135~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[6][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[6][7]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[6][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[6][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_1_func[6][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[6][7]~regout\,
	combout => \ADC_Manager1|Selector135~3_combout\);

-- Location: LCCOMB_X7_Y3_N14
\ADC_Manager1|Selector135~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector135~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][7]~regout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector135~3_combout\,
	combout => \ADC_Manager1|Selector135~4_combout\);

-- Location: LCCOMB_X8_Y3_N2
\ADC_Manager1|Selector135~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector135~5_combout\ = (\ADC_Manager1|Selector135~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector135~4_combout\) # (\ADC_Manager1|Selector135~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector135~4_combout\,
	datab => \ADC_Manager1|Selector135~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector135~1_combout\,
	combout => \ADC_Manager1|Selector135~5_combout\);

-- Location: LCCOMB_X1_Y4_N2
\UART_Controller_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~0_combout\ = (\UART_Controller_1|next_state.reading_fifo2~regout\ & ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & ((!\UART_Controller_1|curr_state.reading_fifo2~regout\))) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & 
-- (!\UART_Controller_1|curr_state.transmiting~regout\)))) # (!\UART_Controller_1|next_state.reading_fifo2~regout\ & (!\UART_Controller_1|curr_state.transmiting~regout\ & (!\UART_Controller_1|curr_state.reading_fifo2~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	combout => \UART_Controller_1|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y7_N24
\ADC_Manager1|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~0_combout\ = (!\ADC_Manager1|ram_counter\(3) & (((!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(0))) # (!\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|LessThan2~0_combout\);

-- Location: LCCOMB_X25_Y7_N4
\ADC_Manager1|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~0_combout\ = ((!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(0)))) # (!\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|LessThan4~0_combout\);

-- Location: LCCOMB_X26_Y6_N24
\ADC_Manager1|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~9_combout\ = (!\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|Decoder2~5_combout\ & !\ADC_Manager1|main_state.read_init_mem~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|ram_counter\(31),
	datac => \ADC_Manager1|Decoder2~5_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Decoder0~9_combout\);

-- Location: LCCOMB_X13_Y12_N6
\ADC_Manager1|Decoder2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~9_combout\ = (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|LessThan3~2_combout\ & \ADC_Manager1|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|Equal0~11_combout\,
	combout => \ADC_Manager1|Decoder2~9_combout\);

-- Location: LCCOMB_X13_Y12_N24
\ADC_Manager1|Decoder2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~11_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|LessThan3~2_combout\ & \ADC_Manager1|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|Equal0~11_combout\,
	combout => \ADC_Manager1|Decoder2~11_combout\);

-- Location: LCCOMB_X8_Y5_N10
\ADC_Manager1|Decoder1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~22_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~22_combout\);

-- Location: LCCOMB_X4_Y5_N16
\ADC_Manager1|Decoder1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~23_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~22_combout\,
	combout => \ADC_Manager1|Decoder1~23_combout\);

-- Location: LCCOMB_X26_Y7_N12
\ADC_Manager1|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~20_combout\ = (!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~20_combout\);

-- Location: LCFF_X12_Y7_N13
\adc_ram_shifter_1|temp_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(10));

-- Location: LCFF_X12_Y7_N19
\adc_ram_shifter_1|temp_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(2));

-- Location: LCCOMB_X26_Y8_N30
\ADC_Manager1|Decoder0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~68_combout\ = (\ADC_Manager1|Decoder2~8_combout\ & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~8_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~68_combout\);

-- Location: CLKCTRL_G1
\UART_Controller_1|uart_clk_divider|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\);

-- Location: CLKCTRL_G0
\clock_divider1|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_divider1|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_divider1|clock_out~clkctrl_outclk\);

-- Location: LCCOMB_X2_Y4_N16
\UART_Controller_1|uart_tx_1|data_send[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	combout => \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\);

-- Location: LCCOMB_X14_Y2_N10
\ADC_Manager1|c_preamb_func[48][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[48][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N24
\ADC_Manager1|c_0_func[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[8][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_0_func[8][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y6_N14
\ADC_Manager1|c_0_func[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[3][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_0_func[3][0]~feeder_combout\);

-- Location: LCCOMB_X6_Y5_N16
\ADC_Manager1|c_1_func[1][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[1][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_1_func[1][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N6
\ADC_Manager1|c_0_func[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[0][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_0_func[0][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N22
\ADC_Manager1|c_preamb_func[49][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_preamb_func[49][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N18
\ADC_Manager1|c_0_func[0][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[0][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_0_func[0][2]~feeder_combout\);

-- Location: LCCOMB_X13_Y2_N4
\ADC_Manager1|c_preamb_func[22][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[22][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_preamb_func[22][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y6_N24
\ADC_Manager1|c_preamb_func[47][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[47][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_preamb_func[47][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N10
\ADC_Manager1|c_preamb_func[49][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[49][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N26
\ADC_Manager1|c_1_func[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[5][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_1_func[5][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N16
\ADC_Manager1|c_1_func[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[3][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_1_func[3][4]~feeder_combout\);

-- Location: LCCOMB_X7_Y4_N0
\ADC_Manager1|c_1_func[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[2][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_1_func[2][5]~feeder_combout\);

-- Location: LCCOMB_X7_Y12_N28
\ADC_Manager1|c_0_func[7][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[7][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_0_func[7][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y5_N2
\ADC_Manager1|c_preamb_func[46][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[46][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_preamb_func[46][5]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N4
\ADC_Manager1|c_preamb_func[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[1][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_preamb_func[1][6]~feeder_combout\);

-- Location: LCCOMB_X7_Y7_N0
\ADC_Manager1|c_0_func[0][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[0][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_0_func[0][6]~feeder_combout\);

-- Location: LCCOMB_X6_Y4_N26
\ADC_Manager1|c_1_func[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[1][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_1_func[1][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N4
\ADC_Manager1|c_preamb_func[18][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[18][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_preamb_func[18][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N18
\ADC_Manager1|c_long_func_input[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[9][1]~feeder_combout\ = \ADC_Manager1|Selector85~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector85~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[9][1]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N20
\ADC_Manager1|c_long_func_input[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[8][1]~feeder_combout\ = \ADC_Manager1|Selector77~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector77~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[8][1]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N20
\ADC_Manager1|c_long_func_input[7][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[7][3]~feeder_combout\ = \ADC_Manager1|Selector67~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector67~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[7][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N24
\ADC_Manager1|c_long_func_input[6][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\ = \ADC_Manager1|Selector58~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector58~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][4]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N12
\ADC_Manager1|c_long_func_input[6][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][7]~feeder_combout\ = \ADC_Manager1|Selector55~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector55~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N14
\ADC_Manager1|c_long_func_input[10][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[10][7]~feeder_combout\ = \ADC_Manager1|Selector87~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector87~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[10][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y8_N6
\ADC_Manager1|c_long_func_input[1][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[1][0]~feeder_combout\ = \ADC_Manager1|Selector22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector22~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[1][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N20
\ADC_Manager1|c_long_func_input[0][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[0][0]~feeder_combout\ = \ADC_Manager1|Selector14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector14~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[0][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y7_N6
\ADC_Manager1|c_long_func_input[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[0][1]~feeder_combout\ = \ADC_Manager1|Selector13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector13~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[0][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N24
\ADC_Manager1|c_long_func_input[0][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[0][3]~feeder_combout\ = \ADC_Manager1|Selector11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector11~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[0][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y7_N12
\ADC_Manager1|c_long_func_input[25][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[25][4]~feeder_combout\ = \ADC_Manager1|Selector210~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector210~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[25][4]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N20
\ADC_Manager1|c_long_func_input[47][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[47][0]~feeder_combout\ = \ADC_Manager1|Selector390~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector390~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[47][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N20
\ADC_Manager1|c_long_func_input[49][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[49][6]~feeder_combout\ = \ADC_Manager1|Selector400~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector400~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[49][6]~feeder_combout\);

-- Location: LCCOMB_X15_Y3_N24
\ADC_Manager1|c_long_func_input[18][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[18][7]~feeder_combout\ = \ADC_Manager1|Selector151~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector151~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[18][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y4_N6
\ADC_Manager1|c_long_func_input[14][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[14][6]~feeder_combout\ = \ADC_Manager1|Selector120~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector120~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[14][6]~feeder_combout\);

-- Location: LCCOMB_X20_Y4_N10
\ADC_Manager1|c_long_func_input[14][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[14][7]~feeder_combout\ = \ADC_Manager1|Selector119~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector119~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[14][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N20
\ADC_Manager1|c_long_func_input[17][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[17][3]~feeder_combout\ = \ADC_Manager1|Selector147~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector147~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[17][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N24
\ADC_Manager1|c_long_func_input[16][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[16][4]~feeder_combout\ = \ADC_Manager1|Selector138~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector138~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[16][4]~feeder_combout\);

-- Location: LCCOMB_X14_Y3_N2
\ADC_Manager1|c_long_func_input[16][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[16][5]~feeder_combout\ = \ADC_Manager1|Selector137~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector137~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[16][5]~feeder_combout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK,
	combout => \CLK~combout\);

-- Location: CLKCTRL_G2
\CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~clkctrl_outclk\);

-- Location: LCCOMB_X17_Y7_N30
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X4_Y6_N24
\ADC_Manager1|Selector410~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector410~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_short_func_input_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector410~0_combout\);

-- Location: LCCOMB_X4_Y6_N8
\ADC_Manager1|c_short_func_input_index[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ = !\ADC_Manager1|c_short_func_input_index\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\);

-- Location: LCFF_X4_Y6_N25
\ADC_Manager1|c_short_func_input_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector410~0_combout\,
	sdata => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\,
	sload => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(0));

-- Location: LCCOMB_X9_Y3_N30
\ADC_Manager1|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add5~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & \ADC_Manager1|c_short_func_input_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Add5~0_combout\);

-- Location: LCCOMB_X9_Y3_N2
\ADC_Manager1|Selector408~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector408~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Add5~0_combout\ $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|main_state.finding_bits~regout\ & 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|Add5~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector408~0_combout\);

-- Location: LCFF_X9_Y3_N3
\ADC_Manager1|c_short_func_input_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector408~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(2));

-- Location: LCCOMB_X9_Y9_N16
\ADC_Manager1|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal4~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & (!\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Equal4~0_combout\);

-- Location: LCCOMB_X9_Y3_N12
\ADC_Manager1|Selector409~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector409~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (!\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|Equal4~0_combout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector409~1_combout\);

-- Location: LCCOMB_X9_Y3_N0
\ADC_Manager1|Selector409~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector409~2_combout\ = (\ADC_Manager1|Selector409~1_combout\) # ((!\ADC_Manager1|main_state.waiting_bits~regout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|c_short_func_input_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|Selector409~1_combout\,
	combout => \ADC_Manager1|Selector409~2_combout\);

-- Location: LCFF_X9_Y3_N1
\ADC_Manager1|c_short_func_input_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector409~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(1));

-- Location: LCCOMB_X5_Y12_N8
\ADC_Manager1|c_short_func_input_index~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_short_func_input_index~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(3) $ (((\ADC_Manager1|c_short_func_input_index\(1) & \ADC_Manager1|c_short_func_input_index\(0)))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|c_short_func_input_index\(1)) # (!\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_short_func_input_index~0_combout\);

-- Location: LCCOMB_X4_Y12_N4
\ADC_Manager1|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~4_combout\ = (\ADC_Manager1|bit_counter\(2) & (\ADC_Manager1|Add7~3\ $ (GND))) # (!\ADC_Manager1|bit_counter\(2) & (!\ADC_Manager1|Add7~3\ & VCC))
-- \ADC_Manager1|Add7~5\ = CARRY((\ADC_Manager1|bit_counter\(2) & !\ADC_Manager1|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|Add7~3\,
	combout => \ADC_Manager1|Add7~4_combout\,
	cout => \ADC_Manager1|Add7~5\);

-- Location: LCCOMB_X4_Y13_N10
\ADC_Manager1|Add7~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~94_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~4_combout\,
	combout => \ADC_Manager1|Add7~94_combout\);

-- Location: LCFF_X4_Y13_N11
\ADC_Manager1|bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~94_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(2));

-- Location: LCCOMB_X4_Y12_N6
\ADC_Manager1|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~6_combout\ = (\ADC_Manager1|bit_counter\(3) & (!\ADC_Manager1|Add7~5\)) # (!\ADC_Manager1|bit_counter\(3) & ((\ADC_Manager1|Add7~5\) # (GND)))
-- \ADC_Manager1|Add7~7\ = CARRY((!\ADC_Manager1|Add7~5\) # (!\ADC_Manager1|bit_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|Add7~5\,
	combout => \ADC_Manager1|Add7~6_combout\,
	cout => \ADC_Manager1|Add7~7\);

-- Location: LCCOMB_X4_Y13_N22
\ADC_Manager1|Add7~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~93_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~6_combout\,
	combout => \ADC_Manager1|Add7~93_combout\);

-- Location: LCFF_X4_Y13_N23
\ADC_Manager1|bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~93_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(3));

-- Location: LCCOMB_X4_Y12_N12
\ADC_Manager1|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~12_combout\ = (\ADC_Manager1|bit_counter\(6) & (\ADC_Manager1|Add7~11\ $ (GND))) # (!\ADC_Manager1|bit_counter\(6) & (!\ADC_Manager1|Add7~11\ & VCC))
-- \ADC_Manager1|Add7~13\ = CARRY((\ADC_Manager1|bit_counter\(6) & !\ADC_Manager1|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|Add7~11\,
	combout => \ADC_Manager1|Add7~12_combout\,
	cout => \ADC_Manager1|Add7~13\);

-- Location: LCCOMB_X4_Y13_N2
\ADC_Manager1|Add7~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~90_combout\ = (\ADC_Manager1|Add7~12_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add7~12_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~90_combout\);

-- Location: LCFF_X4_Y13_N3
\ADC_Manager1|bit_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~90_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(6));

-- Location: LCCOMB_X4_Y12_N16
\ADC_Manager1|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~16_combout\ = (\ADC_Manager1|bit_counter\(8) & (\ADC_Manager1|Add7~15\ $ (GND))) # (!\ADC_Manager1|bit_counter\(8) & (!\ADC_Manager1|Add7~15\ & VCC))
-- \ADC_Manager1|Add7~17\ = CARRY((\ADC_Manager1|bit_counter\(8) & !\ADC_Manager1|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|Add7~15\,
	combout => \ADC_Manager1|Add7~16_combout\,
	cout => \ADC_Manager1|Add7~17\);

-- Location: LCCOMB_X4_Y12_N20
\ADC_Manager1|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~20_combout\ = (\ADC_Manager1|bit_counter\(10) & (\ADC_Manager1|Add7~19\ $ (GND))) # (!\ADC_Manager1|bit_counter\(10) & (!\ADC_Manager1|Add7~19\ & VCC))
-- \ADC_Manager1|Add7~21\ = CARRY((\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|Add7~19\,
	combout => \ADC_Manager1|Add7~20_combout\,
	cout => \ADC_Manager1|Add7~21\);

-- Location: LCCOMB_X4_Y12_N24
\ADC_Manager1|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~24_combout\ = (\ADC_Manager1|bit_counter\(12) & (\ADC_Manager1|Add7~23\ $ (GND))) # (!\ADC_Manager1|bit_counter\(12) & (!\ADC_Manager1|Add7~23\ & VCC))
-- \ADC_Manager1|Add7~25\ = CARRY((\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|Add7~23\,
	combout => \ADC_Manager1|Add7~24_combout\,
	cout => \ADC_Manager1|Add7~25\);

-- Location: LCCOMB_X4_Y12_N26
\ADC_Manager1|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~26_combout\ = (\ADC_Manager1|bit_counter\(13) & (!\ADC_Manager1|Add7~25\)) # (!\ADC_Manager1|bit_counter\(13) & ((\ADC_Manager1|Add7~25\) # (GND)))
-- \ADC_Manager1|Add7~27\ = CARRY((!\ADC_Manager1|Add7~25\) # (!\ADC_Manager1|bit_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|Add7~25\,
	combout => \ADC_Manager1|Add7~26_combout\,
	cout => \ADC_Manager1|Add7~27\);

-- Location: LCCOMB_X4_Y12_N28
\ADC_Manager1|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~28_combout\ = (\ADC_Manager1|bit_counter\(14) & (\ADC_Manager1|Add7~27\ $ (GND))) # (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|Add7~27\ & VCC))
-- \ADC_Manager1|Add7~29\ = CARRY((\ADC_Manager1|bit_counter\(14) & !\ADC_Manager1|Add7~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|Add7~27\,
	combout => \ADC_Manager1|Add7~28_combout\,
	cout => \ADC_Manager1|Add7~29\);

-- Location: LCCOMB_X3_Y12_N18
\ADC_Manager1|Add7~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~81_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~28_combout\,
	combout => \ADC_Manager1|Add7~81_combout\);

-- Location: LCFF_X3_Y12_N19
\ADC_Manager1|bit_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~81_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(14));

-- Location: LCCOMB_X4_Y12_N30
\ADC_Manager1|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~30_combout\ = (\ADC_Manager1|bit_counter\(15) & (!\ADC_Manager1|Add7~29\)) # (!\ADC_Manager1|bit_counter\(15) & ((\ADC_Manager1|Add7~29\) # (GND)))
-- \ADC_Manager1|Add7~31\ = CARRY((!\ADC_Manager1|Add7~29\) # (!\ADC_Manager1|bit_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|Add7~29\,
	combout => \ADC_Manager1|Add7~30_combout\,
	cout => \ADC_Manager1|Add7~31\);

-- Location: LCCOMB_X3_Y12_N6
\ADC_Manager1|Add7~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~80_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~30_combout\,
	combout => \ADC_Manager1|Add7~80_combout\);

-- Location: LCFF_X3_Y12_N7
\ADC_Manager1|bit_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~80_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(15));

-- Location: LCCOMB_X4_Y11_N2
\ADC_Manager1|Add7~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~34_combout\ = (\ADC_Manager1|bit_counter\(17) & (!\ADC_Manager1|Add7~33\)) # (!\ADC_Manager1|bit_counter\(17) & ((\ADC_Manager1|Add7~33\) # (GND)))
-- \ADC_Manager1|Add7~35\ = CARRY((!\ADC_Manager1|Add7~33\) # (!\ADC_Manager1|bit_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|Add7~33\,
	combout => \ADC_Manager1|Add7~34_combout\,
	cout => \ADC_Manager1|Add7~35\);

-- Location: LCCOMB_X3_Y11_N28
\ADC_Manager1|Add7~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~78_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~34_combout\,
	combout => \ADC_Manager1|Add7~78_combout\);

-- Location: LCFF_X3_Y11_N29
\ADC_Manager1|bit_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~78_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(17));

-- Location: LCCOMB_X4_Y11_N4
\ADC_Manager1|Add7~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~36_combout\ = (\ADC_Manager1|bit_counter\(18) & (\ADC_Manager1|Add7~35\ $ (GND))) # (!\ADC_Manager1|bit_counter\(18) & (!\ADC_Manager1|Add7~35\ & VCC))
-- \ADC_Manager1|Add7~37\ = CARRY((\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|Add7~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|Add7~35\,
	combout => \ADC_Manager1|Add7~36_combout\,
	cout => \ADC_Manager1|Add7~37\);

-- Location: LCCOMB_X3_Y11_N4
\ADC_Manager1|Add7~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~77_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~36_combout\,
	combout => \ADC_Manager1|Add7~77_combout\);

-- Location: LCFF_X3_Y11_N5
\ADC_Manager1|bit_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~77_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(18));

-- Location: LCCOMB_X4_Y11_N8
\ADC_Manager1|Add7~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~40_combout\ = (\ADC_Manager1|bit_counter\(20) & (\ADC_Manager1|Add7~39\ $ (GND))) # (!\ADC_Manager1|bit_counter\(20) & (!\ADC_Manager1|Add7~39\ & VCC))
-- \ADC_Manager1|Add7~41\ = CARRY((\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|Add7~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|Add7~39\,
	combout => \ADC_Manager1|Add7~40_combout\,
	cout => \ADC_Manager1|Add7~41\);

-- Location: LCCOMB_X4_Y11_N10
\ADC_Manager1|Add7~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~42_combout\ = (\ADC_Manager1|bit_counter\(21) & (!\ADC_Manager1|Add7~41\)) # (!\ADC_Manager1|bit_counter\(21) & ((\ADC_Manager1|Add7~41\) # (GND)))
-- \ADC_Manager1|Add7~43\ = CARRY((!\ADC_Manager1|Add7~41\) # (!\ADC_Manager1|bit_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|Add7~41\,
	combout => \ADC_Manager1|Add7~42_combout\,
	cout => \ADC_Manager1|Add7~43\);

-- Location: LCCOMB_X4_Y11_N12
\ADC_Manager1|Add7~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~44_combout\ = (\ADC_Manager1|bit_counter\(22) & (\ADC_Manager1|Add7~43\ $ (GND))) # (!\ADC_Manager1|bit_counter\(22) & (!\ADC_Manager1|Add7~43\ & VCC))
-- \ADC_Manager1|Add7~45\ = CARRY((\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|Add7~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|Add7~43\,
	combout => \ADC_Manager1|Add7~44_combout\,
	cout => \ADC_Manager1|Add7~45\);

-- Location: LCCOMB_X4_Y11_N14
\ADC_Manager1|Add7~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~46_combout\ = (\ADC_Manager1|bit_counter\(23) & (!\ADC_Manager1|Add7~45\)) # (!\ADC_Manager1|bit_counter\(23) & ((\ADC_Manager1|Add7~45\) # (GND)))
-- \ADC_Manager1|Add7~47\ = CARRY((!\ADC_Manager1|Add7~45\) # (!\ADC_Manager1|bit_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|Add7~45\,
	combout => \ADC_Manager1|Add7~46_combout\,
	cout => \ADC_Manager1|Add7~47\);

-- Location: LCCOMB_X3_Y11_N26
\ADC_Manager1|Add7~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~72_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~46_combout\,
	combout => \ADC_Manager1|Add7~72_combout\);

-- Location: LCFF_X3_Y11_N27
\ADC_Manager1|bit_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~72_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(23));

-- Location: LCCOMB_X4_Y11_N16
\ADC_Manager1|Add7~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~48_combout\ = (\ADC_Manager1|bit_counter\(24) & (\ADC_Manager1|Add7~47\ $ (GND))) # (!\ADC_Manager1|bit_counter\(24) & (!\ADC_Manager1|Add7~47\ & VCC))
-- \ADC_Manager1|Add7~49\ = CARRY((\ADC_Manager1|bit_counter\(24) & !\ADC_Manager1|Add7~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|Add7~47\,
	combout => \ADC_Manager1|Add7~48_combout\,
	cout => \ADC_Manager1|Add7~49\);

-- Location: LCCOMB_X3_Y11_N24
\ADC_Manager1|Add7~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~71_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~48_combout\,
	combout => \ADC_Manager1|Add7~71_combout\);

-- Location: LCFF_X3_Y11_N25
\ADC_Manager1|bit_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~71_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(24));

-- Location: LCCOMB_X4_Y11_N18
\ADC_Manager1|Add7~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~50_combout\ = (\ADC_Manager1|bit_counter\(25) & (!\ADC_Manager1|Add7~49\)) # (!\ADC_Manager1|bit_counter\(25) & ((\ADC_Manager1|Add7~49\) # (GND)))
-- \ADC_Manager1|Add7~51\ = CARRY((!\ADC_Manager1|Add7~49\) # (!\ADC_Manager1|bit_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|Add7~49\,
	combout => \ADC_Manager1|Add7~50_combout\,
	cout => \ADC_Manager1|Add7~51\);

-- Location: LCCOMB_X3_Y11_N20
\ADC_Manager1|Add7~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~70_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~50_combout\,
	combout => \ADC_Manager1|Add7~70_combout\);

-- Location: LCFF_X4_Y11_N5
\ADC_Manager1|bit_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_Manager1|Add7~70_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(25));

-- Location: LCCOMB_X4_Y11_N20
\ADC_Manager1|Add7~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~52_combout\ = (\ADC_Manager1|bit_counter\(26) & (\ADC_Manager1|Add7~51\ $ (GND))) # (!\ADC_Manager1|bit_counter\(26) & (!\ADC_Manager1|Add7~51\ & VCC))
-- \ADC_Manager1|Add7~53\ = CARRY((\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|Add7~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|Add7~51\,
	combout => \ADC_Manager1|Add7~52_combout\,
	cout => \ADC_Manager1|Add7~53\);

-- Location: LCCOMB_X3_Y11_N16
\ADC_Manager1|Add7~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~69_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~52_combout\,
	combout => \ADC_Manager1|Add7~69_combout\);

-- Location: LCFF_X3_Y11_N17
\ADC_Manager1|bit_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~69_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(26));

-- Location: LCCOMB_X4_Y11_N22
\ADC_Manager1|Add7~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~54_combout\ = (\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|Add7~53\)) # (!\ADC_Manager1|bit_counter\(27) & ((\ADC_Manager1|Add7~53\) # (GND)))
-- \ADC_Manager1|Add7~55\ = CARRY((!\ADC_Manager1|Add7~53\) # (!\ADC_Manager1|bit_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|Add7~53\,
	combout => \ADC_Manager1|Add7~54_combout\,
	cout => \ADC_Manager1|Add7~55\);

-- Location: LCCOMB_X3_Y11_N18
\ADC_Manager1|Add7~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~68_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~54_combout\,
	combout => \ADC_Manager1|Add7~68_combout\);

-- Location: LCFF_X3_Y11_N19
\ADC_Manager1|bit_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~68_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(27));

-- Location: LCCOMB_X3_Y11_N22
\ADC_Manager1|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~1_combout\ = (!\ADC_Manager1|bit_counter\(24) & (!\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|bit_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(24),
	datab => \ADC_Manager1|bit_counter\(27),
	datac => \ADC_Manager1|bit_counter\(26),
	datad => \ADC_Manager1|bit_counter\(25),
	combout => \ADC_Manager1|Equal2~1_combout\);

-- Location: LCCOMB_X4_Y11_N24
\ADC_Manager1|Add7~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~56_combout\ = (\ADC_Manager1|bit_counter\(28) & (\ADC_Manager1|Add7~55\ $ (GND))) # (!\ADC_Manager1|bit_counter\(28) & (!\ADC_Manager1|Add7~55\ & VCC))
-- \ADC_Manager1|Add7~57\ = CARRY((\ADC_Manager1|bit_counter\(28) & !\ADC_Manager1|Add7~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|Add7~55\,
	combout => \ADC_Manager1|Add7~56_combout\,
	cout => \ADC_Manager1|Add7~57\);

-- Location: LCCOMB_X3_Y12_N22
\ADC_Manager1|Add7~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~67_combout\ = (\ADC_Manager1|Add7~56_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Add7~56_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~67_combout\);

-- Location: LCFF_X3_Y12_N23
\ADC_Manager1|bit_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~67_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(28));

-- Location: LCCOMB_X4_Y11_N26
\ADC_Manager1|Add7~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~58_combout\ = (\ADC_Manager1|bit_counter\(29) & (!\ADC_Manager1|Add7~57\)) # (!\ADC_Manager1|bit_counter\(29) & ((\ADC_Manager1|Add7~57\) # (GND)))
-- \ADC_Manager1|Add7~59\ = CARRY((!\ADC_Manager1|Add7~57\) # (!\ADC_Manager1|bit_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|Add7~57\,
	combout => \ADC_Manager1|Add7~58_combout\,
	cout => \ADC_Manager1|Add7~59\);

-- Location: LCCOMB_X3_Y12_N28
\ADC_Manager1|Add7~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~66_combout\ = (\ADC_Manager1|Add7~58_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Add7~58_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~66_combout\);

-- Location: LCFF_X3_Y12_N29
\ADC_Manager1|bit_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~66_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(29));

-- Location: LCCOMB_X4_Y11_N28
\ADC_Manager1|Add7~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~60_combout\ = (\ADC_Manager1|bit_counter\(30) & (\ADC_Manager1|Add7~59\ $ (GND))) # (!\ADC_Manager1|bit_counter\(30) & (!\ADC_Manager1|Add7~59\ & VCC))
-- \ADC_Manager1|Add7~61\ = CARRY((\ADC_Manager1|bit_counter\(30) & !\ADC_Manager1|Add7~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|Add7~59\,
	combout => \ADC_Manager1|Add7~60_combout\,
	cout => \ADC_Manager1|Add7~61\);

-- Location: LCCOMB_X3_Y12_N24
\ADC_Manager1|Add7~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~65_combout\ = (\ADC_Manager1|Add7~60_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Add7~60_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~65_combout\);

-- Location: LCFF_X3_Y12_N25
\ADC_Manager1|bit_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~65_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(30));

-- Location: LCCOMB_X4_Y11_N30
\ADC_Manager1|Add7~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~62_combout\ = \ADC_Manager1|bit_counter\(31) $ (\ADC_Manager1|Add7~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(31),
	cin => \ADC_Manager1|Add7~61\,
	combout => \ADC_Manager1|Add7~62_combout\);

-- Location: LCCOMB_X3_Y12_N4
\ADC_Manager1|Add7~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~64_combout\ = (\ADC_Manager1|Add7~62_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Add7~62_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~64_combout\);

-- Location: LCFF_X3_Y12_N5
\ADC_Manager1|bit_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~64_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(31));

-- Location: LCCOMB_X3_Y12_N16
\ADC_Manager1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~0_combout\ = (!\ADC_Manager1|bit_counter\(30) & (!\ADC_Manager1|bit_counter\(29) & (!\ADC_Manager1|bit_counter\(31) & !\ADC_Manager1|bit_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(30),
	datab => \ADC_Manager1|bit_counter\(29),
	datac => \ADC_Manager1|bit_counter\(31),
	datad => \ADC_Manager1|bit_counter\(28),
	combout => \ADC_Manager1|Equal2~0_combout\);

-- Location: LCCOMB_X3_Y11_N8
\ADC_Manager1|Add7~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~75_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~40_combout\,
	combout => \ADC_Manager1|Add7~75_combout\);

-- Location: LCFF_X3_Y11_N9
\ADC_Manager1|bit_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~75_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(20));

-- Location: LCCOMB_X3_Y11_N14
\ADC_Manager1|Add7~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~73_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~44_combout\,
	combout => \ADC_Manager1|Add7~73_combout\);

-- Location: LCFF_X3_Y11_N15
\ADC_Manager1|bit_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~73_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(22));

-- Location: LCCOMB_X3_Y11_N30
\ADC_Manager1|Add7~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~74_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Add7~42_combout\,
	combout => \ADC_Manager1|Add7~74_combout\);

-- Location: LCFF_X3_Y11_N31
\ADC_Manager1|bit_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~74_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(21));

-- Location: LCCOMB_X3_Y11_N10
\ADC_Manager1|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~2_combout\ = (!\ADC_Manager1|bit_counter\(23) & (!\ADC_Manager1|bit_counter\(20) & (!\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|bit_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(23),
	datab => \ADC_Manager1|bit_counter\(20),
	datac => \ADC_Manager1|bit_counter\(22),
	datad => \ADC_Manager1|bit_counter\(21),
	combout => \ADC_Manager1|Equal2~2_combout\);

-- Location: LCCOMB_X3_Y11_N2
\ADC_Manager1|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~4_combout\ = (\ADC_Manager1|Equal2~3_combout\ & (\ADC_Manager1|Equal2~1_combout\ & (\ADC_Manager1|Equal2~0_combout\ & \ADC_Manager1|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~3_combout\,
	datab => \ADC_Manager1|Equal2~1_combout\,
	datac => \ADC_Manager1|Equal2~0_combout\,
	datad => \ADC_Manager1|Equal2~2_combout\,
	combout => \ADC_Manager1|Equal2~4_combout\);

-- Location: LCCOMB_X3_Y12_N30
\ADC_Manager1|Add7~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~85_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~20_combout\,
	combout => \ADC_Manager1|Add7~85_combout\);

-- Location: LCFF_X3_Y12_N31
\ADC_Manager1|bit_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~85_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(10));

-- Location: LCCOMB_X3_Y12_N2
\ADC_Manager1|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~6_combout\ = (!\ADC_Manager1|bit_counter\(11) & !\ADC_Manager1|bit_counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(11),
	datad => \ADC_Manager1|bit_counter\(10),
	combout => \ADC_Manager1|Equal2~6_combout\);

-- Location: LCCOMB_X3_Y12_N14
\ADC_Manager1|Add7~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~87_combout\ = (\ADC_Manager1|Add7~16_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Add7~16_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~87_combout\);

-- Location: LCFF_X3_Y12_N15
\ADC_Manager1|bit_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~87_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(8));

-- Location: LCCOMB_X3_Y12_N20
\ADC_Manager1|Add7~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~83_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|Add7~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Add7~24_combout\,
	combout => \ADC_Manager1|Add7~83_combout\);

-- Location: LCFF_X3_Y12_N21
\ADC_Manager1|bit_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~83_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(12));

-- Location: LCCOMB_X3_Y12_N8
\ADC_Manager1|Add7~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add7~82_combout\ = (\ADC_Manager1|Add7~26_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|Add7~26_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Add7~82_combout\);

-- Location: LCFF_X3_Y12_N9
\ADC_Manager1|bit_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Add7~82_combout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(13));

-- Location: LCCOMB_X3_Y12_N26
\ADC_Manager1|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~5_combout\ = (!\ADC_Manager1|bit_counter\(15) & (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|bit_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(15),
	datab => \ADC_Manager1|bit_counter\(14),
	datac => \ADC_Manager1|bit_counter\(12),
	datad => \ADC_Manager1|bit_counter\(13),
	combout => \ADC_Manager1|Equal2~5_combout\);

-- Location: LCCOMB_X3_Y12_N0
\ADC_Manager1|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~7_combout\ = (!\ADC_Manager1|bit_counter\(9) & (\ADC_Manager1|Equal2~6_combout\ & (!\ADC_Manager1|bit_counter\(8) & \ADC_Manager1|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(9),
	datab => \ADC_Manager1|Equal2~6_combout\,
	datac => \ADC_Manager1|bit_counter\(8),
	datad => \ADC_Manager1|Equal2~5_combout\,
	combout => \ADC_Manager1|Equal2~7_combout\);

-- Location: LCCOMB_X4_Y13_N28
\ADC_Manager1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & (((!\ADC_Manager1|Equal2~7_combout\) # (!\ADC_Manager1|Equal2~4_combout\)) # (!\ADC_Manager1|Equal2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~11_combout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|Equal2~4_combout\,
	datad => \ADC_Manager1|Equal2~7_combout\,
	combout => \ADC_Manager1|Selector3~0_combout\);

-- Location: LCCOMB_X6_Y4_N24
\ADC_Manager1|data_counts[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[3]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|data_counts[3]~0_combout\);

-- Location: LCCOMB_X4_Y4_N0
\ADC_Manager1|counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[0]~32_combout\ = \ADC_Manager1|counter\(0) $ (VCC)
-- \ADC_Manager1|counter[0]~33\ = CARRY(\ADC_Manager1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|counter[0]~32_combout\,
	cout => \ADC_Manager1|counter[0]~33\);

-- Location: LCCOMB_X3_Y4_N0
\ADC_Manager1|Selector442~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector442~0_combout\ = (\ADC_Manager1|counter\(0) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(0),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector442~0_combout\);

-- Location: LCFF_X4_Y4_N1
\ADC_Manager1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[0]~32_combout\,
	sdata => \ADC_Manager1|Selector442~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(0));

-- Location: LCCOMB_X4_Y4_N2
\ADC_Manager1|counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[1]~34_combout\ = (\ADC_Manager1|counter\(1) & (!\ADC_Manager1|counter[0]~33\)) # (!\ADC_Manager1|counter\(1) & ((\ADC_Manager1|counter[0]~33\) # (GND)))
-- \ADC_Manager1|counter[1]~35\ = CARRY((!\ADC_Manager1|counter[0]~33\) # (!\ADC_Manager1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|counter[0]~33\,
	combout => \ADC_Manager1|counter[1]~34_combout\,
	cout => \ADC_Manager1|counter[1]~35\);

-- Location: LCCOMB_X3_Y4_N4
\ADC_Manager1|Selector441~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector441~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Selector441~0_combout\);

-- Location: LCFF_X4_Y4_N3
\ADC_Manager1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[1]~34_combout\,
	sdata => \ADC_Manager1|Selector441~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(1));

-- Location: LCCOMB_X4_Y4_N4
\ADC_Manager1|counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[2]~36_combout\ = (\ADC_Manager1|counter\(2) & (\ADC_Manager1|counter[1]~35\ $ (GND))) # (!\ADC_Manager1|counter\(2) & (!\ADC_Manager1|counter[1]~35\ & VCC))
-- \ADC_Manager1|counter[2]~37\ = CARRY((\ADC_Manager1|counter\(2) & !\ADC_Manager1|counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|counter[1]~35\,
	combout => \ADC_Manager1|counter[2]~36_combout\,
	cout => \ADC_Manager1|counter[2]~37\);

-- Location: LCCOMB_X3_Y4_N30
\ADC_Manager1|Selector440~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector440~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(2),
	combout => \ADC_Manager1|Selector440~0_combout\);

-- Location: LCFF_X4_Y4_N5
\ADC_Manager1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[2]~36_combout\,
	sdata => \ADC_Manager1|Selector440~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(2));

-- Location: LCCOMB_X4_Y4_N6
\ADC_Manager1|counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[3]~38_combout\ = (\ADC_Manager1|counter\(3) & (!\ADC_Manager1|counter[2]~37\)) # (!\ADC_Manager1|counter\(3) & ((\ADC_Manager1|counter[2]~37\) # (GND)))
-- \ADC_Manager1|counter[3]~39\ = CARRY((!\ADC_Manager1|counter[2]~37\) # (!\ADC_Manager1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|counter[2]~37\,
	combout => \ADC_Manager1|counter[3]~38_combout\,
	cout => \ADC_Manager1|counter[3]~39\);

-- Location: LCCOMB_X4_Y4_N8
\ADC_Manager1|counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[4]~40_combout\ = (\ADC_Manager1|counter\(4) & (\ADC_Manager1|counter[3]~39\ $ (GND))) # (!\ADC_Manager1|counter\(4) & (!\ADC_Manager1|counter[3]~39\ & VCC))
-- \ADC_Manager1|counter[4]~41\ = CARRY((\ADC_Manager1|counter\(4) & !\ADC_Manager1|counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|counter[3]~39\,
	combout => \ADC_Manager1|counter[4]~40_combout\,
	cout => \ADC_Manager1|counter[4]~41\);

-- Location: LCCOMB_X3_Y4_N28
\ADC_Manager1|Selector438~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector438~0_combout\ = (\ADC_Manager1|counter\(4) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(4),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector438~0_combout\);

-- Location: LCFF_X4_Y4_N9
\ADC_Manager1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[4]~40_combout\,
	sdata => \ADC_Manager1|Selector438~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(4));

-- Location: LCCOMB_X4_Y4_N14
\ADC_Manager1|counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[7]~46_combout\ = (\ADC_Manager1|counter\(7) & (!\ADC_Manager1|counter[6]~45\)) # (!\ADC_Manager1|counter\(7) & ((\ADC_Manager1|counter[6]~45\) # (GND)))
-- \ADC_Manager1|counter[7]~47\ = CARRY((!\ADC_Manager1|counter[6]~45\) # (!\ADC_Manager1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|counter[6]~45\,
	combout => \ADC_Manager1|counter[7]~46_combout\,
	cout => \ADC_Manager1|counter[7]~47\);

-- Location: LCCOMB_X3_Y4_N22
\ADC_Manager1|Selector435~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector435~0_combout\ = (\ADC_Manager1|counter\(7) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(7),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector435~0_combout\);

-- Location: LCFF_X4_Y4_N15
\ADC_Manager1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[7]~46_combout\,
	sdata => \ADC_Manager1|Selector435~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(7));

-- Location: LCCOMB_X4_Y4_N18
\ADC_Manager1|counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[9]~50_combout\ = (\ADC_Manager1|counter\(9) & (!\ADC_Manager1|counter[8]~49\)) # (!\ADC_Manager1|counter\(9) & ((\ADC_Manager1|counter[8]~49\) # (GND)))
-- \ADC_Manager1|counter[9]~51\ = CARRY((!\ADC_Manager1|counter[8]~49\) # (!\ADC_Manager1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|counter[8]~49\,
	combout => \ADC_Manager1|counter[9]~50_combout\,
	cout => \ADC_Manager1|counter[9]~51\);

-- Location: LCCOMB_X5_Y4_N12
\ADC_Manager1|Selector433~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector433~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(9),
	combout => \ADC_Manager1|Selector433~0_combout\);

-- Location: LCFF_X4_Y4_N19
\ADC_Manager1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[9]~50_combout\,
	sdata => \ADC_Manager1|Selector433~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(9));

-- Location: LCCOMB_X4_Y4_N20
\ADC_Manager1|counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[10]~52_combout\ = (\ADC_Manager1|counter\(10) & (\ADC_Manager1|counter[9]~51\ $ (GND))) # (!\ADC_Manager1|counter\(10) & (!\ADC_Manager1|counter[9]~51\ & VCC))
-- \ADC_Manager1|counter[10]~53\ = CARRY((\ADC_Manager1|counter\(10) & !\ADC_Manager1|counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|counter[9]~51\,
	combout => \ADC_Manager1|counter[10]~52_combout\,
	cout => \ADC_Manager1|counter[10]~53\);

-- Location: LCCOMB_X4_Y4_N22
\ADC_Manager1|counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[11]~54_combout\ = (\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter[10]~53\)) # (!\ADC_Manager1|counter\(11) & ((\ADC_Manager1|counter[10]~53\) # (GND)))
-- \ADC_Manager1|counter[11]~55\ = CARRY((!\ADC_Manager1|counter[10]~53\) # (!\ADC_Manager1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|counter[10]~53\,
	combout => \ADC_Manager1|counter[11]~54_combout\,
	cout => \ADC_Manager1|counter[11]~55\);

-- Location: LCCOMB_X5_Y4_N8
\ADC_Manager1|Selector431~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector431~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(11),
	combout => \ADC_Manager1|Selector431~0_combout\);

-- Location: LCFF_X4_Y4_N23
\ADC_Manager1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[11]~54_combout\,
	sdata => \ADC_Manager1|Selector431~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(11));

-- Location: LCCOMB_X4_Y4_N24
\ADC_Manager1|counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[12]~56_combout\ = (\ADC_Manager1|counter\(12) & (\ADC_Manager1|counter[11]~55\ $ (GND))) # (!\ADC_Manager1|counter\(12) & (!\ADC_Manager1|counter[11]~55\ & VCC))
-- \ADC_Manager1|counter[12]~57\ = CARRY((\ADC_Manager1|counter\(12) & !\ADC_Manager1|counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|counter[11]~55\,
	combout => \ADC_Manager1|counter[12]~56_combout\,
	cout => \ADC_Manager1|counter[12]~57\);

-- Location: LCCOMB_X4_Y4_N26
\ADC_Manager1|counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[13]~58_combout\ = (\ADC_Manager1|counter\(13) & (!\ADC_Manager1|counter[12]~57\)) # (!\ADC_Manager1|counter\(13) & ((\ADC_Manager1|counter[12]~57\) # (GND)))
-- \ADC_Manager1|counter[13]~59\ = CARRY((!\ADC_Manager1|counter[12]~57\) # (!\ADC_Manager1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|counter[12]~57\,
	combout => \ADC_Manager1|counter[13]~58_combout\,
	cout => \ADC_Manager1|counter[13]~59\);

-- Location: LCCOMB_X3_Y4_N6
\ADC_Manager1|Selector429~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector429~0_combout\ = (\ADC_Manager1|counter\(13) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(13),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector429~0_combout\);

-- Location: LCFF_X4_Y4_N27
\ADC_Manager1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[13]~58_combout\,
	sdata => \ADC_Manager1|Selector429~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(13));

-- Location: LCCOMB_X4_Y4_N28
\ADC_Manager1|counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[14]~60_combout\ = (\ADC_Manager1|counter\(14) & (\ADC_Manager1|counter[13]~59\ $ (GND))) # (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter[13]~59\ & VCC))
-- \ADC_Manager1|counter[14]~61\ = CARRY((\ADC_Manager1|counter\(14) & !\ADC_Manager1|counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|counter[13]~59\,
	combout => \ADC_Manager1|counter[14]~60_combout\,
	cout => \ADC_Manager1|counter[14]~61\);

-- Location: LCCOMB_X3_Y4_N24
\ADC_Manager1|Selector428~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector428~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(14),
	combout => \ADC_Manager1|Selector428~0_combout\);

-- Location: LCFF_X4_Y4_N29
\ADC_Manager1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[14]~60_combout\,
	sdata => \ADC_Manager1|Selector428~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(14));

-- Location: LCCOMB_X4_Y4_N30
\ADC_Manager1|counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[15]~62_combout\ = (\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter[14]~61\)) # (!\ADC_Manager1|counter\(15) & ((\ADC_Manager1|counter[14]~61\) # (GND)))
-- \ADC_Manager1|counter[15]~63\ = CARRY((!\ADC_Manager1|counter[14]~61\) # (!\ADC_Manager1|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|counter[14]~61\,
	combout => \ADC_Manager1|counter[15]~62_combout\,
	cout => \ADC_Manager1|counter[15]~63\);

-- Location: LCCOMB_X3_Y4_N8
\ADC_Manager1|Selector427~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector427~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(15),
	combout => \ADC_Manager1|Selector427~0_combout\);

-- Location: LCFF_X4_Y4_N31
\ADC_Manager1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[15]~62_combout\,
	sdata => \ADC_Manager1|Selector427~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(15));

-- Location: LCCOMB_X4_Y3_N0
\ADC_Manager1|counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[16]~64_combout\ = (\ADC_Manager1|counter\(16) & (\ADC_Manager1|counter[15]~63\ $ (GND))) # (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter[15]~63\ & VCC))
-- \ADC_Manager1|counter[16]~65\ = CARRY((\ADC_Manager1|counter\(16) & !\ADC_Manager1|counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|counter[15]~63\,
	combout => \ADC_Manager1|counter[16]~64_combout\,
	cout => \ADC_Manager1|counter[16]~65\);

-- Location: LCCOMB_X5_Y3_N22
\ADC_Manager1|Selector426~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector426~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(16),
	combout => \ADC_Manager1|Selector426~0_combout\);

-- Location: LCFF_X4_Y3_N1
\ADC_Manager1|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[16]~64_combout\,
	sdata => \ADC_Manager1|Selector426~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(16));

-- Location: LCCOMB_X4_Y3_N2
\ADC_Manager1|counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[17]~66_combout\ = (\ADC_Manager1|counter\(17) & (!\ADC_Manager1|counter[16]~65\)) # (!\ADC_Manager1|counter\(17) & ((\ADC_Manager1|counter[16]~65\) # (GND)))
-- \ADC_Manager1|counter[17]~67\ = CARRY((!\ADC_Manager1|counter[16]~65\) # (!\ADC_Manager1|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|counter[16]~65\,
	combout => \ADC_Manager1|counter[17]~66_combout\,
	cout => \ADC_Manager1|counter[17]~67\);

-- Location: LCCOMB_X5_Y3_N24
\ADC_Manager1|Selector425~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector425~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(17),
	combout => \ADC_Manager1|Selector425~0_combout\);

-- Location: LCFF_X4_Y3_N3
\ADC_Manager1|counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[17]~66_combout\,
	sdata => \ADC_Manager1|Selector425~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(17));

-- Location: LCCOMB_X4_Y3_N4
\ADC_Manager1|counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[18]~68_combout\ = (\ADC_Manager1|counter\(18) & (\ADC_Manager1|counter[17]~67\ $ (GND))) # (!\ADC_Manager1|counter\(18) & (!\ADC_Manager1|counter[17]~67\ & VCC))
-- \ADC_Manager1|counter[18]~69\ = CARRY((\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|counter[17]~67\,
	combout => \ADC_Manager1|counter[18]~68_combout\,
	cout => \ADC_Manager1|counter[18]~69\);

-- Location: LCCOMB_X5_Y3_N2
\ADC_Manager1|Selector424~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector424~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(18),
	combout => \ADC_Manager1|Selector424~0_combout\);

-- Location: LCFF_X4_Y3_N5
\ADC_Manager1|counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[18]~68_combout\,
	sdata => \ADC_Manager1|Selector424~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(18));

-- Location: LCCOMB_X4_Y3_N8
\ADC_Manager1|counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[20]~72_combout\ = (\ADC_Manager1|counter\(20) & (\ADC_Manager1|counter[19]~71\ $ (GND))) # (!\ADC_Manager1|counter\(20) & (!\ADC_Manager1|counter[19]~71\ & VCC))
-- \ADC_Manager1|counter[20]~73\ = CARRY((\ADC_Manager1|counter\(20) & !\ADC_Manager1|counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|counter[19]~71\,
	combout => \ADC_Manager1|counter[20]~72_combout\,
	cout => \ADC_Manager1|counter[20]~73\);

-- Location: LCCOMB_X5_Y3_N20
\ADC_Manager1|Selector422~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector422~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(20),
	combout => \ADC_Manager1|Selector422~0_combout\);

-- Location: LCFF_X4_Y3_N9
\ADC_Manager1|counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[20]~72_combout\,
	sdata => \ADC_Manager1|Selector422~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(20));

-- Location: LCCOMB_X4_Y3_N14
\ADC_Manager1|counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[23]~78_combout\ = (\ADC_Manager1|counter\(23) & (!\ADC_Manager1|counter[22]~77\)) # (!\ADC_Manager1|counter\(23) & ((\ADC_Manager1|counter[22]~77\) # (GND)))
-- \ADC_Manager1|counter[23]~79\ = CARRY((!\ADC_Manager1|counter[22]~77\) # (!\ADC_Manager1|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|counter[22]~77\,
	combout => \ADC_Manager1|counter[23]~78_combout\,
	cout => \ADC_Manager1|counter[23]~79\);

-- Location: LCCOMB_X5_Y3_N10
\ADC_Manager1|Selector419~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector419~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(23),
	combout => \ADC_Manager1|Selector419~0_combout\);

-- Location: LCFF_X4_Y3_N15
\ADC_Manager1|counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[23]~78_combout\,
	sdata => \ADC_Manager1|Selector419~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(23));

-- Location: LCCOMB_X4_Y3_N16
\ADC_Manager1|counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[24]~80_combout\ = (\ADC_Manager1|counter\(24) & (\ADC_Manager1|counter[23]~79\ $ (GND))) # (!\ADC_Manager1|counter\(24) & (!\ADC_Manager1|counter[23]~79\ & VCC))
-- \ADC_Manager1|counter[24]~81\ = CARRY((\ADC_Manager1|counter\(24) & !\ADC_Manager1|counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|counter[23]~79\,
	combout => \ADC_Manager1|counter[24]~80_combout\,
	cout => \ADC_Manager1|counter[24]~81\);

-- Location: LCCOMB_X5_Y3_N12
\ADC_Manager1|Selector418~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector418~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(24),
	combout => \ADC_Manager1|Selector418~0_combout\);

-- Location: LCFF_X4_Y3_N17
\ADC_Manager1|counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[24]~80_combout\,
	sdata => \ADC_Manager1|Selector418~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(24));

-- Location: LCCOMB_X4_Y3_N18
\ADC_Manager1|counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[25]~82_combout\ = (\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter[24]~81\)) # (!\ADC_Manager1|counter\(25) & ((\ADC_Manager1|counter[24]~81\) # (GND)))
-- \ADC_Manager1|counter[25]~83\ = CARRY((!\ADC_Manager1|counter[24]~81\) # (!\ADC_Manager1|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|counter[24]~81\,
	combout => \ADC_Manager1|counter[25]~82_combout\,
	cout => \ADC_Manager1|counter[25]~83\);

-- Location: LCCOMB_X6_Y3_N4
\ADC_Manager1|Selector417~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector417~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(25),
	combout => \ADC_Manager1|Selector417~0_combout\);

-- Location: LCFF_X4_Y3_N19
\ADC_Manager1|counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[25]~82_combout\,
	sdata => \ADC_Manager1|Selector417~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(25));

-- Location: LCCOMB_X4_Y3_N20
\ADC_Manager1|counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[26]~84_combout\ = (\ADC_Manager1|counter\(26) & (\ADC_Manager1|counter[25]~83\ $ (GND))) # (!\ADC_Manager1|counter\(26) & (!\ADC_Manager1|counter[25]~83\ & VCC))
-- \ADC_Manager1|counter[26]~85\ = CARRY((\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|counter[25]~83\,
	combout => \ADC_Manager1|counter[26]~84_combout\,
	cout => \ADC_Manager1|counter[26]~85\);

-- Location: LCCOMB_X7_Y3_N20
\ADC_Manager1|Selector416~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector416~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(26),
	combout => \ADC_Manager1|Selector416~0_combout\);

-- Location: LCFF_X4_Y3_N21
\ADC_Manager1|counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[26]~84_combout\,
	sdata => \ADC_Manager1|Selector416~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(26));

-- Location: LCCOMB_X4_Y3_N22
\ADC_Manager1|counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[27]~86_combout\ = (\ADC_Manager1|counter\(27) & (!\ADC_Manager1|counter[26]~85\)) # (!\ADC_Manager1|counter\(27) & ((\ADC_Manager1|counter[26]~85\) # (GND)))
-- \ADC_Manager1|counter[27]~87\ = CARRY((!\ADC_Manager1|counter[26]~85\) # (!\ADC_Manager1|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|counter[26]~85\,
	combout => \ADC_Manager1|counter[27]~86_combout\,
	cout => \ADC_Manager1|counter[27]~87\);

-- Location: LCCOMB_X3_Y3_N4
\ADC_Manager1|Selector415~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector415~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(27),
	combout => \ADC_Manager1|Selector415~0_combout\);

-- Location: LCFF_X4_Y3_N23
\ADC_Manager1|counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[27]~86_combout\,
	sdata => \ADC_Manager1|Selector415~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(27));

-- Location: LCCOMB_X5_Y3_N0
\ADC_Manager1|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~8_combout\ = (!\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter\(24) & (!\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(25),
	datab => \ADC_Manager1|counter\(24),
	datac => \ADC_Manager1|counter\(26),
	datad => \ADC_Manager1|counter\(27),
	combout => \ADC_Manager1|Equal1~8_combout\);

-- Location: LCCOMB_X5_Y4_N16
\ADC_Manager1|Selector439~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector439~0_combout\ = (\ADC_Manager1|counter\(3) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(3),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector439~0_combout\);

-- Location: LCFF_X4_Y4_N7
\ADC_Manager1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[3]~38_combout\,
	sdata => \ADC_Manager1|Selector439~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(3));

-- Location: LCCOMB_X3_Y4_N18
\ADC_Manager1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~0_combout\ = (\ADC_Manager1|counter\(2) & (\ADC_Manager1|counter\(3) & (!\ADC_Manager1|counter\(0) & \ADC_Manager1|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(2),
	datab => \ADC_Manager1|counter\(3),
	datac => \ADC_Manager1|counter\(0),
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Equal1~0_combout\);

-- Location: LCCOMB_X5_Y4_N10
\ADC_Manager1|Selector432~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector432~0_combout\ = (\ADC_Manager1|counter\(10) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(10),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector432~0_combout\);

-- Location: LCFF_X4_Y4_N21
\ADC_Manager1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[10]~52_combout\,
	sdata => \ADC_Manager1|Selector432~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(10));

-- Location: LCCOMB_X5_Y4_N26
\ADC_Manager1|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~2_combout\ = (!\ADC_Manager1|counter\(8) & (!\ADC_Manager1|counter\(9) & (!\ADC_Manager1|counter\(10) & !\ADC_Manager1|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(8),
	datab => \ADC_Manager1|counter\(9),
	datac => \ADC_Manager1|counter\(10),
	datad => \ADC_Manager1|counter\(11),
	combout => \ADC_Manager1|Equal1~2_combout\);

-- Location: LCCOMB_X3_Y4_N20
\ADC_Manager1|Selector430~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector430~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(12),
	combout => \ADC_Manager1|Selector430~0_combout\);

-- Location: LCFF_X4_Y4_N25
\ADC_Manager1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[12]~56_combout\,
	sdata => \ADC_Manager1|Selector430~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(12));

-- Location: LCCOMB_X3_Y4_N26
\ADC_Manager1|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~3_combout\ = (!\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter\(13) & !\ADC_Manager1|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(15),
	datab => \ADC_Manager1|counter\(14),
	datac => \ADC_Manager1|counter\(13),
	datad => \ADC_Manager1|counter\(12),
	combout => \ADC_Manager1|Equal1~3_combout\);

-- Location: LCCOMB_X3_Y4_N10
\ADC_Manager1|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~4_combout\ = (\ADC_Manager1|Equal1~1_combout\ & (\ADC_Manager1|Equal1~0_combout\ & (\ADC_Manager1|Equal1~2_combout\ & \ADC_Manager1|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~1_combout\,
	datab => \ADC_Manager1|Equal1~0_combout\,
	datac => \ADC_Manager1|Equal1~2_combout\,
	datad => \ADC_Manager1|Equal1~3_combout\,
	combout => \ADC_Manager1|Equal1~4_combout\);

-- Location: LCCOMB_X4_Y3_N24
\ADC_Manager1|counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[28]~88_combout\ = (\ADC_Manager1|counter\(28) & (\ADC_Manager1|counter[27]~87\ $ (GND))) # (!\ADC_Manager1|counter\(28) & (!\ADC_Manager1|counter[27]~87\ & VCC))
-- \ADC_Manager1|counter[28]~89\ = CARRY((\ADC_Manager1|counter\(28) & !\ADC_Manager1|counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|counter[27]~87\,
	combout => \ADC_Manager1|counter[28]~88_combout\,
	cout => \ADC_Manager1|counter[28]~89\);

-- Location: LCCOMB_X4_Y3_N26
\ADC_Manager1|counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[29]~90_combout\ = (\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter[28]~89\)) # (!\ADC_Manager1|counter\(29) & ((\ADC_Manager1|counter[28]~89\) # (GND)))
-- \ADC_Manager1|counter[29]~91\ = CARRY((!\ADC_Manager1|counter[28]~89\) # (!\ADC_Manager1|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|counter[28]~89\,
	combout => \ADC_Manager1|counter[29]~90_combout\,
	cout => \ADC_Manager1|counter[29]~91\);

-- Location: LCCOMB_X5_Y3_N14
\ADC_Manager1|Selector413~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector413~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(29),
	combout => \ADC_Manager1|Selector413~0_combout\);

-- Location: LCFF_X4_Y3_N27
\ADC_Manager1|counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[29]~90_combout\,
	sdata => \ADC_Manager1|Selector413~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(29));

-- Location: LCCOMB_X4_Y3_N28
\ADC_Manager1|counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[30]~92_combout\ = (\ADC_Manager1|counter\(30) & (\ADC_Manager1|counter[29]~91\ $ (GND))) # (!\ADC_Manager1|counter\(30) & (!\ADC_Manager1|counter[29]~91\ & VCC))
-- \ADC_Manager1|counter[30]~93\ = CARRY((\ADC_Manager1|counter\(30) & !\ADC_Manager1|counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|counter[29]~91\,
	combout => \ADC_Manager1|counter[30]~92_combout\,
	cout => \ADC_Manager1|counter[30]~93\);

-- Location: LCCOMB_X5_Y3_N26
\ADC_Manager1|Selector412~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector412~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(30),
	combout => \ADC_Manager1|Selector412~0_combout\);

-- Location: LCFF_X4_Y3_N29
\ADC_Manager1|counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[30]~92_combout\,
	sdata => \ADC_Manager1|Selector412~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(30));

-- Location: LCCOMB_X4_Y3_N30
\ADC_Manager1|counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[31]~94_combout\ = \ADC_Manager1|counter[30]~93\ $ (\ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|counter\(31),
	cin => \ADC_Manager1|counter[30]~93\,
	combout => \ADC_Manager1|counter[31]~94_combout\);

-- Location: LCCOMB_X4_Y2_N0
\ADC_Manager1|Selector411~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector411~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(31),
	combout => \ADC_Manager1|Selector411~0_combout\);

-- Location: LCFF_X4_Y3_N31
\ADC_Manager1|counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[31]~94_combout\,
	sdata => \ADC_Manager1|Selector411~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(31));

-- Location: LCCOMB_X5_Y3_N8
\ADC_Manager1|Selector414~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector414~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(28),
	combout => \ADC_Manager1|Selector414~0_combout\);

-- Location: LCFF_X4_Y3_N25
\ADC_Manager1|counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[28]~88_combout\,
	sdata => \ADC_Manager1|Selector414~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(28));

-- Location: LCCOMB_X5_Y3_N28
\ADC_Manager1|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~9_combout\ = (!\ADC_Manager1|counter\(30) & (!\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter\(31) & !\ADC_Manager1|counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(30),
	datab => \ADC_Manager1|counter\(29),
	datac => \ADC_Manager1|counter\(31),
	datad => \ADC_Manager1|counter\(28),
	combout => \ADC_Manager1|Equal1~9_combout\);

-- Location: LCCOMB_X12_Y10_N2
\ADC_Manager1|Equal1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~11_combout\ = (\ADC_Manager1|Equal1~7_combout\ & (\ADC_Manager1|Equal1~8_combout\ & (\ADC_Manager1|Equal1~4_combout\ & \ADC_Manager1|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~7_combout\,
	datab => \ADC_Manager1|Equal1~8_combout\,
	datac => \ADC_Manager1|Equal1~4_combout\,
	datad => \ADC_Manager1|Equal1~9_combout\,
	combout => \ADC_Manager1|Equal1~11_combout\);

-- Location: LCCOMB_X12_Y10_N20
\ADC_Manager1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~0_combout\ = (\ADC_Manager1|LessThan5~6_combout\ & ((\ADC_Manager1|main_state.finding_preambule~regout\) # ((\ADC_Manager1|main_state.waiting_preambule~regout\ & !\ADC_Manager1|Equal1~11_combout\)))) # 
-- (!\ADC_Manager1|LessThan5~6_combout\ & (((\ADC_Manager1|main_state.waiting_preambule~regout\ & !\ADC_Manager1|Equal1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~6_combout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|Equal1~11_combout\,
	combout => \ADC_Manager1|Selector2~0_combout\);

-- Location: LCFF_X12_Y10_N21
\ADC_Manager1|main_state.waiting_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_preambule~regout\);

-- Location: LCCOMB_X12_Y10_N12
\ADC_Manager1|Equal1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~10_combout\ = (\ADC_Manager1|Equal1~8_combout\ & \ADC_Manager1|Equal1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal1~8_combout\,
	datad => \ADC_Manager1|Equal1~9_combout\,
	combout => \ADC_Manager1|Equal1~10_combout\);

-- Location: LCCOMB_X12_Y10_N24
\ADC_Manager1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~1_combout\ = (\ADC_Manager1|Equal1~7_combout\ & (\ADC_Manager1|main_state.waiting_preambule~regout\ & (\ADC_Manager1|Equal1~4_combout\ & \ADC_Manager1|Equal1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~7_combout\,
	datab => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datac => \ADC_Manager1|Equal1~4_combout\,
	datad => \ADC_Manager1|Equal1~10_combout\,
	combout => \ADC_Manager1|Selector3~1_combout\);

-- Location: LCCOMB_X3_Y13_N4
\ADC_Manager1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~2_combout\ = (\ADC_Manager1|Selector3~0_combout\) # ((\ADC_Manager1|Selector3~1_combout\) # ((!\ADC_Manager1|Equal3~10_combout\ & \ADC_Manager1|data_counts[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~10_combout\,
	datab => \ADC_Manager1|Selector3~0_combout\,
	datac => \ADC_Manager1|data_counts[3]~0_combout\,
	datad => \ADC_Manager1|Selector3~1_combout\,
	combout => \ADC_Manager1|Selector3~2_combout\);

-- Location: LCFF_X3_Y13_N5
\ADC_Manager1|main_state.waiting_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_bits~regout\);

-- Location: LCCOMB_X4_Y13_N24
\ADC_Manager1|Selector409~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector409~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector409~0_combout\);

-- Location: LCFF_X5_Y12_N9
\ADC_Manager1|c_short_func_input_index[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_short_func_input_index~0_combout\,
	sclr => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	ena => \ADC_Manager1|Selector409~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(3));

-- Location: LCCOMB_X14_Y10_N22
\ADC_Manager1|Mux246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux246~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|c_short_func_input_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux246~0_combout\);

-- Location: LCCOMB_X14_Y10_N14
\ADC_Manager1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~0_combout\ = (\ADC_Manager1|Equal2~10_combout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((!\ADC_Manager1|Mux246~0_combout\ & \ADC_Manager1|main_state.finding_bits~regout\)))) # (!\ADC_Manager1|Equal2~10_combout\ & 
-- (!\ADC_Manager1|Mux246~0_combout\ & (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~10_combout\,
	datab => \ADC_Manager1|Mux246~0_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector4~0_combout\);

-- Location: LCFF_X13_Y10_N27
\ADC_Manager1|main_state.finding_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_bits~regout\);

-- Location: LCCOMB_X3_Y13_N14
\ADC_Manager1|Mux244~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux244~0_combout\ = (\ADC_Manager1|Add4~2_combout\ & !\ADC_Manager1|Equal3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Add4~2_combout\,
	datac => \ADC_Manager1|Equal3~10_combout\,
	combout => \ADC_Manager1|Mux244~0_combout\);

-- Location: LCFF_X3_Y13_N15
\ADC_Manager1|data_counts[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux244~0_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(1));

-- Location: LCCOMB_X2_Y13_N0
\ADC_Manager1|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~0_combout\ = \ADC_Manager1|data_counts\(0) $ (VCC)
-- \ADC_Manager1|Add4~1\ = CARRY(\ADC_Manager1|data_counts\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(0),
	datad => VCC,
	combout => \ADC_Manager1|Add4~0_combout\,
	cout => \ADC_Manager1|Add4~1\);

-- Location: LCCOMB_X3_Y13_N30
\ADC_Manager1|Mux245~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux245~0_combout\ = (!\ADC_Manager1|Equal3~10_combout\ & \ADC_Manager1|Add4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~10_combout\,
	datac => \ADC_Manager1|Add4~0_combout\,
	combout => \ADC_Manager1|Mux245~0_combout\);

-- Location: LCFF_X3_Y13_N31
\ADC_Manager1|data_counts[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux245~0_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(0));

-- Location: LCCOMB_X2_Y13_N4
\ADC_Manager1|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~4_combout\ = (\ADC_Manager1|data_counts\(2) & (\ADC_Manager1|Add4~3\ $ (GND))) # (!\ADC_Manager1|data_counts\(2) & (!\ADC_Manager1|Add4~3\ & VCC))
-- \ADC_Manager1|Add4~5\ = CARRY((\ADC_Manager1|data_counts\(2) & !\ADC_Manager1|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(2),
	datad => VCC,
	cin => \ADC_Manager1|Add4~3\,
	combout => \ADC_Manager1|Add4~4_combout\,
	cout => \ADC_Manager1|Add4~5\);

-- Location: LCFF_X2_Y13_N5
\ADC_Manager1|data_counts[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~4_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(2));

-- Location: LCCOMB_X2_Y13_N8
\ADC_Manager1|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~8_combout\ = (\ADC_Manager1|data_counts\(4) & (\ADC_Manager1|Add4~7\ $ (GND))) # (!\ADC_Manager1|data_counts\(4) & (!\ADC_Manager1|Add4~7\ & VCC))
-- \ADC_Manager1|Add4~9\ = CARRY((\ADC_Manager1|data_counts\(4) & !\ADC_Manager1|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(4),
	datad => VCC,
	cin => \ADC_Manager1|Add4~7\,
	combout => \ADC_Manager1|Add4~8_combout\,
	cout => \ADC_Manager1|Add4~9\);

-- Location: LCFF_X2_Y13_N9
\ADC_Manager1|data_counts[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~8_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(4));

-- Location: LCCOMB_X2_Y13_N10
\ADC_Manager1|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~10_combout\ = (\ADC_Manager1|data_counts\(5) & (!\ADC_Manager1|Add4~9\)) # (!\ADC_Manager1|data_counts\(5) & ((\ADC_Manager1|Add4~9\) # (GND)))
-- \ADC_Manager1|Add4~11\ = CARRY((!\ADC_Manager1|Add4~9\) # (!\ADC_Manager1|data_counts\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(5),
	datad => VCC,
	cin => \ADC_Manager1|Add4~9\,
	combout => \ADC_Manager1|Add4~10_combout\,
	cout => \ADC_Manager1|Add4~11\);

-- Location: LCCOMB_X2_Y13_N12
\ADC_Manager1|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~12_combout\ = (\ADC_Manager1|data_counts\(6) & (\ADC_Manager1|Add4~11\ $ (GND))) # (!\ADC_Manager1|data_counts\(6) & (!\ADC_Manager1|Add4~11\ & VCC))
-- \ADC_Manager1|Add4~13\ = CARRY((\ADC_Manager1|data_counts\(6) & !\ADC_Manager1|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(6),
	datad => VCC,
	cin => \ADC_Manager1|Add4~11\,
	combout => \ADC_Manager1|Add4~12_combout\,
	cout => \ADC_Manager1|Add4~13\);

-- Location: LCCOMB_X2_Y13_N14
\ADC_Manager1|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~14_combout\ = (\ADC_Manager1|data_counts\(7) & (!\ADC_Manager1|Add4~13\)) # (!\ADC_Manager1|data_counts\(7) & ((\ADC_Manager1|Add4~13\) # (GND)))
-- \ADC_Manager1|Add4~15\ = CARRY((!\ADC_Manager1|Add4~13\) # (!\ADC_Manager1|data_counts\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(7),
	datad => VCC,
	cin => \ADC_Manager1|Add4~13\,
	combout => \ADC_Manager1|Add4~14_combout\,
	cout => \ADC_Manager1|Add4~15\);

-- Location: LCFF_X2_Y13_N15
\ADC_Manager1|data_counts[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~14_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(7));

-- Location: LCCOMB_X2_Y13_N16
\ADC_Manager1|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~16_combout\ = (\ADC_Manager1|data_counts\(8) & (\ADC_Manager1|Add4~15\ $ (GND))) # (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|Add4~15\ & VCC))
-- \ADC_Manager1|Add4~17\ = CARRY((\ADC_Manager1|data_counts\(8) & !\ADC_Manager1|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(8),
	datad => VCC,
	cin => \ADC_Manager1|Add4~15\,
	combout => \ADC_Manager1|Add4~16_combout\,
	cout => \ADC_Manager1|Add4~17\);

-- Location: LCCOMB_X2_Y13_N18
\ADC_Manager1|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~18_combout\ = (\ADC_Manager1|data_counts\(9) & (!\ADC_Manager1|Add4~17\)) # (!\ADC_Manager1|data_counts\(9) & ((\ADC_Manager1|Add4~17\) # (GND)))
-- \ADC_Manager1|Add4~19\ = CARRY((!\ADC_Manager1|Add4~17\) # (!\ADC_Manager1|data_counts\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(9),
	datad => VCC,
	cin => \ADC_Manager1|Add4~17\,
	combout => \ADC_Manager1|Add4~18_combout\,
	cout => \ADC_Manager1|Add4~19\);

-- Location: LCFF_X2_Y13_N19
\ADC_Manager1|data_counts[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~18_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(9));

-- Location: LCCOMB_X2_Y13_N20
\ADC_Manager1|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~20_combout\ = (\ADC_Manager1|data_counts\(10) & (\ADC_Manager1|Add4~19\ $ (GND))) # (!\ADC_Manager1|data_counts\(10) & (!\ADC_Manager1|Add4~19\ & VCC))
-- \ADC_Manager1|Add4~21\ = CARRY((\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(10),
	datad => VCC,
	cin => \ADC_Manager1|Add4~19\,
	combout => \ADC_Manager1|Add4~20_combout\,
	cout => \ADC_Manager1|Add4~21\);

-- Location: LCCOMB_X2_Y13_N22
\ADC_Manager1|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~22_combout\ = (\ADC_Manager1|data_counts\(11) & (!\ADC_Manager1|Add4~21\)) # (!\ADC_Manager1|data_counts\(11) & ((\ADC_Manager1|Add4~21\) # (GND)))
-- \ADC_Manager1|Add4~23\ = CARRY((!\ADC_Manager1|Add4~21\) # (!\ADC_Manager1|data_counts\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(11),
	datad => VCC,
	cin => \ADC_Manager1|Add4~21\,
	combout => \ADC_Manager1|Add4~22_combout\,
	cout => \ADC_Manager1|Add4~23\);

-- Location: LCFF_X2_Y13_N23
\ADC_Manager1|data_counts[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~22_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(11));

-- Location: LCCOMB_X2_Y13_N26
\ADC_Manager1|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~26_combout\ = (\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|Add4~25\)) # (!\ADC_Manager1|data_counts\(13) & ((\ADC_Manager1|Add4~25\) # (GND)))
-- \ADC_Manager1|Add4~27\ = CARRY((!\ADC_Manager1|Add4~25\) # (!\ADC_Manager1|data_counts\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(13),
	datad => VCC,
	cin => \ADC_Manager1|Add4~25\,
	combout => \ADC_Manager1|Add4~26_combout\,
	cout => \ADC_Manager1|Add4~27\);

-- Location: LCFF_X2_Y13_N27
\ADC_Manager1|data_counts[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~26_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(13));

-- Location: LCCOMB_X2_Y13_N28
\ADC_Manager1|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~28_combout\ = (\ADC_Manager1|data_counts\(14) & (\ADC_Manager1|Add4~27\ $ (GND))) # (!\ADC_Manager1|data_counts\(14) & (!\ADC_Manager1|Add4~27\ & VCC))
-- \ADC_Manager1|Add4~29\ = CARRY((\ADC_Manager1|data_counts\(14) & !\ADC_Manager1|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(14),
	datad => VCC,
	cin => \ADC_Manager1|Add4~27\,
	combout => \ADC_Manager1|Add4~28_combout\,
	cout => \ADC_Manager1|Add4~29\);

-- Location: LCFF_X2_Y13_N29
\ADC_Manager1|data_counts[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~28_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(14));

-- Location: LCCOMB_X2_Y13_N30
\ADC_Manager1|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~30_combout\ = (\ADC_Manager1|data_counts\(15) & (!\ADC_Manager1|Add4~29\)) # (!\ADC_Manager1|data_counts\(15) & ((\ADC_Manager1|Add4~29\) # (GND)))
-- \ADC_Manager1|Add4~31\ = CARRY((!\ADC_Manager1|Add4~29\) # (!\ADC_Manager1|data_counts\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(15),
	datad => VCC,
	cin => \ADC_Manager1|Add4~29\,
	combout => \ADC_Manager1|Add4~30_combout\,
	cout => \ADC_Manager1|Add4~31\);

-- Location: LCFF_X2_Y13_N31
\ADC_Manager1|data_counts[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~30_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(15));

-- Location: LCCOMB_X2_Y12_N0
\ADC_Manager1|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~32_combout\ = (\ADC_Manager1|data_counts\(16) & (\ADC_Manager1|Add4~31\ $ (GND))) # (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|Add4~31\ & VCC))
-- \ADC_Manager1|Add4~33\ = CARRY((\ADC_Manager1|data_counts\(16) & !\ADC_Manager1|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(16),
	datad => VCC,
	cin => \ADC_Manager1|Add4~31\,
	combout => \ADC_Manager1|Add4~32_combout\,
	cout => \ADC_Manager1|Add4~33\);

-- Location: LCFF_X2_Y12_N1
\ADC_Manager1|data_counts[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~32_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(16));

-- Location: LCCOMB_X2_Y12_N2
\ADC_Manager1|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~34_combout\ = (\ADC_Manager1|data_counts\(17) & (!\ADC_Manager1|Add4~33\)) # (!\ADC_Manager1|data_counts\(17) & ((\ADC_Manager1|Add4~33\) # (GND)))
-- \ADC_Manager1|Add4~35\ = CARRY((!\ADC_Manager1|Add4~33\) # (!\ADC_Manager1|data_counts\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(17),
	datad => VCC,
	cin => \ADC_Manager1|Add4~33\,
	combout => \ADC_Manager1|Add4~34_combout\,
	cout => \ADC_Manager1|Add4~35\);

-- Location: LCFF_X2_Y12_N3
\ADC_Manager1|data_counts[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~34_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(17));

-- Location: LCCOMB_X2_Y12_N4
\ADC_Manager1|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~36_combout\ = (\ADC_Manager1|data_counts\(18) & (\ADC_Manager1|Add4~35\ $ (GND))) # (!\ADC_Manager1|data_counts\(18) & (!\ADC_Manager1|Add4~35\ & VCC))
-- \ADC_Manager1|Add4~37\ = CARRY((\ADC_Manager1|data_counts\(18) & !\ADC_Manager1|Add4~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(18),
	datad => VCC,
	cin => \ADC_Manager1|Add4~35\,
	combout => \ADC_Manager1|Add4~36_combout\,
	cout => \ADC_Manager1|Add4~37\);

-- Location: LCFF_X2_Y12_N5
\ADC_Manager1|data_counts[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~36_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(18));

-- Location: LCCOMB_X2_Y12_N8
\ADC_Manager1|Add4~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~40_combout\ = (\ADC_Manager1|data_counts\(20) & (\ADC_Manager1|Add4~39\ $ (GND))) # (!\ADC_Manager1|data_counts\(20) & (!\ADC_Manager1|Add4~39\ & VCC))
-- \ADC_Manager1|Add4~41\ = CARRY((\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|Add4~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(20),
	datad => VCC,
	cin => \ADC_Manager1|Add4~39\,
	combout => \ADC_Manager1|Add4~40_combout\,
	cout => \ADC_Manager1|Add4~41\);

-- Location: LCFF_X2_Y12_N9
\ADC_Manager1|data_counts[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~40_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(20));

-- Location: LCCOMB_X2_Y12_N10
\ADC_Manager1|Add4~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~42_combout\ = (\ADC_Manager1|data_counts\(21) & (!\ADC_Manager1|Add4~41\)) # (!\ADC_Manager1|data_counts\(21) & ((\ADC_Manager1|Add4~41\) # (GND)))
-- \ADC_Manager1|Add4~43\ = CARRY((!\ADC_Manager1|Add4~41\) # (!\ADC_Manager1|data_counts\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(21),
	datad => VCC,
	cin => \ADC_Manager1|Add4~41\,
	combout => \ADC_Manager1|Add4~42_combout\,
	cout => \ADC_Manager1|Add4~43\);

-- Location: LCCOMB_X2_Y12_N14
\ADC_Manager1|Add4~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~46_combout\ = (\ADC_Manager1|data_counts\(23) & (!\ADC_Manager1|Add4~45\)) # (!\ADC_Manager1|data_counts\(23) & ((\ADC_Manager1|Add4~45\) # (GND)))
-- \ADC_Manager1|Add4~47\ = CARRY((!\ADC_Manager1|Add4~45\) # (!\ADC_Manager1|data_counts\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(23),
	datad => VCC,
	cin => \ADC_Manager1|Add4~45\,
	combout => \ADC_Manager1|Add4~46_combout\,
	cout => \ADC_Manager1|Add4~47\);

-- Location: LCFF_X2_Y12_N15
\ADC_Manager1|data_counts[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~46_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(23));

-- Location: LCFF_X2_Y13_N13
\ADC_Manager1|data_counts[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~12_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(6));

-- Location: LCCOMB_X3_Y13_N22
\ADC_Manager1|Equal3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~6_combout\ = (!\ADC_Manager1|data_counts\(23) & !\ADC_Manager1|data_counts\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|data_counts\(23),
	datad => \ADC_Manager1|data_counts\(6),
	combout => \ADC_Manager1|Equal3~6_combout\);

-- Location: LCFF_X2_Y13_N21
\ADC_Manager1|data_counts[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~20_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(10));

-- Location: LCCOMB_X3_Y13_N0
\ADC_Manager1|Equal3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~7_combout\ = (\ADC_Manager1|Equal3~5_combout\ & (\ADC_Manager1|Equal3~6_combout\ & (!\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|data_counts\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~5_combout\,
	datab => \ADC_Manager1|Equal3~6_combout\,
	datac => \ADC_Manager1|data_counts\(10),
	datad => \ADC_Manager1|data_counts\(11),
	combout => \ADC_Manager1|Equal3~7_combout\);

-- Location: LCCOMB_X2_Y12_N18
\ADC_Manager1|Add4~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~50_combout\ = (\ADC_Manager1|data_counts\(25) & (!\ADC_Manager1|Add4~49\)) # (!\ADC_Manager1|data_counts\(25) & ((\ADC_Manager1|Add4~49\) # (GND)))
-- \ADC_Manager1|Add4~51\ = CARRY((!\ADC_Manager1|Add4~49\) # (!\ADC_Manager1|data_counts\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(25),
	datad => VCC,
	cin => \ADC_Manager1|Add4~49\,
	combout => \ADC_Manager1|Add4~50_combout\,
	cout => \ADC_Manager1|Add4~51\);

-- Location: LCFF_X2_Y12_N19
\ADC_Manager1|data_counts[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~50_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(25));

-- Location: LCCOMB_X2_Y12_N22
\ADC_Manager1|Add4~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~54_combout\ = (\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|Add4~53\)) # (!\ADC_Manager1|data_counts\(27) & ((\ADC_Manager1|Add4~53\) # (GND)))
-- \ADC_Manager1|Add4~55\ = CARRY((!\ADC_Manager1|Add4~53\) # (!\ADC_Manager1|data_counts\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(27),
	datad => VCC,
	cin => \ADC_Manager1|Add4~53\,
	combout => \ADC_Manager1|Add4~54_combout\,
	cout => \ADC_Manager1|Add4~55\);

-- Location: LCFF_X2_Y12_N23
\ADC_Manager1|data_counts[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~54_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(27));

-- Location: LCCOMB_X2_Y12_N24
\ADC_Manager1|Add4~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~56_combout\ = (\ADC_Manager1|data_counts\(28) & (\ADC_Manager1|Add4~55\ $ (GND))) # (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|Add4~55\ & VCC))
-- \ADC_Manager1|Add4~57\ = CARRY((\ADC_Manager1|data_counts\(28) & !\ADC_Manager1|Add4~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(28),
	datad => VCC,
	cin => \ADC_Manager1|Add4~55\,
	combout => \ADC_Manager1|Add4~56_combout\,
	cout => \ADC_Manager1|Add4~57\);

-- Location: LCFF_X2_Y12_N25
\ADC_Manager1|data_counts[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~56_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(28));

-- Location: LCCOMB_X2_Y12_N26
\ADC_Manager1|Add4~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~58_combout\ = (\ADC_Manager1|data_counts\(29) & (!\ADC_Manager1|Add4~57\)) # (!\ADC_Manager1|data_counts\(29) & ((\ADC_Manager1|Add4~57\) # (GND)))
-- \ADC_Manager1|Add4~59\ = CARRY((!\ADC_Manager1|Add4~57\) # (!\ADC_Manager1|data_counts\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(29),
	datad => VCC,
	cin => \ADC_Manager1|Add4~57\,
	combout => \ADC_Manager1|Add4~58_combout\,
	cout => \ADC_Manager1|Add4~59\);

-- Location: LCFF_X2_Y12_N27
\ADC_Manager1|data_counts[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~58_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(29));

-- Location: LCCOMB_X2_Y12_N28
\ADC_Manager1|Add4~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~60_combout\ = (\ADC_Manager1|data_counts\(30) & (\ADC_Manager1|Add4~59\ $ (GND))) # (!\ADC_Manager1|data_counts\(30) & (!\ADC_Manager1|Add4~59\ & VCC))
-- \ADC_Manager1|Add4~61\ = CARRY((\ADC_Manager1|data_counts\(30) & !\ADC_Manager1|Add4~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(30),
	datad => VCC,
	cin => \ADC_Manager1|Add4~59\,
	combout => \ADC_Manager1|Add4~60_combout\,
	cout => \ADC_Manager1|Add4~61\);

-- Location: LCFF_X2_Y12_N29
\ADC_Manager1|data_counts[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~60_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(30));

-- Location: LCCOMB_X1_Y12_N2
\ADC_Manager1|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~1_combout\ = (!\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|data_counts\(29) & !\ADC_Manager1|data_counts\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(19),
	datab => \ADC_Manager1|data_counts\(28),
	datac => \ADC_Manager1|data_counts\(29),
	datad => \ADC_Manager1|data_counts\(30),
	combout => \ADC_Manager1|Equal3~1_combout\);

-- Location: LCFF_X2_Y13_N11
\ADC_Manager1|data_counts[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~10_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(5));

-- Location: LCCOMB_X2_Y12_N30
\ADC_Manager1|Add4~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add4~62_combout\ = \ADC_Manager1|Add4~61\ $ (\ADC_Manager1|data_counts\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|data_counts\(31),
	cin => \ADC_Manager1|Add4~61\,
	combout => \ADC_Manager1|Add4~62_combout\);

-- Location: LCFF_X2_Y12_N31
\ADC_Manager1|data_counts[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~62_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(31));

-- Location: LCCOMB_X1_Y13_N16
\ADC_Manager1|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~0_combout\ = (!\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|data_counts\(4) & (!\ADC_Manager1|data_counts\(5) & !\ADC_Manager1|data_counts\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(3),
	datab => \ADC_Manager1|data_counts\(4),
	datac => \ADC_Manager1|data_counts\(5),
	datad => \ADC_Manager1|data_counts\(31),
	combout => \ADC_Manager1|Equal3~0_combout\);

-- Location: LCFF_X2_Y12_N11
\ADC_Manager1|data_counts[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~42_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(21));

-- Location: LCCOMB_X1_Y12_N6
\ADC_Manager1|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~3_combout\ = (!\ADC_Manager1|data_counts\(22) & (!\ADC_Manager1|data_counts\(21) & (!\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|data_counts\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datab => \ADC_Manager1|data_counts\(21),
	datac => \ADC_Manager1|data_counts\(20),
	datad => \ADC_Manager1|data_counts\(18),
	combout => \ADC_Manager1|Equal3~3_combout\);

-- Location: LCCOMB_X1_Y12_N0
\ADC_Manager1|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~4_combout\ = (\ADC_Manager1|Equal3~2_combout\ & (\ADC_Manager1|Equal3~1_combout\ & (\ADC_Manager1|Equal3~0_combout\ & \ADC_Manager1|Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~2_combout\,
	datab => \ADC_Manager1|Equal3~1_combout\,
	datac => \ADC_Manager1|Equal3~0_combout\,
	datad => \ADC_Manager1|Equal3~3_combout\,
	combout => \ADC_Manager1|Equal3~4_combout\);

-- Location: LCFF_X2_Y13_N17
\ADC_Manager1|data_counts[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add4~16_combout\,
	ena => \ADC_Manager1|data_counts[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(8));

-- Location: LCCOMB_X3_Y13_N26
\ADC_Manager1|Equal3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~9_combout\ = (!\ADC_Manager1|data_counts\(7) & (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|data_counts\(9) & !\ADC_Manager1|data_counts\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(7),
	datab => \ADC_Manager1|data_counts\(8),
	datac => \ADC_Manager1|data_counts\(9),
	datad => \ADC_Manager1|data_counts\(0),
	combout => \ADC_Manager1|Equal3~9_combout\);

-- Location: LCCOMB_X3_Y13_N16
\ADC_Manager1|Equal3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal3~10_combout\ = (\ADC_Manager1|Equal3~8_combout\ & (\ADC_Manager1|Equal3~7_combout\ & (\ADC_Manager1|Equal3~4_combout\ & \ADC_Manager1|Equal3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal3~8_combout\,
	datab => \ADC_Manager1|Equal3~7_combout\,
	datac => \ADC_Manager1|Equal3~4_combout\,
	datad => \ADC_Manager1|Equal3~9_combout\,
	combout => \ADC_Manager1|Equal3~10_combout\);

-- Location: LCCOMB_X9_Y6_N30
\ADC_Manager1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector5~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Equal3~10_combout\ & \ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Equal3~10_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector5~0_combout\);

-- Location: LCFF_X9_Y6_N31
\ADC_Manager1|main_state.sending_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.sending_bits~regout\);

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(4),
	combout => \ADC_IN~combout\(4));

-- Location: LCFF_X22_Y5_N15
\adc_ram_shifter_1|temp_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(4));

-- Location: LCCOMB_X22_Y5_N30
\adc_ram_shifter_1|data_a_1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~68_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(4)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ADC_IN~combout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_IN~combout\(4),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \adc_ram_shifter_1|temp_shift\(4),
	combout => \adc_ram_shifter_1|data_a_1~68_combout\);

-- Location: LCFF_X22_Y5_N31
\adc_ram_shifter_1|data_a_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~68_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(4));

-- Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(5),
	combout => \ADC_IN~combout\(5));

-- Location: LCCOMB_X24_Y5_N30
\adc_ram_shifter_1|data_a_1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~69_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(5))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ADC_IN~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(5),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ADC_IN~combout\(5),
	combout => \adc_ram_shifter_1|data_a_1~69_combout\);

-- Location: LCFF_X24_Y5_N31
\adc_ram_shifter_1|data_a_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~69_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(5));

-- Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(6),
	combout => \ADC_IN~combout\(6));

-- Location: LCCOMB_X22_Y4_N4
\adc_ram_shifter_1|temp_shift[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[6]~feeder_combout\ = \ADC_IN~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(6),
	combout => \adc_ram_shifter_1|temp_shift[6]~feeder_combout\);

-- Location: LCFF_X22_Y4_N5
\adc_ram_shifter_1|temp_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[6]~feeder_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(6));

-- Location: LCCOMB_X22_Y4_N2
\adc_ram_shifter_1|data_a_1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~70_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(6))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ADC_IN~combout\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \adc_ram_shifter_1|temp_shift\(6),
	datad => \ADC_IN~combout\(6),
	combout => \adc_ram_shifter_1|data_a_1~70_combout\);

-- Location: LCFF_X22_Y4_N3
\adc_ram_shifter_1|data_a_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~70_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(6));

-- Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(7),
	combout => \ADC_IN~combout\(7));

-- Location: LCCOMB_X22_Y3_N8
\adc_ram_shifter_1|data_a_1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~71_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(7))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ADC_IN~combout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(7),
	datab => \ADC_IN~combout\(7),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~71_combout\);

-- Location: LCFF_X22_Y3_N9
\adc_ram_shifter_1|data_a_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~71_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(7));

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(0),
	combout => \ADC_IN~combout\(0));

-- Location: LCFF_X15_Y8_N1
\adc_ram_shifter_1|temp_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(0));

-- Location: LCCOMB_X15_Y8_N16
\adc_ram_shifter_1|data_a_1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~64_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(0)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ADC_IN~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ADC_IN~combout\(0),
	datad => \adc_ram_shifter_1|temp_shift\(0),
	combout => \adc_ram_shifter_1|data_a_1~64_combout\);

-- Location: LCFF_X15_Y8_N17
\adc_ram_shifter_1|data_a_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~64_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(0));

-- Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(1),
	combout => \ADC_IN~combout\(1));

-- Location: LCFF_X27_Y7_N23
\adc_ram_shifter_1|temp_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(1));

-- Location: LCCOMB_X25_Y7_N18
\adc_ram_shifter_1|data_a_1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~65_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(1)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ADC_IN~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ADC_IN~combout\(1),
	datad => \adc_ram_shifter_1|temp_shift\(1),
	combout => \adc_ram_shifter_1|data_a_1~65_combout\);

-- Location: LCFF_X25_Y7_N19
\adc_ram_shifter_1|data_a_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~65_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(1));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(2),
	combout => \ADC_IN~combout\(2));

-- Location: LCCOMB_X12_Y7_N20
\adc_ram_shifter_1|data_a_1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~66_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(2))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ADC_IN~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(2),
	datab => \ADC_IN~combout\(2),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~66_combout\);

-- Location: LCFF_X12_Y7_N21
\adc_ram_shifter_1|data_a_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~66_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(2));

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(3),
	combout => \ADC_IN~combout\(3));

-- Location: LCFF_X10_Y10_N13
\adc_ram_shifter_1|temp_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(3));

-- Location: LCCOMB_X10_Y10_N22
\adc_ram_shifter_1|data_a_1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~67_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(3)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ADC_IN~combout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ADC_IN~combout\(3),
	datac => \adc_ram_shifter_1|temp_shift\(3),
	combout => \adc_ram_shifter_1|data_a_1~67_combout\);

-- Location: LCFF_X10_Y10_N23
\adc_ram_shifter_1|data_a_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~67_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(3));

-- Location: LCFF_X15_Y8_N29
\adc_ram_shifter_1|temp_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(8));

-- Location: LCCOMB_X15_Y8_N12
\adc_ram_shifter_1|data_a_1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~56_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(8)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(0),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \adc_ram_shifter_1|temp_shift\(8),
	combout => \adc_ram_shifter_1|data_a_1~56_combout\);

-- Location: LCFF_X15_Y8_N13
\adc_ram_shifter_1|data_a_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~56_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(8));

-- Location: LCFF_X10_Y10_N25
\adc_ram_shifter_1|temp_shift[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(11));

-- Location: LCFF_X22_Y5_N23
\adc_ram_shifter_1|temp_shift[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(12));

-- Location: LCCOMB_X19_Y7_N2
\adc_ram_shifter_1|data_b_1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~56_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(120)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(0),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(120),
	combout => \adc_ram_shifter_1|data_b_1~56_combout\);

-- Location: LCFF_X19_Y7_N3
\adc_ram_shifter_1|data_b_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~56_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(8));

-- Location: LCCOMB_X14_Y12_N30
\adc_ram_shifter_1|data_a_1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~115_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(17)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(25),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(17),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~115_combout\);

-- Location: LCFF_X12_Y6_N25
\adc_ram_shifter_1|data_a_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~115_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(33));

-- Location: LCCOMB_X14_Y7_N2
\adc_ram_shifter_1|data_b_1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~60_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(124)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(4),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(124),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~60_combout\);

-- Location: LCFF_X10_Y7_N29
\adc_ram_shifter_1|data_b_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~60_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(12));

-- Location: LCCOMB_X24_Y5_N12
\adc_ram_shifter_1|temp_shift[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[5]~feeder_combout\ = \ADC_IN~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(5),
	combout => \adc_ram_shifter_1|temp_shift[5]~feeder_combout\);

-- Location: LCFF_X24_Y5_N13
\adc_ram_shifter_1|temp_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[5]~feeder_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(5));

-- Location: LCCOMB_X24_Y5_N10
\adc_ram_shifter_1|temp_shift[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[13]~feeder_combout\ = \adc_ram_shifter_1|temp_shift\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|temp_shift\(5),
	combout => \adc_ram_shifter_1|temp_shift[13]~feeder_combout\);

-- Location: LCFF_X24_Y5_N11
\adc_ram_shifter_1|temp_shift[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[13]~feeder_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(13));

-- Location: LCCOMB_X10_Y7_N24
\adc_ram_shifter_1|data_a_1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~79_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(11)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(19),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(11),
	combout => \adc_ram_shifter_1|data_a_1~79_combout\);

-- Location: LCFF_X10_Y7_N25
\adc_ram_shifter_1|data_a_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~79_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(27));

-- Location: LCCOMB_X22_Y3_N12
\adc_ram_shifter_1|temp_shift[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[7]~feeder_combout\ = \ADC_IN~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(7),
	combout => \adc_ram_shifter_1|temp_shift[7]~feeder_combout\);

-- Location: LCFF_X22_Y3_N13
\adc_ram_shifter_1|temp_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[7]~feeder_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(7));

-- Location: LCCOMB_X18_Y7_N4
\adc_ram_shifter_1|temp_shift[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[15]~feeder_combout\ = \adc_ram_shifter_1|temp_shift\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|temp_shift\(7),
	combout => \adc_ram_shifter_1|temp_shift[15]~feeder_combout\);

-- Location: LCFF_X18_Y7_N5
\adc_ram_shifter_1|temp_shift[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[15]~feeder_combout\,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(15));

-- Location: LCCOMB_X18_Y7_N6
\adc_ram_shifter_1|data_a_1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~63_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datac => \adc_ram_shifter_1|temp_shift\(15),
	combout => \adc_ram_shifter_1|data_a_1~63_combout\);

-- Location: LCFF_X18_Y7_N7
\adc_ram_shifter_1|data_a_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~63_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(15));

-- Location: LCCOMB_X10_Y6_N20
\adc_ram_shifter_1|data_a_1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~105_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(28)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(36),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(28),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~105_combout\);

-- Location: LCFF_X10_Y6_N21
\adc_ram_shifter_1|data_a_1[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~105_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(44));

-- Location: LCCOMB_X12_Y9_N10
\adc_ram_shifter_1|data_a_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~18_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(42)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(50),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(42),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~18_combout\);

-- Location: LCFF_X12_Y9_N11
\adc_ram_shifter_1|data_a_1[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~18_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(58));

-- Location: LCCOMB_X13_Y13_N18
\adc_ram_shifter_1|data_a_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~1_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(65),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(57),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~1_combout\);

-- Location: LCFF_X13_Y13_N19
\adc_ram_shifter_1|data_a_1[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~1_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(73));

-- Location: LCCOMB_X12_Y11_N2
\adc_ram_shifter_1|data_a_1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~48_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(64)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(72),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(64),
	combout => \adc_ram_shifter_1|data_a_1~48_combout\);

-- Location: LCFF_X12_Y11_N3
\adc_ram_shifter_1|data_a_1[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~48_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(80));

-- Location: LCCOMB_X15_Y9_N22
\adc_ram_shifter_1|data_a_1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~11_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(51)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(59),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(51),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~11_combout\);

-- Location: LCFF_X15_Y9_N23
\adc_ram_shifter_1|data_a_1[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~11_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(67));

-- Location: LCCOMB_X10_Y13_N12
\adc_ram_shifter_1|data_a_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~12_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(52)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(60),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(52),
	combout => \adc_ram_shifter_1|data_a_1~12_combout\);

-- Location: LCFF_X10_Y13_N13
\adc_ram_shifter_1|data_a_1[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~12_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(68));

-- Location: LCCOMB_X12_Y13_N6
\adc_ram_shifter_1|data_a_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~5_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(61)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(69),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(61),
	combout => \adc_ram_shifter_1|data_a_1~5_combout\);

-- Location: LCFF_X12_Y13_N7
\adc_ram_shifter_1|data_a_1[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~5_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(77));

-- Location: LCCOMB_X10_Y11_N28
\adc_ram_shifter_1|data_a_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~6_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(62)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(70),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(62),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~6_combout\);

-- Location: LCFF_X10_Y11_N29
\adc_ram_shifter_1|data_a_1[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~6_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(78));

-- Location: LCCOMB_X14_Y9_N28
\adc_ram_shifter_1|data_a_1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~15_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(55))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(55),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(63),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~15_combout\);

-- Location: LCFF_X12_Y13_N13
\adc_ram_shifter_1|data_a_1[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~15_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(71));

-- Location: LCCOMB_X9_Y7_N26
\adc_ram_shifter_1|data_a_1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~83_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(21),
	combout => \adc_ram_shifter_1|data_a_1~83_combout\);

-- Location: LCFF_X9_Y7_N27
\adc_ram_shifter_1|data_a_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~83_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(29));

-- Location: LCCOMB_X10_Y5_N18
\adc_ram_shifter_1|data_a_1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~101_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(26)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(34),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(26),
	combout => \adc_ram_shifter_1|data_a_1~101_combout\);

-- Location: LCFF_X10_Y5_N19
\adc_ram_shifter_1|data_a_1[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~101_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(42));

-- Location: LCCOMB_X10_Y5_N6
\adc_ram_shifter_1|data_a_1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~103_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(27)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(35),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data_a_1~103_combout\);

-- Location: LCFF_X10_Y5_N7
\adc_ram_shifter_1|data_a_1[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~103_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(43));

-- Location: LCCOMB_X10_Y7_N26
\adc_ram_shifter_1|data_a_1~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~125_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(22)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(30),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(22),
	combout => \adc_ram_shifter_1|data_a_1~125_combout\);

-- Location: LCFF_X10_Y7_N27
\adc_ram_shifter_1|data_a_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~125_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(38));

-- Location: LCCOMB_X12_Y6_N16
\adc_ram_shifter_1|data_a_1~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~127_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(23))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(23),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(31),
	combout => \adc_ram_shifter_1|data_a_1~127_combout\);

-- Location: LCFF_X12_Y6_N31
\adc_ram_shifter_1|data_a_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~127_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(39));

-- Location: LCCOMB_X15_Y11_N10
\adc_ram_shifter_1|data_a_1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~51_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(67))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(67),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \adc_ram_shifter_1|data_a_1~51_combout\);

-- Location: LCFF_X15_Y11_N11
\adc_ram_shifter_1|data_a_1[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~51_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(83));

-- Location: LCCOMB_X12_Y13_N22
\adc_ram_shifter_1|data_b_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~1_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(65),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(57),
	combout => \adc_ram_shifter_1|data_b_1~1_combout\);

-- Location: LCFF_X12_Y13_N23
\adc_ram_shifter_1|data_b_1[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~1_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(73));

-- Location: LCCOMB_X10_Y12_N6
\adc_ram_shifter_1|data_a_1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~44_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(76)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(84),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(76),
	combout => \adc_ram_shifter_1|data_a_1~44_combout\);

-- Location: LCFF_X10_Y12_N7
\adc_ram_shifter_1|data_a_1[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~44_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(92));

-- Location: LCCOMB_X10_Y12_N10
\adc_ram_shifter_1|data_a_1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~45_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(77)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(85),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(77),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~45_combout\);

-- Location: LCFF_X10_Y12_N11
\adc_ram_shifter_1|data_a_1[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~45_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(93));

-- Location: LCCOMB_X10_Y5_N2
\adc_ram_shifter_1|data_b_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~18_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(42))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(42),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(50),
	combout => \adc_ram_shifter_1|data_b_1~18_combout\);

-- Location: LCFF_X10_Y5_N3
\adc_ram_shifter_1|data_b_1[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~18_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(58));

-- Location: LCCOMB_X10_Y10_N24
\adc_ram_shifter_1|data_b_1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~50_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(66)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(74),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(66),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~50_combout\);

-- Location: LCFF_X10_Y12_N1
\adc_ram_shifter_1|data_b_1[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~50_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(82));

-- Location: LCCOMB_X12_Y2_N0
\adc_ram_shifter_1|data_b_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~20_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(44))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(44),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(52),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~20_combout\);

-- Location: LCFF_X12_Y2_N1
\adc_ram_shifter_1|data_b_1[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~20_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(60));

-- Location: LCCOMB_X10_Y5_N10
\adc_ram_shifter_1|data_b_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~22_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(46))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(46),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(54),
	combout => \adc_ram_shifter_1|data_b_1~22_combout\);

-- Location: LCFF_X10_Y5_N11
\adc_ram_shifter_1|data_b_1[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~22_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(62));

-- Location: LCCOMB_X10_Y9_N30
\adc_ram_shifter_1|data_b_1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~23_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(47))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(47),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(55),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~23_combout\);

-- Location: LCFF_X10_Y9_N31
\adc_ram_shifter_1|data_b_1[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~23_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(63));

-- Location: LCCOMB_X10_Y7_N2
\adc_ram_shifter_1|data_b_1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~61_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(125)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(5),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(125),
	combout => \adc_ram_shifter_1|data_b_1~61_combout\);

-- Location: LCFF_X10_Y7_N3
\adc_ram_shifter_1|data_b_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~61_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(13));

-- Location: LCCOMB_X15_Y2_N10
\adc_ram_shifter_1|data_b_1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~105_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(28)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(36),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(28),
	combout => \adc_ram_shifter_1|data_b_1~105_combout\);

-- Location: LCFF_X15_Y2_N11
\adc_ram_shifter_1|data_b_1[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~105_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(44));

-- Location: LCCOMB_X12_Y2_N10
\adc_ram_shifter_1|data_b_1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~107_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(29))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(29),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~107_combout\);

-- Location: LCFF_X12_Y2_N11
\adc_ram_shifter_1|data_b_1[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~107_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(45));

-- Location: LCCOMB_X10_Y1_N30
\adc_ram_shifter_1|data_b_1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~83_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(13),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(21),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~83_combout\);

-- Location: LCFF_X10_Y1_N31
\adc_ram_shifter_1|data_b_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~83_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(29));

-- Location: LCCOMB_X10_Y10_N20
\adc_ram_shifter_1|data_b_1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~72_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(80)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(88),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(80),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~72_combout\);

-- Location: LCFF_X15_Y8_N19
\adc_ram_shifter_1|data_b_1[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~72_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(96));

-- Location: LCCOMB_X19_Y5_N2
\adc_ram_shifter_1|data_a_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~30_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(107))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(107),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(115),
	combout => \adc_ram_shifter_1|data_a_1~30_combout\);

-- Location: LCFF_X19_Y5_N3
\adc_ram_shifter_1|data_a_1[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~30_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(123));

-- Location: LCCOMB_X19_Y8_N20
\adc_ram_shifter_1|data_a_1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~112_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(88)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(96),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(88),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~112_combout\);

-- Location: LCFF_X19_Y8_N21
\adc_ram_shifter_1|data_a_1[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~112_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(104));

-- Location: LCCOMB_X19_Y9_N26
\adc_ram_shifter_1|data_a_1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~114_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(89))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(89),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(97),
	combout => \adc_ram_shifter_1|data_a_1~114_combout\);

-- Location: LCFF_X19_Y9_N27
\adc_ram_shifter_1|data_a_1[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~114_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(105));

-- Location: LCCOMB_X10_Y8_N12
\adc_ram_shifter_1|data_b_1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~76_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(82)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(90),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(82),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~76_combout\);

-- Location: LCFF_X10_Y8_N13
\adc_ram_shifter_1|data_b_1[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~76_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(98));

-- Location: LCCOMB_X10_Y8_N6
\adc_ram_shifter_1|data_b_1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~78_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(83)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(91),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(83),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~78_combout\);

-- Location: LCFF_X10_Y8_N7
\adc_ram_shifter_1|data_b_1[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~78_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(99));

-- Location: LCCOMB_X9_Y7_N0
\adc_ram_shifter_1|data_b_1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~63_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(127)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(7),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(127),
	combout => \adc_ram_shifter_1|data_b_1~63_combout\);

-- Location: LCFF_X10_Y7_N31
\adc_ram_shifter_1|data_b_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~63_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(15));

-- Location: LCCOMB_X9_Y7_N2
\adc_ram_shifter_1|data_b_1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~53_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(69))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(69),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(77),
	combout => \adc_ram_shifter_1|data_b_1~53_combout\);

-- Location: LCFF_X9_Y7_N3
\adc_ram_shifter_1|data_b_1[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~53_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(85));

-- Location: LCCOMB_X19_Y8_N14
\adc_ram_shifter_1|data_a_2~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~88_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(24))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(24),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(32),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~88_combout\);

-- Location: LCFF_X19_Y8_N15
\adc_ram_shifter_1|data_a_2[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~88_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(40));

-- Location: LCCOMB_X12_Y4_N8
\adc_ram_shifter_1|data_a_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~28_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(106))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(106),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(114),
	combout => \adc_ram_shifter_1|data_a_1~28_combout\);

-- Location: LCFF_X12_Y4_N9
\adc_ram_shifter_1|data_a_1[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~28_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(122));

-- Location: LCCOMB_X12_Y5_N20
\adc_ram_shifter_1|data_b_1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~97_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(24))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(24),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(32),
	combout => \adc_ram_shifter_1|data_b_1~97_combout\);

-- Location: LCFF_X12_Y5_N21
\adc_ram_shifter_1|data_b_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~97_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(40));

-- Location: LCCOMB_X12_Y1_N12
\adc_ram_shifter_1|data_b_1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~99_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(25)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(33),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(25),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~99_combout\);

-- Location: LCFF_X12_Y1_N13
\adc_ram_shifter_1|data_b_1[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~99_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(41));

-- Location: LCCOMB_X12_Y1_N2
\adc_ram_shifter_1|data_b_1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~101_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(26))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(26),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(34),
	combout => \adc_ram_shifter_1|data_b_1~101_combout\);

-- Location: LCFF_X12_Y1_N3
\adc_ram_shifter_1|data_b_1[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~101_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(42));

-- Location: LCCOMB_X15_Y5_N26
\adc_ram_shifter_1|data_b_1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~103_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(27))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(27),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(35),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~103_combout\);

-- Location: LCFF_X15_Y5_N27
\adc_ram_shifter_1|data_b_1[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~103_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(43));

-- Location: LCCOMB_X12_Y10_N10
\adc_ram_shifter_1|data_b_1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~55_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(71))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(71),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(79),
	combout => \adc_ram_shifter_1|data_b_1~55_combout\);

-- Location: LCFF_X10_Y7_N15
\adc_ram_shifter_1|data_b_1[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~55_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(87));

-- Location: LCCOMB_X10_Y10_N16
\adc_ram_shifter_1|data_a_2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~19_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~19_combout\);

-- Location: LCFF_X10_Y10_N17
\adc_ram_shifter_1|data_a_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~19_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(3));

-- Location: LCCOMB_X12_Y11_N12
\adc_ram_shifter_1|data_a_2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~32_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(8)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(16),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(8),
	combout => \adc_ram_shifter_1|data_a_2~32_combout\);

-- Location: LCFF_X12_Y11_N13
\adc_ram_shifter_1|data_a_2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~32_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(24));

-- Location: LCCOMB_X10_Y8_N28
\adc_ram_shifter_1|data_a_1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~104_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(100)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(108),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data_a_1~104_combout\);

-- Location: LCFF_X10_Y8_N29
\adc_ram_shifter_1|data_a_1[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~104_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(116));

-- Location: LCCOMB_X19_Y8_N26
\adc_ram_shifter_1|data_a_2~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~89_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(25)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(33),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(25),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~89_combout\);

-- Location: LCFF_X19_Y8_N27
\adc_ram_shifter_1|data_a_2[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~89_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(41));

-- Location: LCCOMB_X13_Y5_N14
\adc_ram_shifter_1|data_b_1~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~125_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(22)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(30),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(22),
	combout => \adc_ram_shifter_1|data_b_1~125_combout\);

-- Location: LCCOMB_X12_Y3_N20
\adc_ram_shifter_1|data_b_1[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[38]~feeder_combout\ = \adc_ram_shifter_1|data_b_1~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|data_b_1~125_combout\,
	combout => \adc_ram_shifter_1|data_b_1[38]~feeder_combout\);

-- Location: LCFF_X12_Y3_N21
\adc_ram_shifter_1|data_b_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[38]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(38));

-- Location: LCCOMB_X10_Y4_N2
\adc_ram_shifter_1|data_a_1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~108_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(102))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(102),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(110),
	combout => \adc_ram_shifter_1|data_a_1~108_combout\);

-- Location: LCFF_X10_Y4_N3
\adc_ram_shifter_1|data_a_1[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~108_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(118));

-- Location: LCCOMB_X10_Y13_N30
\adc_ram_shifter_1|data_a_2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~6_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(6))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(6),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(14),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~6_combout\);

-- Location: LCFF_X10_Y13_N31
\adc_ram_shifter_1|data_a_2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~6_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(22));

-- Location: LCCOMB_X10_Y11_N26
\adc_ram_shifter_1|data_a_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~7_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(7)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(15),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(7),
	combout => \adc_ram_shifter_1|data_a_2~7_combout\);

-- Location: LCFF_X10_Y11_N27
\adc_ram_shifter_1|data_a_2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~7_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(23));

-- Location: M4K_X11_Y8
\ram1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y8_N16
\adc_ram_shifter_1|data_b_1~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~124_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(94))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(94),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(102),
	combout => \adc_ram_shifter_1|data_b_1~124_combout\);

-- Location: LCFF_X10_Y8_N17
\adc_ram_shifter_1|data_b_1[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~124_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(110));

-- Location: LCCOMB_X18_Y8_N14
\adc_ram_shifter_1|data_a_2~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~82_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(34))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(34),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(42),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~82_combout\);

-- Location: LCFF_X18_Y8_N15
\adc_ram_shifter_1|data_a_2[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~82_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(50));

-- Location: LCCOMB_X18_Y8_N22
\adc_ram_shifter_1|data_a_2~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~92_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(28)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(36),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(28),
	combout => \adc_ram_shifter_1|data_a_2~92_combout\);

-- Location: LCFF_X18_Y8_N23
\adc_ram_shifter_1|data_a_2[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~92_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(44));

-- Location: LCCOMB_X19_Y9_N24
\adc_ram_shifter_1|data_a_2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~26_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(18))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(18),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(26),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~26_combout\);

-- Location: LCFF_X19_Y9_N25
\adc_ram_shifter_1|data_a_2[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~26_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(34));

-- Location: LCCOMB_X15_Y11_N6
\adc_ram_shifter_1|data_a_2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~27_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(19))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(27),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~27_combout\);

-- Location: LCFF_X15_Y11_N7
\adc_ram_shifter_1|data_a_2[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~27_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(35));

-- Location: LCCOMB_X15_Y8_N4
\adc_ram_shifter_1|data_b_1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~112_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(88))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(88),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(96),
	combout => \adc_ram_shifter_1|data_b_1~112_combout\);

-- Location: LCFF_X15_Y8_N5
\adc_ram_shifter_1|data_b_1[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~112_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(104));

-- Location: LCCOMB_X12_Y6_N0
\adc_ram_shifter_1|data_b_1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~114_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(89)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(97),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(89),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~114_combout\);

-- Location: LCFF_X12_Y6_N1
\adc_ram_shifter_1|data_b_1[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~114_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(105));

-- Location: LCCOMB_X12_Y6_N22
\adc_ram_shifter_1|data_b_1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~116_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(90))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(90),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(98),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~116_combout\);

-- Location: LCFF_X12_Y6_N23
\adc_ram_shifter_1|data_b_1[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~116_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(106));

-- Location: LCCOMB_X10_Y6_N16
\adc_ram_shifter_1|data_b_1~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~120_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(92)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(100),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(92),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~120_combout\);

-- Location: LCFF_X10_Y6_N17
\adc_ram_shifter_1|data_b_1[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~120_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(108));

-- Location: LCCOMB_X10_Y6_N14
\adc_ram_shifter_1|data_b_1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~104_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(100))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(100),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \adc_ram_shifter_1|data_b_1~104_combout\);

-- Location: LCFF_X10_Y6_N15
\adc_ram_shifter_1|data_b_1[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~104_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(116));

-- Location: LCCOMB_X24_Y8_N2
\adc_ram_shifter_1|data_a_2~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~85_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(37)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(45),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(37),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~85_combout\);

-- Location: LCFF_X24_Y8_N3
\adc_ram_shifter_1|data_a_2[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~85_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(53));

-- Location: LCCOMB_X9_Y7_N24
\adc_ram_shifter_1|data_b_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~34_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(109))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(109),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(117),
	combout => \adc_ram_shifter_1|data_b_1~34_combout\);

-- Location: LCFF_X9_Y7_N25
\adc_ram_shifter_1|data_b_1[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~34_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(125));

-- Location: LCCOMB_X10_Y8_N0
\adc_ram_shifter_1|data_b_1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~108_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(102)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(110),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(102),
	combout => \adc_ram_shifter_1|data_b_1~108_combout\);

-- Location: LCFF_X10_Y8_N1
\adc_ram_shifter_1|data_b_1[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~108_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(118));

-- Location: M4K_X11_Y6
\ram1|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y5_N14
\adc_ram_shifter_1|data_b_1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~100_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(98))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(98),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(106),
	combout => \adc_ram_shifter_1|data_b_1~100_combout\);

-- Location: LCFF_X12_Y5_N15
\adc_ram_shifter_1|data_b_1[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~100_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(114));

-- Location: LCCOMB_X10_Y9_N14
\adc_ram_shifter_1|data_b_1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~102_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(99))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(99),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(107),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~102_combout\);

-- Location: LCFF_X10_Y9_N15
\adc_ram_shifter_1|data_b_1[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~102_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(115));

-- Location: LCCOMB_X12_Y2_N28
\adc_ram_shifter_1|data_a_2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~56_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(88)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(88),
	combout => \adc_ram_shifter_1|data_a_2~56_combout\);

-- Location: LCFF_X12_Y2_N29
\adc_ram_shifter_1|data_a_2[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~56_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(104));

-- Location: LCCOMB_X9_Y2_N28
\adc_ram_shifter_1|data_a_2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~58_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(90)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(98),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(90),
	combout => \adc_ram_shifter_1|data_a_2~58_combout\);

-- Location: LCFF_X9_Y2_N29
\adc_ram_shifter_1|data_a_2[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~58_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(106));

-- Location: LCCOMB_X8_Y8_N28
\adc_ram_shifter_1|data_a_2~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~87_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(39)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(47),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(39),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~87_combout\);

-- Location: LCFF_X8_Y8_N29
\adc_ram_shifter_1|data_a_2[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~87_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(55));

-- Location: LCCOMB_X10_Y6_N30
\adc_ram_shifter_1|data_b_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~38_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(111))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(111),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(119),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~38_combout\);

-- Location: LCFF_X10_Y6_N31
\adc_ram_shifter_1|data_b_1[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~38_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(127));

-- Location: LCCOMB_X12_Y12_N22
\adc_ram_shifter_1|data_b_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~24_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(104)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(112),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(104),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~24_combout\);

-- Location: LCFF_X12_Y12_N23
\adc_ram_shifter_1|data_b_1[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~24_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(120));

-- Location: LCCOMB_X13_Y12_N8
\adc_ram_shifter_1|data_b_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~26_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(105))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(105),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(113),
	combout => \adc_ram_shifter_1|data_b_1~26_combout\);

-- Location: LCFF_X13_Y12_N9
\adc_ram_shifter_1|data_b_1[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~26_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(121));

-- Location: LCCOMB_X12_Y9_N6
\adc_ram_shifter_1|data_b_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~28_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(106))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(106),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(114),
	combout => \adc_ram_shifter_1|data_b_1~28_combout\);

-- Location: LCFF_X12_Y9_N7
\adc_ram_shifter_1|data_b_1[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~28_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(122));

-- Location: LCCOMB_X12_Y3_N0
\adc_ram_shifter_1|data_a_2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~40_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(104)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(112),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data_a_2~40_combout\);

-- Location: LCFF_X12_Y3_N1
\adc_ram_shifter_1|data_a_2[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~40_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(120));

-- Location: LCCOMB_X10_Y4_N22
\adc_ram_shifter_1|data_a_2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~41_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(105))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(105),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(113),
	combout => \adc_ram_shifter_1|data_a_2~41_combout\);

-- Location: LCFF_X10_Y4_N23
\adc_ram_shifter_1|data_a_2[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~41_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(121));

-- Location: LCCOMB_X12_Y3_N12
\adc_ram_shifter_1|data_a_2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~42_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(106))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(106),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(114),
	combout => \adc_ram_shifter_1|data_a_2~42_combout\);

-- Location: LCFF_X12_Y3_N13
\adc_ram_shifter_1|data_a_2[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~42_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(122));

-- Location: LCCOMB_X10_Y12_N18
\adc_ram_shifter_1|data_b_2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~33_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(9)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(17),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data_b_2~33_combout\);

-- Location: LCFF_X10_Y12_N19
\adc_ram_shifter_1|data_b_2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~33_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(25));

-- Location: LCCOMB_X22_Y8_N4
\adc_ram_shifter_1|data_b_2~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~90_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(26)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(34),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(26),
	combout => \adc_ram_shifter_1|data_b_2~90_combout\);

-- Location: LCFF_X22_Y8_N5
\adc_ram_shifter_1|data_b_2[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~90_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(42));

-- Location: LCCOMB_X12_Y4_N16
\adc_ram_shifter_1|data_b_2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~28_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(20)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(28),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(20),
	combout => \adc_ram_shifter_1|data_b_2~28_combout\);

-- Location: LCFF_X12_Y4_N17
\adc_ram_shifter_1|data_b_2[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~28_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(36));

-- Location: M4K_X11_Y11
\ram1|altsyncram_component|auto_generated|ram_block1a64\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X8_Y8_N10
\adc_ram_shifter_1|data_b_2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~29_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(21)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(29),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(21),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~29_combout\);

-- Location: LCFF_X8_Y8_N11
\adc_ram_shifter_1|data_b_2[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~29_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(37));

-- Location: LCCOMB_X14_Y12_N10
\adc_ram_shifter_1|data_b_2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~30_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(22)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(30),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(22),
	combout => \adc_ram_shifter_1|data_b_2~30_combout\);

-- Location: LCFF_X10_Y12_N31
\adc_ram_shifter_1|data_b_2[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~30_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(38));

-- Location: LCCOMB_X10_Y12_N20
\adc_ram_shifter_1|data_b_2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~31_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(23))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(23),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(31),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~31_combout\);

-- Location: LCFF_X10_Y12_N21
\adc_ram_shifter_1|data_b_2[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~31_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(39));

-- Location: LCCOMB_X22_Y8_N18
\adc_ram_shifter_1|data_b_2~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~91_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(27)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(35),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(27),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~91_combout\);

-- Location: LCFF_X22_Y8_N19
\adc_ram_shifter_1|data_b_2[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~91_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(43));

-- Location: LCCOMB_X12_Y4_N26
\adc_ram_shifter_1|data_b_2~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~92_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(28))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(28),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(36),
	combout => \adc_ram_shifter_1|data_b_2~92_combout\);

-- Location: LCFF_X12_Y4_N27
\adc_ram_shifter_1|data_b_2[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~92_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(44));

-- Location: LCCOMB_X8_Y8_N0
\adc_ram_shifter_1|data_b_2~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~93_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(29))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(29),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(37),
	combout => \adc_ram_shifter_1|data_b_2~93_combout\);

-- Location: LCFF_X8_Y8_N1
\adc_ram_shifter_1|data_b_2[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~93_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(45));

-- Location: LCCOMB_X24_Y8_N20
\adc_ram_shifter_1|data_b_2~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~94_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(30)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(38),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(30),
	combout => \adc_ram_shifter_1|data_b_2~94_combout\);

-- Location: LCFF_X24_Y8_N21
\adc_ram_shifter_1|data_b_2[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~94_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(46));

-- Location: LCCOMB_X22_Y8_N16
\adc_ram_shifter_1|data_b_2~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~95_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(31)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(39),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(31),
	combout => \adc_ram_shifter_1|data_b_2~95_combout\);

-- Location: LCFF_X22_Y8_N17
\adc_ram_shifter_1|data_b_2[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~95_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(47));

-- Location: LCCOMB_X22_Y8_N14
\adc_ram_shifter_1|data_a_2~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~121_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(65),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~121_combout\);

-- Location: LCFF_X22_Y8_N15
\adc_ram_shifter_1|data_a_2[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~121_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(73));

-- Location: LCCOMB_X12_Y4_N4
\adc_ram_shifter_1|data_a_2~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~77_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(77))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(77),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(85),
	combout => \adc_ram_shifter_1|data_a_2~77_combout\);

-- Location: LCFF_X12_Y4_N5
\adc_ram_shifter_1|data_a_2[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~77_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(93));

-- Location: LCCOMB_X22_Y4_N20
\adc_ram_shifter_1|data_b_2~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~96_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(48))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(48),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(56),
	combout => \adc_ram_shifter_1|data_b_2~96_combout\);

-- Location: LCFF_X22_Y4_N21
\adc_ram_shifter_1|data_b_2[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~96_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(64));

-- Location: LCCOMB_X24_Y4_N28
\adc_ram_shifter_1|data_b_2~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~98_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(50)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(58),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(50),
	combout => \adc_ram_shifter_1|data_b_2~98_combout\);

-- Location: LCFF_X24_Y4_N29
\adc_ram_shifter_1|data_b_2[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~98_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(66));

-- Location: LCCOMB_X19_Y5_N16
\adc_ram_shifter_1|data_a_2~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~112_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(64))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(64),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(72),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~112_combout\);

-- Location: LCFF_X19_Y5_N17
\adc_ram_shifter_1|data_a_2[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~112_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(80));

-- Location: LCCOMB_X24_Y4_N24
\adc_ram_shifter_1|data_a_2~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~115_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(67)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(75),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(67),
	combout => \adc_ram_shifter_1|data_a_2~115_combout\);

-- Location: LCFF_X24_Y4_N25
\adc_ram_shifter_1|data_a_2[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~115_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(83));

-- Location: LCCOMB_X22_Y5_N20
\adc_ram_shifter_1|data_a_2~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~118_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(70))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(78),
	combout => \adc_ram_shifter_1|data_a_2~118_combout\);

-- Location: LCFF_X22_Y5_N21
\adc_ram_shifter_1|data_a_2[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~118_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(86));

-- Location: LCCOMB_X22_Y5_N18
\adc_ram_shifter_1|data_a_2~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~119_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(71))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(71),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(79),
	combout => \adc_ram_shifter_1|data_a_2~119_combout\);

-- Location: LCFF_X22_Y5_N19
\adc_ram_shifter_1|data_a_2[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~119_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(87));

-- Location: LCCOMB_X22_Y4_N10
\adc_ram_shifter_1|data_b_2~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~112_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(64)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(72),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(64),
	combout => \adc_ram_shifter_1|data_b_2~112_combout\);

-- Location: LCFF_X22_Y4_N11
\adc_ram_shifter_1|data_b_2[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~112_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(80));

-- Location: LCCOMB_X24_Y4_N6
\adc_ram_shifter_1|data_b_2~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~114_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(66)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(74),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(66),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~114_combout\);

-- Location: LCFF_X24_Y4_N7
\adc_ram_shifter_1|data_b_2[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~114_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(82));

-- Location: LCCOMB_X24_Y4_N12
\adc_ram_shifter_1|data_b_2~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~116_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(68)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(76),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(68),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~116_combout\);

-- Location: LCFF_X24_Y4_N13
\adc_ram_shifter_1|data_b_2[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~116_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(84));

-- Location: LCCOMB_X22_Y5_N8
\adc_ram_shifter_1|data_a_2~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~127_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(71),
	combout => \adc_ram_shifter_1|data_a_2~127_combout\);

-- Location: LCFF_X22_Y5_N9
\adc_ram_shifter_1|data_a_2[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~127_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(79));

-- Location: LCCOMB_X24_Y5_N20
\adc_ram_shifter_1|data_b_2~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~125_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(61))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(61),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(69),
	combout => \adc_ram_shifter_1|data_b_2~125_combout\);

-- Location: LCFF_X24_Y5_N21
\adc_ram_shifter_1|data_b_2[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~125_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(77));

-- Location: LCCOMB_X24_Y5_N22
\adc_ram_shifter_1|data_b_2~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~126_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(62))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(62),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(70),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~126_combout\);

-- Location: LCFF_X24_Y5_N23
\adc_ram_shifter_1|data_b_2[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~126_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(78));

-- Location: LCCOMB_X22_Y3_N0
\adc_ram_shifter_1|data_b_2~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~127_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(63))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(63),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(71),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~127_combout\);

-- Location: LCFF_X22_Y3_N1
\adc_ram_shifter_1|data_b_2[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~127_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(79));

-- Location: M4K_X23_Y3
\ram2|altsyncram_component|auto_generated|ram_block1a76\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 76,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 76,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y4_N26
\adc_ram_shifter_1|data_b_2~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~117_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(69)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(77),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(69),
	combout => \adc_ram_shifter_1|data_b_2~117_combout\);

-- Location: LCFF_X24_Y4_N27
\adc_ram_shifter_1|data_b_2[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~117_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(85));

-- Location: LCCOMB_X24_Y5_N18
\adc_ram_shifter_1|data_b_2~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~118_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(70)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(78),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(70),
	combout => \adc_ram_shifter_1|data_b_2~118_combout\);

-- Location: LCFF_X24_Y5_N19
\adc_ram_shifter_1|data_b_2[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~118_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(86));

-- Location: LCCOMB_X22_Y3_N28
\adc_ram_shifter_1|data_b_2~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~119_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(71))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(71),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(79),
	combout => \adc_ram_shifter_1|data_b_2~119_combout\);

-- Location: LCFF_X22_Y3_N29
\adc_ram_shifter_1|data_b_2[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~119_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(87));

-- Location: LCCOMB_X24_Y4_N16
\adc_ram_shifter_1|data_b_2~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~115_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(67)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(75),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(67),
	combout => \adc_ram_shifter_1|data_b_2~115_combout\);

-- Location: LCFF_X24_Y4_N17
\adc_ram_shifter_1|data_b_2[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~115_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(83));

-- Location: LCCOMB_X24_Y8_N24
\adc_ram_shifter_1|data_b_2~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~113_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(65))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(65),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data_b_2~113_combout\);

-- Location: LCFF_X24_Y8_N25
\adc_ram_shifter_1|data_b_2[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~113_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(81));

-- Location: LCCOMB_X24_Y4_N22
\adc_ram_shifter_1|data_b_2~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~123_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(59),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(67),
	combout => \adc_ram_shifter_1|data_b_2~123_combout\);

-- Location: LCFF_X24_Y4_N23
\adc_ram_shifter_1|data_b_2[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~123_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(75));

-- Location: LCCOMB_X22_Y5_N2
\adc_ram_shifter_1|data_b_2~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~103_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(55))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(55),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(63),
	combout => \adc_ram_shifter_1|data_b_2~103_combout\);

-- Location: LCFF_X22_Y5_N3
\adc_ram_shifter_1|data_b_2[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~103_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(71));

-- Location: LCCOMB_X22_Y5_N12
\adc_ram_shifter_1|data_a_2~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~126_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(62))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(62),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~126_combout\);

-- Location: LCCOMB_X22_Y3_N22
\adc_ram_shifter_1|data_a_2[78]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2[78]~feeder_combout\ = \adc_ram_shifter_1|data_a_2~126_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|data_a_2~126_combout\,
	combout => \adc_ram_shifter_1|data_a_2[78]~feeder_combout\);

-- Location: LCFF_X22_Y3_N23
\adc_ram_shifter_1|data_a_2[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2[78]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(78));

-- Location: LCCOMB_X22_Y3_N10
\adc_ram_shifter_1|data_a_2~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~117_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(69)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(77),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(69),
	combout => \adc_ram_shifter_1|data_a_2~117_combout\);

-- Location: LCFF_X22_Y3_N11
\adc_ram_shifter_1|data_a_2[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~117_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(85));

-- Location: LCCOMB_X22_Y5_N28
\adc_ram_shifter_1|data_b_2~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~102_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(54)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(62),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(54),
	combout => \adc_ram_shifter_1|data_b_2~102_combout\);

-- Location: LCFF_X22_Y5_N29
\adc_ram_shifter_1|data_b_2[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~102_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(70));

-- Location: LCCOMB_X22_Y3_N18
\adc_ram_shifter_1|data_a_2~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~125_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(61)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(69),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(61),
	combout => \adc_ram_shifter_1|data_a_2~125_combout\);

-- Location: LCFF_X22_Y3_N19
\adc_ram_shifter_1|data_a_2[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~125_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(77));

-- Location: LCCOMB_X22_Y3_N24
\adc_ram_shifter_1|data_a_2~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~116_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(68)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(76),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(68),
	combout => \adc_ram_shifter_1|data_a_2~116_combout\);

-- Location: LCFF_X22_Y3_N25
\adc_ram_shifter_1|data_a_2[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~116_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(84));

-- Location: LCCOMB_X24_Y8_N4
\adc_ram_shifter_1|data_b_2~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~101_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(53))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(53),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(61),
	combout => \adc_ram_shifter_1|data_b_2~101_combout\);

-- Location: LCFF_X24_Y8_N5
\adc_ram_shifter_1|data_b_2[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~101_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(69));

-- Location: LCCOMB_X24_Y4_N8
\adc_ram_shifter_1|data_a_2~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~114_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(66)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(74),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~114_combout\);

-- Location: LCFF_X24_Y4_N9
\adc_ram_shifter_1|data_a_2[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~114_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(82));

-- Location: LCCOMB_X12_Y4_N10
\adc_ram_shifter_1|data_a_2~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~71_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(87)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(87),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~71_combout\);

-- Location: LCFF_X12_Y4_N11
\adc_ram_shifter_1|data_a_2[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~71_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(103));

-- Location: LCCOMB_X22_Y4_N6
\adc_ram_shifter_1|data_b_2~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~73_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(73)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(81),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(73),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~73_combout\);

-- Location: LCFF_X22_Y4_N7
\adc_ram_shifter_1|data_b_2[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~73_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(89));

-- Location: LCCOMB_X22_Y4_N28
\adc_ram_shifter_1|data_b_2~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~74_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(74))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(74),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(82),
	combout => \adc_ram_shifter_1|data_b_2~74_combout\);

-- Location: LCFF_X22_Y4_N29
\adc_ram_shifter_1|data_b_2[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~74_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(90));

-- Location: LCCOMB_X25_Y4_N10
\adc_ram_shifter_1|data_b_2~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~75_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(83),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(75),
	combout => \adc_ram_shifter_1|data_b_2~75_combout\);

-- Location: LCFF_X25_Y4_N11
\adc_ram_shifter_1|data_b_2[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~75_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(91));

-- Location: LCCOMB_X24_Y4_N10
\adc_ram_shifter_1|data_b_2~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~76_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(76)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(84),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(76),
	combout => \adc_ram_shifter_1|data_b_2~76_combout\);

-- Location: LCFF_X24_Y4_N11
\adc_ram_shifter_1|data_b_2[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~76_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(92));

-- Location: LCCOMB_X22_Y4_N18
\adc_ram_shifter_1|data_b_2~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~77_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(77)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(85),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(77),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~77_combout\);

-- Location: LCFF_X22_Y4_N19
\adc_ram_shifter_1|data_b_2[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~77_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(93));

-- Location: LCCOMB_X22_Y4_N24
\adc_ram_shifter_1|data_b_2~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~78_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(78)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(86),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(78),
	combout => \adc_ram_shifter_1|data_b_2~78_combout\);

-- Location: LCFF_X22_Y4_N25
\adc_ram_shifter_1|data_b_2[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~78_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(94));

-- Location: LCCOMB_X22_Y3_N4
\adc_ram_shifter_1|data_b_2~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~79_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(79))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(79),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(87),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~79_combout\);

-- Location: LCFF_X22_Y3_N5
\adc_ram_shifter_1|data_b_2[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~79_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(95));

-- Location: M4K_X11_Y4
\ram2|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y2_N12
\adc_ram_shifter_1|data_b_2~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~71_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(87)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(95),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(87),
	combout => \adc_ram_shifter_1|data_b_2~71_combout\);

-- Location: LCFF_X14_Y2_N13
\adc_ram_shifter_1|data_b_2[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~71_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(103));

-- Location: LCCOMB_X10_Y4_N14
\adc_ram_shifter_1|data_b_2~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~70_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(86)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(94),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(86),
	combout => \adc_ram_shifter_1|data_b_2~70_combout\);

-- Location: LCFF_X10_Y4_N15
\adc_ram_shifter_1|data_b_2[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~70_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(102));

-- Location: LCCOMB_X10_Y4_N30
\adc_ram_shifter_1|data_a_2~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~70_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(86)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(94),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(86),
	combout => \adc_ram_shifter_1|data_a_2~70_combout\);

-- Location: LCFF_X10_Y4_N31
\adc_ram_shifter_1|data_a_2[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~70_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(102));

-- Location: LCCOMB_X24_Y4_N0
\adc_ram_shifter_1|data_b_2~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~100_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(52)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(60),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(52),
	combout => \adc_ram_shifter_1|data_b_2~100_combout\);

-- Location: LCFF_X24_Y4_N1
\adc_ram_shifter_1|data_b_2[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~100_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(68));

-- Location: LCCOMB_X22_Y4_N14
\adc_ram_shifter_1|data_a_2~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~113_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(65)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(73),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(65),
	combout => \adc_ram_shifter_1|data_a_2~113_combout\);

-- Location: LCFF_X22_Y4_N15
\adc_ram_shifter_1|data_a_2[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~113_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(81));

-- Location: LCCOMB_X24_Y4_N2
\adc_ram_shifter_1|data_b_2~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~124_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(60))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(60),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(68),
	combout => \adc_ram_shifter_1|data_b_2~124_combout\);

-- Location: LCFF_X24_Y4_N3
\adc_ram_shifter_1|data_b_2[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~124_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(76));

-- Location: LCCOMB_X12_Y4_N22
\adc_ram_shifter_1|data_a_2~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~79_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(79))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(79),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(87),
	combout => \adc_ram_shifter_1|data_a_2~79_combout\);

-- Location: LCFF_X12_Y4_N23
\adc_ram_shifter_1|data_a_2[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~79_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(95));

-- Location: LCCOMB_X24_Y8_N12
\adc_ram_shifter_1|data_b_2~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~99_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(51))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(51),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(59),
	combout => \adc_ram_shifter_1|data_b_2~99_combout\);

-- Location: LCFF_X24_Y8_N13
\adc_ram_shifter_1|data_b_2[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~99_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(67));

-- Location: LCCOMB_X24_Y8_N10
\adc_ram_shifter_1|data_b_2~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~97_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(49))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(49),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(57),
	combout => \adc_ram_shifter_1|data_b_2~97_combout\);

-- Location: LCFF_X24_Y8_N11
\adc_ram_shifter_1|data_b_2[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~97_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(65));

-- Location: LCCOMB_X20_Y5_N28
\adc_ram_shifter_1|data_a_2~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~124_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(60)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(68),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(60),
	combout => \adc_ram_shifter_1|data_a_2~124_combout\);

-- Location: LCFF_X20_Y5_N29
\adc_ram_shifter_1|data_a_2[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~124_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(76));

-- Location: LCCOMB_X10_Y4_N16
\adc_ram_shifter_1|data_a_2~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~78_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(78))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(78),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(86),
	combout => \adc_ram_shifter_1|data_a_2~78_combout\);

-- Location: LCFF_X10_Y4_N17
\adc_ram_shifter_1|data_a_2[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~78_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(94));

-- Location: LCCOMB_X24_Y8_N6
\adc_ram_shifter_1|data_b_2~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~105_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(41),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(49),
	combout => \adc_ram_shifter_1|data_b_2~105_combout\);

-- Location: LCFF_X24_Y8_N7
\adc_ram_shifter_1|data_b_2[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~105_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(57));

-- Location: LCCOMB_X24_Y4_N14
\adc_ram_shifter_1|data_a_2~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~123_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(67),
	combout => \adc_ram_shifter_1|data_a_2~123_combout\);

-- Location: LCFF_X24_Y4_N15
\adc_ram_shifter_1|data_a_2[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~123_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(75));

-- Location: LCCOMB_X24_Y4_N20
\adc_ram_shifter_1|data_b_2~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~122_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(58))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(58),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(66),
	combout => \adc_ram_shifter_1|data_b_2~122_combout\);

-- Location: LCFF_X24_Y4_N21
\adc_ram_shifter_1|data_b_2[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~122_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(74));

-- Location: LCCOMB_X22_Y8_N28
\adc_ram_shifter_1|data_a_2~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~103_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(55)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(55),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~103_combout\);

-- Location: LCFF_X22_Y8_N29
\adc_ram_shifter_1|data_a_2[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~103_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(71));

-- Location: LCCOMB_X24_Y8_N22
\adc_ram_shifter_1|data_b_2~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~121_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(65),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(57),
	combout => \adc_ram_shifter_1|data_b_2~121_combout\);

-- Location: LCFF_X24_Y8_N23
\adc_ram_shifter_1|data_b_2[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~121_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(73));

-- Location: LCCOMB_X24_Y5_N0
\adc_ram_shifter_1|data_a_2~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~102_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(54)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(62),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(54),
	combout => \adc_ram_shifter_1|data_a_2~102_combout\);

-- Location: LCFF_X24_Y5_N1
\adc_ram_shifter_1|data_a_2[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~102_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(70));

-- Location: LCCOMB_X22_Y4_N26
\adc_ram_shifter_1|data_b_2~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~120_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(56)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(64),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(56),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~120_combout\);

-- Location: LCFF_X22_Y4_N27
\adc_ram_shifter_1|data_b_2[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~120_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(72));

-- Location: LCCOMB_X19_Y3_N28
\adc_ram_shifter_1|data_a_2~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~76_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(76))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(76),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(84),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~76_combout\);

-- Location: LCFF_X19_Y3_N29
\adc_ram_shifter_1|data_a_2[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~76_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(92));

-- Location: LCCOMB_X22_Y5_N26
\adc_ram_shifter_1|data_b_2~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~111_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(47)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(55),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(47),
	combout => \adc_ram_shifter_1|data_b_2~111_combout\);

-- Location: LCFF_X22_Y5_N27
\adc_ram_shifter_1|data_b_2[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~111_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(63));

-- Location: LCCOMB_X18_Y2_N6
\adc_ram_shifter_1|data_a_2~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~75_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(83),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(75),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~75_combout\);

-- Location: LCFF_X18_Y2_N7
\adc_ram_shifter_1|data_a_2[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~75_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(91));

-- Location: LCCOMB_X24_Y4_N30
\adc_ram_shifter_1|data_b_2~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~110_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(46)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(54),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(46),
	combout => \adc_ram_shifter_1|data_b_2~110_combout\);

-- Location: LCFF_X24_Y4_N31
\adc_ram_shifter_1|data_b_2[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~110_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(62));

-- Location: LCCOMB_X18_Y3_N30
\adc_ram_shifter_1|data_a_2~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~74_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(74)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(82),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(74),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~74_combout\);

-- Location: LCFF_X18_Y3_N31
\adc_ram_shifter_1|data_a_2[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~74_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(90));

-- Location: LCCOMB_X24_Y8_N18
\adc_ram_shifter_1|data_b_2~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~109_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(45)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(53),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(45),
	combout => \adc_ram_shifter_1|data_b_2~109_combout\);

-- Location: LCFF_X24_Y8_N19
\adc_ram_shifter_1|data_b_2[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~109_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(61));

-- Location: LCCOMB_X24_Y8_N26
\adc_ram_shifter_1|data_a_2~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~101_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(53)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(61),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data_a_2~101_combout\);

-- Location: LCFF_X24_Y8_N27
\adc_ram_shifter_1|data_a_2[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~101_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(69));

-- Location: LCCOMB_X24_Y4_N4
\adc_ram_shifter_1|data_b_2~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~108_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(44))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(44),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(52),
	combout => \adc_ram_shifter_1|data_b_2~108_combout\);

-- Location: LCFF_X24_Y4_N5
\adc_ram_shifter_1|data_b_2[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~108_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(60));

-- Location: LCCOMB_X20_Y5_N20
\adc_ram_shifter_1|data_a_2~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~100_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(52))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(52),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(60),
	combout => \adc_ram_shifter_1|data_a_2~100_combout\);

-- Location: LCFF_X20_Y5_N21
\adc_ram_shifter_1|data_a_2[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~100_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(68));

-- Location: LCCOMB_X24_Y8_N8
\adc_ram_shifter_1|data_b_2~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~107_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(43)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(51),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(43),
	combout => \adc_ram_shifter_1|data_b_2~107_combout\);

-- Location: LCFF_X24_Y8_N9
\adc_ram_shifter_1|data_b_2[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~107_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(59));

-- Location: LCCOMB_X24_Y4_N18
\adc_ram_shifter_1|data_a_2~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~122_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(58)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(58),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~122_combout\);

-- Location: LCFF_X24_Y4_N19
\adc_ram_shifter_1|data_a_2[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~122_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(74));

-- Location: LCCOMB_X22_Y8_N8
\adc_ram_shifter_1|data_a_2~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~99_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(51)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(51),
	combout => \adc_ram_shifter_1|data_a_2~99_combout\);

-- Location: LCFF_X22_Y8_N9
\adc_ram_shifter_1|data_a_2[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~99_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(67));

-- Location: LCCOMB_X22_Y4_N22
\adc_ram_shifter_1|data_a_2~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~120_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(56)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(64),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(56),
	combout => \adc_ram_shifter_1|data_a_2~120_combout\);

-- Location: LCFF_X22_Y4_N23
\adc_ram_shifter_1|data_a_2[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~120_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(72));

-- Location: LCCOMB_X22_Y4_N30
\adc_ram_shifter_1|data_a_2~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~73_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(73)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(81),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(73),
	combout => \adc_ram_shifter_1|data_a_2~73_combout\);

-- Location: LCFF_X22_Y4_N31
\adc_ram_shifter_1|data_a_2[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~73_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(89));

-- Location: LCCOMB_X22_Y8_N22
\adc_ram_shifter_1|data_a_2~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~111_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(47))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(47),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(55),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~111_combout\);

-- Location: LCFF_X22_Y8_N23
\adc_ram_shifter_1|data_a_2[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~111_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(63));

-- Location: LCCOMB_X22_Y4_N8
\adc_ram_shifter_1|data_b_2~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~72_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(72))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(72),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(80),
	combout => \adc_ram_shifter_1|data_b_2~72_combout\);

-- Location: LCFF_X22_Y4_N9
\adc_ram_shifter_1|data_b_2[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~72_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(88));

-- Location: LCCOMB_X22_Y8_N12
\adc_ram_shifter_1|data_a_2~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~98_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(50))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(50),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(58),
	combout => \adc_ram_shifter_1|data_a_2~98_combout\);

-- Location: LCFF_X22_Y8_N13
\adc_ram_shifter_1|data_a_2[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~98_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(66));

-- Location: LCCOMB_X22_Y8_N24
\adc_ram_shifter_1|data_a_2~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~97_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(49)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~97_combout\);

-- Location: LCFF_X22_Y8_N25
\adc_ram_shifter_1|data_a_2[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~97_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(65));

-- Location: LCCOMB_X19_Y8_N12
\adc_ram_shifter_1|data_a_2~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~96_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(48)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(56),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(48),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~96_combout\);

-- Location: LCFF_X19_Y8_N13
\adc_ram_shifter_1|data_a_2[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~96_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(64));

-- Location: LCCOMB_X22_Y8_N10
\adc_ram_shifter_1|data_b_2~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~87_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(39)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(47),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(39),
	combout => \adc_ram_shifter_1|data_b_2~87_combout\);

-- Location: LCFF_X22_Y8_N11
\adc_ram_shifter_1|data_b_2[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~87_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(55));

-- Location: LCCOMB_X22_Y8_N30
\adc_ram_shifter_1|data_a_2~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~105_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(41),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~105_combout\);

-- Location: LCFF_X22_Y8_N31
\adc_ram_shifter_1|data_a_2[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~105_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(57));

-- Location: LCCOMB_X24_Y8_N16
\adc_ram_shifter_1|data_b_2~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~86_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(38)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(46),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(38),
	combout => \adc_ram_shifter_1|data_b_2~86_combout\);

-- Location: LCFF_X24_Y8_N17
\adc_ram_shifter_1|data_b_2[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~86_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(54));

-- Location: LCCOMB_X22_Y4_N16
\adc_ram_shifter_1|data_b_2~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~104_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(40))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(40),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(48),
	combout => \adc_ram_shifter_1|data_b_2~104_combout\);

-- Location: LCFF_X22_Y4_N17
\adc_ram_shifter_1|data_b_2[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~104_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(56));

-- Location: LCCOMB_X8_Y8_N16
\adc_ram_shifter_1|data_b_2~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~85_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(37))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(37),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(45),
	combout => \adc_ram_shifter_1|data_b_2~85_combout\);

-- Location: LCFF_X8_Y8_N17
\adc_ram_shifter_1|data_b_2[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~85_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(53));

-- Location: LCCOMB_X9_Y2_N4
\adc_ram_shifter_1|data_b_2~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~69_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(85)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(93),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(85),
	combout => \adc_ram_shifter_1|data_b_2~69_combout\);

-- Location: LCFF_X9_Y2_N5
\adc_ram_shifter_1|data_b_2[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~69_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(101));

-- Location: LCCOMB_X10_Y2_N20
\adc_ram_shifter_1|data_b_2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~56_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(88))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(88),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(96),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~56_combout\);

-- Location: LCFF_X10_Y2_N21
\adc_ram_shifter_1|data_b_2[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~56_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(104));

-- Location: LCCOMB_X9_Y2_N14
\adc_ram_shifter_1|data_b_2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~57_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(89)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(97),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(89),
	combout => \adc_ram_shifter_1|data_b_2~57_combout\);

-- Location: LCFF_X9_Y2_N15
\adc_ram_shifter_1|data_b_2[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~57_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(105));

-- Location: LCCOMB_X10_Y4_N26
\adc_ram_shifter_1|data_b_2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~58_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(90)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(98),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(90),
	combout => \adc_ram_shifter_1|data_b_2~58_combout\);

-- Location: LCFF_X10_Y4_N27
\adc_ram_shifter_1|data_b_2[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~58_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(106));

-- Location: LCCOMB_X14_Y2_N28
\adc_ram_shifter_1|data_a_2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~59_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(91),
	combout => \adc_ram_shifter_1|data_a_2~59_combout\);

-- Location: LCFF_X14_Y2_N29
\adc_ram_shifter_1|data_a_2[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~59_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(107));

-- Location: LCCOMB_X10_Y4_N18
\adc_ram_shifter_1|data_a_2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~62_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(94)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(102),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(94),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~62_combout\);

-- Location: LCFF_X10_Y4_N19
\adc_ram_shifter_1|data_a_2[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~62_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(110));

-- Location: LCCOMB_X10_Y1_N22
\adc_ram_shifter_1|data_a_2~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~63_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(95)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(103),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~63_combout\);

-- Location: LCFF_X10_Y1_N23
\adc_ram_shifter_1|data_a_2[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~63_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(111));

-- Location: LCCOMB_X15_Y2_N0
\adc_ram_shifter_1|data_a_2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~52_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(100)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(108),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data_a_2~52_combout\);

-- Location: LCFF_X15_Y2_N1
\adc_ram_shifter_1|data_a_2[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~52_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(116));

-- Location: LCCOMB_X9_Y2_N16
\adc_ram_shifter_1|data_a_2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~53_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(101))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(101),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(109),
	combout => \adc_ram_shifter_1|data_a_2~53_combout\);

-- Location: LCFF_X9_Y2_N17
\adc_ram_shifter_1|data_a_2[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~53_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(117));

-- Location: LCCOMB_X10_Y4_N8
\adc_ram_shifter_1|data_b_2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~62_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(94)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(102),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(94),
	combout => \adc_ram_shifter_1|data_b_2~62_combout\);

-- Location: LCFF_X10_Y4_N9
\adc_ram_shifter_1|data_b_2[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~62_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(110));

-- Location: LCCOMB_X14_Y2_N0
\adc_ram_shifter_1|data_b_2~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~63_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(95))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(95),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(103),
	combout => \adc_ram_shifter_1|data_b_2~63_combout\);

-- Location: LCFF_X14_Y2_N1
\adc_ram_shifter_1|data_b_2[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~63_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(111));

-- Location: LCCOMB_X10_Y2_N2
\adc_ram_shifter_1|data_b_2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~55_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(103),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(111),
	combout => \adc_ram_shifter_1|data_b_2~55_combout\);

-- Location: LCFF_X10_Y2_N3
\adc_ram_shifter_1|data_b_2[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~55_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(119));

-- Location: LCCOMB_X10_Y4_N0
\adc_ram_shifter_1|data_b_2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~54_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(102))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(102),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(110),
	combout => \adc_ram_shifter_1|data_b_2~54_combout\);

-- Location: LCFF_X10_Y4_N1
\adc_ram_shifter_1|data_b_2[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~54_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(118));

-- Location: LCCOMB_X10_Y2_N30
\adc_ram_shifter_1|data_b_2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~53_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(101))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(101),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data_b_2~53_combout\);

-- Location: LCFF_X10_Y2_N31
\adc_ram_shifter_1|data_b_2[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~53_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(117));

-- Location: LCCOMB_X10_Y2_N8
\adc_ram_shifter_1|data_b_2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~52_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(100)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(108),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(100),
	combout => \adc_ram_shifter_1|data_b_2~52_combout\);

-- Location: LCFF_X10_Y2_N9
\adc_ram_shifter_1|data_b_2[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~52_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(116));

-- Location: LCCOMB_X9_Y2_N30
\adc_ram_shifter_1|data_b_2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~61_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(93)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(101),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(93),
	combout => \adc_ram_shifter_1|data_b_2~61_combout\);

-- Location: LCFF_X9_Y2_N31
\adc_ram_shifter_1|data_b_2[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~61_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(109));

-- Location: LCCOMB_X10_Y2_N12
\adc_ram_shifter_1|data_b_2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~60_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(92))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(92),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(100),
	combout => \adc_ram_shifter_1|data_b_2~60_combout\);

-- Location: LCFF_X10_Y2_N13
\adc_ram_shifter_1|data_b_2[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~60_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(108));

-- Location: LCCOMB_X10_Y2_N0
\adc_ram_shifter_1|data_b_2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~59_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(91))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(91),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(99),
	combout => \adc_ram_shifter_1|data_b_2~59_combout\);

-- Location: LCFF_X10_Y2_N1
\adc_ram_shifter_1|data_b_2[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~59_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(107));

-- Location: LCCOMB_X10_Y1_N8
\adc_ram_shifter_1|data_a_2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~55_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(103),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~55_combout\);

-- Location: LCFF_X10_Y1_N9
\adc_ram_shifter_1|data_a_2[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~55_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(119));

-- Location: LCCOMB_X10_Y5_N28
\adc_ram_shifter_1|data_a_2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~54_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(102)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(110),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(102),
	combout => \adc_ram_shifter_1|data_a_2~54_combout\);

-- Location: LCFF_X10_Y5_N29
\adc_ram_shifter_1|data_a_2[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~54_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(118));

-- Location: LCCOMB_X10_Y3_N26
\adc_ram_shifter_1|data_a_2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~61_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(93))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(93),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(101),
	combout => \adc_ram_shifter_1|data_a_2~61_combout\);

-- Location: LCFF_X10_Y3_N27
\adc_ram_shifter_1|data_a_2[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~61_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(109));

-- Location: LCCOMB_X13_Y2_N26
\adc_ram_shifter_1|data_a_2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~60_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(92))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data_a_2~60_combout\);

-- Location: LCFF_X12_Y2_N31
\adc_ram_shifter_1|data_a_2[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_2~60_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(108));

-- Location: LCCOMB_X12_Y4_N30
\adc_ram_shifter_1|data_b_2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~20_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(116)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(124),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(116),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~20_combout\);

-- Location: LCFF_X12_Y4_N31
\adc_ram_shifter_1|data_b_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~20_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(4));

-- Location: LCCOMB_X12_Y2_N6
\adc_ram_shifter_1|data_b_2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~21_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(117)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(125),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data_b_2~21_combout\);

-- Location: LCFF_X12_Y2_N7
\adc_ram_shifter_1|data_b_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~21_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(5));

-- Location: LCCOMB_X10_Y5_N14
\adc_ram_shifter_1|data_a_2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~46_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(110)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(118),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(110),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~46_combout\);

-- Location: LCFF_X10_Y5_N15
\adc_ram_shifter_1|data_a_2[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~46_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(126));

-- Location: LCCOMB_X12_Y3_N26
\adc_ram_shifter_1|data_a_2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~47_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(111)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(119),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~47_combout\);

-- Location: LCFF_X12_Y3_N27
\adc_ram_shifter_1|data_a_2[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~47_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(127));

-- Location: LCCOMB_X10_Y2_N16
\adc_ram_shifter_1|data_b_2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~51_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(99))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(99),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(107),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~51_combout\);

-- Location: LCFF_X10_Y2_N17
\adc_ram_shifter_1|data_b_2[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~51_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(115));

-- Location: LCCOMB_X10_Y2_N6
\adc_ram_shifter_1|data_b_2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~44_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(108))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(108),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(116),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~44_combout\);

-- Location: LCFF_X10_Y2_N7
\adc_ram_shifter_1|data_b_2[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~44_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(124));

-- Location: LCCOMB_X10_Y2_N10
\adc_ram_shifter_1|data_b_2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~45_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(109)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(117),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data_b_2~45_combout\);

-- Location: LCFF_X10_Y2_N11
\adc_ram_shifter_1|data_b_2[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~45_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(125));

-- Location: LCCOMB_X10_Y3_N22
\adc_ram_shifter_1|data_b_2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~46_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(110)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(118),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(110),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~46_combout\);

-- Location: LCFF_X10_Y3_N23
\adc_ram_shifter_1|data_b_2[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~46_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(126));

-- Location: LCCOMB_X10_Y2_N22
\adc_ram_shifter_1|data_b_2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~47_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(111)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(119),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(111),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~47_combout\);

-- Location: LCFF_X10_Y2_N23
\adc_ram_shifter_1|data_b_2[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~47_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(127));

-- Location: LCCOMB_X10_Y2_N18
\adc_ram_shifter_1|data_b_2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~43_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(107)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(115),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(107),
	combout => \adc_ram_shifter_1|data_b_2~43_combout\);

-- Location: LCFF_X10_Y2_N19
\adc_ram_shifter_1|data_b_2[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~43_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(123));

-- Location: LCCOMB_X12_Y3_N8
\adc_ram_shifter_1|data_b_2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~42_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(106))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(106),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(114),
	combout => \adc_ram_shifter_1|data_b_2~42_combout\);

-- Location: LCFF_X12_Y3_N9
\adc_ram_shifter_1|data_b_2[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~42_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(122));

-- Location: LCCOMB_X12_Y3_N14
\adc_ram_shifter_1|data_b_2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~41_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(105))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(105),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(113),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~41_combout\);

-- Location: LCFF_X12_Y3_N7
\adc_ram_shifter_1|data_b_2[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~41_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(121));

-- Location: LCCOMB_X10_Y2_N4
\adc_ram_shifter_1|data_b_2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~40_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(104))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(104),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(112),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~40_combout\);

-- Location: LCFF_X10_Y2_N5
\adc_ram_shifter_1|data_b_2[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~40_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(120));

-- Location: LCCOMB_X10_Y5_N26
\adc_ram_shifter_1|data_b_2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~22_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(118))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(118),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(126),
	combout => \adc_ram_shifter_1|data_b_2~22_combout\);

-- Location: LCFF_X10_Y9_N5
\adc_ram_shifter_1|data_b_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~22_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(6));

-- Location: LCCOMB_X12_Y2_N20
\adc_ram_shifter_1|data_b_2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~23_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(119)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(127),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(119),
	combout => \adc_ram_shifter_1|data_b_2~23_combout\);

-- Location: LCFF_X12_Y2_N21
\adc_ram_shifter_1|data_b_2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~23_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(7));

-- Location: M4K_X11_Y9
\ram1|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y13_N18
\adc_ram_shifter_1|data_b_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~7_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(7)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(15),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data_b_2~7_combout\);

-- Location: LCFF_X12_Y13_N19
\adc_ram_shifter_1|data_b_2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~7_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(23));

-- Location: LCCOMB_X12_Y4_N6
\adc_ram_shifter_1|data_b_2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~36_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(12)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(20),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(12),
	combout => \adc_ram_shifter_1|data_b_2~36_combout\);

-- Location: LCFF_X12_Y4_N7
\adc_ram_shifter_1|data_b_2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~36_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(28));

-- Location: LCCOMB_X12_Y4_N14
\adc_ram_shifter_1|data_b_2~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~84_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(36))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(36),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(44),
	combout => \adc_ram_shifter_1|data_b_2~84_combout\);

-- Location: LCFF_X12_Y4_N15
\adc_ram_shifter_1|data_b_2[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~84_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(52));

-- Location: LCCOMB_X10_Y4_N12
\adc_ram_shifter_1|data_b_2~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~68_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(84)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(92),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data_b_2~68_combout\);

-- Location: LCFF_X10_Y4_N13
\adc_ram_shifter_1|data_b_2[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~68_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(100));

-- Location: LCCOMB_X10_Y2_N24
\adc_ram_shifter_1|data_a_2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~45_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(109))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(109),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data_a_2~45_combout\);

-- Location: LCFF_X10_Y2_N25
\adc_ram_shifter_1|data_a_2[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~45_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(125));

-- Location: LCCOMB_X10_Y9_N10
\adc_ram_shifter_1|data_b_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~13_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(125)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(5),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(125),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~13_combout\);

-- Location: LCFF_X10_Y9_N11
\adc_ram_shifter_1|data_b_2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~13_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(13));

-- Location: LCCOMB_X10_Y11_N2
\adc_ram_shifter_1|data_b_2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~14_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(126)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(6),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(126),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~14_combout\);

-- Location: LCFF_X10_Y11_N3
\adc_ram_shifter_1|data_b_2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~14_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(14));

-- Location: LCCOMB_X12_Y9_N8
\adc_ram_shifter_1|data_b_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~15_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(127))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(127),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(7),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~15_combout\);

-- Location: LCFF_X12_Y9_N9
\adc_ram_shifter_1|data_b_2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~15_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(15));

-- Location: M4K_X11_Y13
\ram1|altsyncram_component|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y11_N10
\adc_ram_shifter_1|data_b_2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~35_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(11)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(19),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(11),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~35_combout\);

-- Location: LCFF_X10_Y11_N11
\adc_ram_shifter_1|data_b_2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~35_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(27));

-- Location: LCCOMB_X10_Y13_N22
\adc_ram_shifter_1|data_b_2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~26_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(18))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(18),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(26),
	combout => \adc_ram_shifter_1|data_b_2~26_combout\);

-- Location: LCFF_X10_Y13_N23
\adc_ram_shifter_1|data_b_2[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~26_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(34));

-- Location: LCCOMB_X9_Y10_N2
\adc_ram_shifter_1|data_b_2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~27_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(19)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(27),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(19),
	combout => \adc_ram_shifter_1|data_b_2~27_combout\);

-- Location: LCFF_X9_Y10_N3
\adc_ram_shifter_1|data_b_2[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~27_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(35));

-- Location: M4K_X11_Y10
\ram1|altsyncram_component|auto_generated|ram_block1a51\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	portbrewe => \adc_ram_shifter_1|ALT_INV_last_stop~regout\,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y8_N2
\adc_ram_shifter_1|data_b_2~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~83_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(35))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(35),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(43),
	combout => \adc_ram_shifter_1|data_b_2~83_combout\);

-- Location: LCFF_X22_Y8_N3
\adc_ram_shifter_1|data_b_2[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~83_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(51));

-- Location: LCCOMB_X24_Y5_N16
\adc_ram_shifter_1|data_a_2~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~110_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(46)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(54),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(46),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~110_combout\);

-- Location: LCFF_X24_Y5_N17
\adc_ram_shifter_1|data_a_2[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~110_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(62));

-- Location: LCCOMB_X18_Y4_N4
\adc_ram_shifter_1|data_b_2~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~67_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(83))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(83),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(91),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~67_combout\);

-- Location: LCFF_X18_Y4_N5
\adc_ram_shifter_1|data_b_2[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~67_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(99));

-- Location: LCCOMB_X10_Y3_N6
\adc_ram_shifter_1|data_a_2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~44_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(108))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(108),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(116),
	combout => \adc_ram_shifter_1|data_a_2~44_combout\);

-- Location: LCFF_X10_Y3_N7
\adc_ram_shifter_1|data_a_2[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~44_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(124));

-- Location: LCCOMB_X14_Y2_N6
\adc_ram_shifter_1|data_b_2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~19_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(115)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(123),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(115),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~19_combout\);

-- Location: LCFF_X12_Y9_N3
\adc_ram_shifter_1|data_b_2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~19_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(3));

-- Location: LCCOMB_X10_Y11_N14
\adc_ram_shifter_1|data_b_2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~6_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(6)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(6),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~6_combout\);

-- Location: LCFF_X10_Y11_N15
\adc_ram_shifter_1|data_b_2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~6_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(22));

-- Location: LCCOMB_X10_Y13_N16
\adc_ram_shifter_1|data_b_2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~34_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(10))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(10),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(18),
	combout => \adc_ram_shifter_1|data_b_2~34_combout\);

-- Location: LCFF_X10_Y13_N17
\adc_ram_shifter_1|data_b_2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~34_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(26));

-- Location: LCCOMB_X10_Y12_N22
\adc_ram_shifter_1|data_b_2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~25_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(17)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(25),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(17),
	combout => \adc_ram_shifter_1|data_b_2~25_combout\);

-- Location: LCFF_X10_Y12_N23
\adc_ram_shifter_1|data_b_2[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~25_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(33));

-- Location: LCCOMB_X13_Y12_N12
\adc_ram_shifter_1|data_b_2~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~89_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(25))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(25),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(33),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~89_combout\);

-- Location: LCFF_X12_Y12_N19
\adc_ram_shifter_1|data_b_2[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~89_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(41));

-- Location: LCCOMB_X24_Y8_N28
\adc_ram_shifter_1|data_a_2~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~109_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(45))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(45),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data_a_2~109_combout\);

-- Location: LCFF_X24_Y8_N29
\adc_ram_shifter_1|data_a_2[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~109_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(61));

-- Location: LCCOMB_X22_Y4_N0
\adc_ram_shifter_1|data_b_2~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~66_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(82)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(90),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(82),
	combout => \adc_ram_shifter_1|data_b_2~66_combout\);

-- Location: LCFF_X12_Y2_N23
\adc_ram_shifter_1|data_b_2[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~66_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(98));

-- Location: LCCOMB_X14_Y2_N22
\adc_ram_shifter_1|data_a_2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~43_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(107))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(107),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(115),
	combout => \adc_ram_shifter_1|data_a_2~43_combout\);

-- Location: LCFF_X14_Y2_N23
\adc_ram_shifter_1|data_a_2[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~43_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(123));

-- Location: LCCOMB_X12_Y3_N2
\adc_ram_shifter_1|data_b_2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~18_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(114)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(122),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(114),
	combout => \adc_ram_shifter_1|data_b_2~18_combout\);

-- Location: LCFF_X12_Y3_N3
\adc_ram_shifter_1|data_b_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~18_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(2));

-- Location: LCCOMB_X10_Y9_N2
\adc_ram_shifter_1|data_b_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~5_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(5)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(13),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(5),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~5_combout\);

-- Location: LCFF_X10_Y9_N3
\adc_ram_shifter_1|data_b_2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~5_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(21));

-- Location: LCCOMB_X10_Y10_N10
\adc_ram_shifter_1|data_b_2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~32_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(8),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data_b_2~32_combout\);

-- Location: LCFF_X10_Y10_N11
\adc_ram_shifter_1|data_b_2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~32_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(24));

-- Location: LCCOMB_X10_Y10_N26
\adc_ram_shifter_1|data_b_2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~24_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(16))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(16),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(24),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~24_combout\);

-- Location: LCFF_X10_Y10_N27
\adc_ram_shifter_1|data_b_2[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~24_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(32));

-- Location: LCCOMB_X22_Y5_N16
\adc_ram_shifter_1|data_b_2~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~82_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(34)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(42),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(34),
	combout => \adc_ram_shifter_1|data_b_2~82_combout\);

-- Location: LCFF_X22_Y5_N17
\adc_ram_shifter_1|data_b_2[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~82_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(50));

-- Location: LCCOMB_X19_Y8_N6
\adc_ram_shifter_1|data_a_2~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~104_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(40)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(48),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~104_combout\);

-- Location: LCFF_X19_Y8_N7
\adc_ram_shifter_1|data_a_2[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~104_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(56));

-- Location: LCCOMB_X18_Y8_N6
\adc_ram_shifter_1|data_b_2~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~81_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(33))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(33),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(41),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~81_combout\);

-- Location: LCFF_X18_Y8_N7
\adc_ram_shifter_1|data_b_2[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~81_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(49));

-- Location: LCCOMB_X20_Y5_N2
\adc_ram_shifter_1|data_a_2~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~108_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(44)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(52),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data_a_2~108_combout\);

-- Location: LCFF_X20_Y5_N3
\adc_ram_shifter_1|data_a_2[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~108_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(60));

-- Location: LCCOMB_X19_Y5_N14
\adc_ram_shifter_1|data_a_2~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~72_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(72))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(72),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(80),
	combout => \adc_ram_shifter_1|data_a_2~72_combout\);

-- Location: LCFF_X19_Y5_N15
\adc_ram_shifter_1|data_a_2[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~72_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(88));

-- Location: LCCOMB_X22_Y8_N6
\adc_ram_shifter_1|data_a_2~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~107_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(43)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(51),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(43),
	combout => \adc_ram_shifter_1|data_a_2~107_combout\);

-- Location: LCFF_X22_Y8_N7
\adc_ram_shifter_1|data_a_2[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~107_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(59));

-- Location: LCCOMB_X9_Y2_N0
\adc_ram_shifter_1|data_b_2~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~65_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(81)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(89),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(81),
	combout => \adc_ram_shifter_1|data_b_2~65_combout\);

-- Location: LCFF_X9_Y2_N1
\adc_ram_shifter_1|data_b_2[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~65_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(97));

-- Location: LCCOMB_X12_Y1_N8
\adc_ram_shifter_1|data_a_2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~57_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(89))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(97),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~57_combout\);

-- Location: LCFF_X12_Y1_N9
\adc_ram_shifter_1|data_a_2[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~57_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(105));

-- Location: LCCOMB_X14_Y2_N26
\adc_ram_shifter_1|data_a_2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~51_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(99))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(107),
	combout => \adc_ram_shifter_1|data_a_2~51_combout\);

-- Location: LCFF_X14_Y2_N27
\adc_ram_shifter_1|data_a_2[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~51_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(115));

-- Location: LCCOMB_X10_Y6_N4
\adc_ram_shifter_1|data_b_1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~110_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(103),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(111),
	combout => \adc_ram_shifter_1|data_b_1~110_combout\);

-- Location: LCFF_X10_Y6_N5
\adc_ram_shifter_1|data_b_1[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~110_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(119));

-- Location: LCCOMB_X10_Y8_N2
\adc_ram_shifter_1|data_b_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~36_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(110))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(110),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(118),
	combout => \adc_ram_shifter_1|data_b_1~36_combout\);

-- Location: LCFF_X10_Y8_N3
\adc_ram_shifter_1|data_b_1[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~36_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(126));

-- Location: LCCOMB_X10_Y9_N22
\adc_ram_shifter_1|data_a_2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~23_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(119)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(127),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(119),
	combout => \adc_ram_shifter_1|data_a_2~23_combout\);

-- Location: LCFF_X10_Y9_N23
\adc_ram_shifter_1|data_a_2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~23_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(7));

-- Location: LCCOMB_X12_Y4_N2
\adc_ram_shifter_1|data_b_2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~12_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(124))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(124),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(4),
	combout => \adc_ram_shifter_1|data_b_2~12_combout\);

-- Location: LCFF_X12_Y4_N3
\adc_ram_shifter_1|data_b_2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~12_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(12));

-- Location: LCCOMB_X12_Y4_N28
\adc_ram_shifter_1|data_b_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~4_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(4))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(4),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(12),
	combout => \adc_ram_shifter_1|data_b_2~4_combout\);

-- Location: LCFF_X12_Y4_N29
\adc_ram_shifter_1|data_b_2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~4_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(20));

-- Location: LCCOMB_X10_Y7_N20
\adc_ram_shifter_1|data_a_2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~31_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(23))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(23),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(31),
	combout => \adc_ram_shifter_1|data_a_2~31_combout\);

-- Location: LCFF_X10_Y7_N21
\adc_ram_shifter_1|data_a_2[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~31_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(39));

-- Location: LCCOMB_X8_Y8_N8
\adc_ram_shifter_1|data_a_2~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~95_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(31))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(31),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(39),
	combout => \adc_ram_shifter_1|data_a_2~95_combout\);

-- Location: LCFF_X8_Y8_N9
\adc_ram_shifter_1|data_a_2[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~95_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(47));

-- Location: LCCOMB_X18_Y8_N28
\adc_ram_shifter_1|data_a_2~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~86_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(38))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(38),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(46),
	combout => \adc_ram_shifter_1|data_a_2~86_combout\);

-- Location: LCFF_X18_Y8_N29
\adc_ram_shifter_1|data_a_2[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~86_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(54));

-- Location: LCCOMB_X22_Y5_N24
\adc_ram_shifter_1|data_b_2~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~106_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(42))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(42),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(50),
	combout => \adc_ram_shifter_1|data_b_2~106_combout\);

-- Location: LCFF_X22_Y4_N1
\adc_ram_shifter_1|data_b_2[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~106_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(58));

-- Location: LCCOMB_X10_Y5_N30
\adc_ram_shifter_1|data_a_2~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~69_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(85)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(93),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(85),
	combout => \adc_ram_shifter_1|data_a_2~69_combout\);

-- Location: LCFF_X12_Y2_N3
\adc_ram_shifter_1|data_a_2[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_2~69_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(101));

-- Location: LCCOMB_X12_Y3_N22
\adc_ram_shifter_1|data_b_2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~50_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(98)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(106),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(98),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~50_combout\);

-- Location: LCFF_X12_Y3_N23
\adc_ram_shifter_1|data_b_2[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~50_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(114));

-- Location: LCCOMB_X9_Y7_N28
\adc_ram_shifter_1|data_b_1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~106_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(101))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(101),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data_b_1~106_combout\);

-- Location: LCFF_X9_Y7_N29
\adc_ram_shifter_1|data_b_1[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~106_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(117));

-- Location: LCCOMB_X10_Y6_N0
\adc_ram_shifter_1|data_b_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~32_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(108))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(108),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(116),
	combout => \adc_ram_shifter_1|data_b_1~32_combout\);

-- Location: LCFF_X10_Y6_N1
\adc_ram_shifter_1|data_b_1[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~32_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(124));

-- Location: LCCOMB_X10_Y9_N6
\adc_ram_shifter_1|data_b_1~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~118_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(91)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(99),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(91),
	combout => \adc_ram_shifter_1|data_b_1~118_combout\);

-- Location: LCFF_X10_Y9_N7
\adc_ram_shifter_1|data_b_1[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~118_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(107));

-- Location: LCCOMB_X12_Y6_N14
\adc_ram_shifter_1|data_b_1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~98_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(97))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(97),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data_b_1~98_combout\);

-- Location: LCFF_X12_Y5_N11
\adc_ram_shifter_1|data_b_1[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~98_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(113));

-- Location: LCCOMB_X10_Y10_N18
\adc_ram_shifter_1|data_b_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~30_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(107)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(107),
	combout => \adc_ram_shifter_1|data_b_1~30_combout\);

-- Location: LCFF_X10_Y10_N19
\adc_ram_shifter_1|data_b_1[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~30_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(123));

-- Location: LCCOMB_X10_Y9_N26
\adc_ram_shifter_1|data_a_2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~22_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(118)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(126),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(118),
	combout => \adc_ram_shifter_1|data_a_2~22_combout\);

-- Location: LCFF_X10_Y9_N27
\adc_ram_shifter_1|data_a_2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~22_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(6));

-- Location: LCCOMB_X10_Y11_N6
\adc_ram_shifter_1|data_b_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~3_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(3)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(11),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(3),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~3_combout\);

-- Location: LCFF_X10_Y11_N7
\adc_ram_shifter_1|data_b_2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~3_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(19));

-- Location: LCCOMB_X10_Y13_N6
\adc_ram_shifter_1|data_b_2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~39_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(23),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(15),
	combout => \adc_ram_shifter_1|data_b_2~39_combout\);

-- Location: LCFF_X10_Y13_N7
\adc_ram_shifter_1|data_b_2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~39_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(31));

-- Location: LCCOMB_X18_Y8_N10
\adc_ram_shifter_1|data_a_2~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~94_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(30))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(30),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(38),
	combout => \adc_ram_shifter_1|data_a_2~94_combout\);

-- Location: LCFF_X18_Y8_N11
\adc_ram_shifter_1|data_a_2[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~94_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(46));

-- Location: LCCOMB_X18_Y8_N30
\adc_ram_shifter_1|data_a_2~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~84_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(36))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(36),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data_a_2~84_combout\);

-- Location: LCFF_X18_Y8_N31
\adc_ram_shifter_1|data_a_2[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~84_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(52));

-- Location: LCCOMB_X14_Y2_N18
\adc_ram_shifter_1|data_a_2~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~68_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(84))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(84),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~68_combout\);

-- Location: LCFF_X14_Y2_N19
\adc_ram_shifter_1|data_a_2[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~68_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(100));

-- Location: LCCOMB_X12_Y3_N4
\adc_ram_shifter_1|data_b_2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~49_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(97))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(97),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data_b_2~49_combout\);

-- Location: LCFF_X12_Y3_N5
\adc_ram_shifter_1|data_b_2[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~49_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(113));

-- Location: LCCOMB_X15_Y5_N6
\adc_ram_shifter_1|data_b_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~11_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(123))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(123),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(3),
	combout => \adc_ram_shifter_1|data_b_2~11_combout\);

-- Location: LCFF_X15_Y5_N7
\adc_ram_shifter_1|data_b_2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~11_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(11));

-- Location: LCCOMB_X10_Y13_N2
\adc_ram_shifter_1|data_b_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~2_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(2))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(2),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(10),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~2_combout\);

-- Location: LCFF_X10_Y13_N3
\adc_ram_shifter_1|data_b_2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~2_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(18));

-- Location: LCCOMB_X10_Y12_N14
\adc_ram_shifter_1|data_a_2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~30_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(22)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(30),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(22),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~30_combout\);

-- Location: LCFF_X10_Y12_N15
\adc_ram_shifter_1|data_a_2[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~30_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(38));

-- Location: LCCOMB_X24_Y8_N30
\adc_ram_shifter_1|data_a_2~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~93_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(29)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(37),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(29),
	combout => \adc_ram_shifter_1|data_a_2~93_combout\);

-- Location: LCFF_X24_Y8_N31
\adc_ram_shifter_1|data_a_2[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~93_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(45));

-- Location: LCCOMB_X19_Y8_N30
\adc_ram_shifter_1|data_a_2~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~83_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(35)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(43),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(35),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~83_combout\);

-- Location: LCFF_X19_Y8_N31
\adc_ram_shifter_1|data_a_2[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~83_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(51));

-- Location: LCCOMB_X18_Y2_N2
\adc_ram_shifter_1|data_a_2~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~67_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(83))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(83),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(91),
	combout => \adc_ram_shifter_1|data_a_2~67_combout\);

-- Location: LCFF_X18_Y2_N3
\adc_ram_shifter_1|data_a_2[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~67_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(99));

-- Location: LCCOMB_X10_Y2_N28
\adc_ram_shifter_1|data_b_2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~48_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(96))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(96),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(104),
	combout => \adc_ram_shifter_1|data_b_2~48_combout\);

-- Location: LCFF_X10_Y2_N29
\adc_ram_shifter_1|data_b_2[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~48_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(112));

-- Location: LCCOMB_X10_Y13_N18
\adc_ram_shifter_1|data_b_2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~10_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(122)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(2),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(122),
	combout => \adc_ram_shifter_1|data_b_2~10_combout\);

-- Location: LCFF_X10_Y13_N19
\adc_ram_shifter_1|data_b_2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~10_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(10));

-- Location: LCCOMB_X14_Y9_N0
\adc_ram_shifter_1|data_b_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~9_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(121))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(121),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(1),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~9_combout\);

-- Location: LCFF_X14_Y9_N1
\adc_ram_shifter_1|data_b_2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~9_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(9));

-- Location: LCCOMB_X10_Y11_N12
\adc_ram_shifter_1|data_b_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~1_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(1),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data_b_2~1_combout\);

-- Location: LCFF_X10_Y11_N13
\adc_ram_shifter_1|data_b_2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~1_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(17));

-- Location: LCCOMB_X10_Y11_N18
\adc_ram_shifter_1|data_b_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~0_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(0))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(0),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(8),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~0_combout\);

-- Location: LCFF_X10_Y11_N19
\adc_ram_shifter_1|data_b_2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~0_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(16));

-- Location: LCCOMB_X10_Y11_N20
\adc_ram_shifter_1|data_b_2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~38_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(14)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(22),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~38_combout\);

-- Location: LCFF_X10_Y11_N21
\adc_ram_shifter_1|data_b_2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~38_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(30));

-- Location: LCCOMB_X19_Y10_N22
\adc_ram_shifter_1|data_a_2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~29_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(21))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(21),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(29),
	combout => \adc_ram_shifter_1|data_a_2~29_combout\);

-- Location: LCFF_X12_Y12_N9
\adc_ram_shifter_1|data_a_2[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_2~29_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(37));

-- Location: LCCOMB_X10_Y12_N12
\adc_ram_shifter_1|data_a_2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~28_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(20))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(28),
	combout => \adc_ram_shifter_1|data_a_2~28_combout\);

-- Location: LCFF_X10_Y12_N13
\adc_ram_shifter_1|data_a_2[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~28_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(36));

-- Location: LCCOMB_X10_Y6_N2
\adc_ram_shifter_1|data_b_1~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~126_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(95)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(103),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(95),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~126_combout\);

-- Location: LCFF_X12_Y3_N29
\adc_ram_shifter_1|data_b_1[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~126_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(111));

-- Location: LCCOMB_X13_Y5_N12
\adc_ram_shifter_1|data_b_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~8_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(120))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(120),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(0),
	combout => \adc_ram_shifter_1|data_b_2~8_combout\);

-- Location: LCFF_X12_Y5_N27
\adc_ram_shifter_1|data_b_2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~8_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(8));

-- Location: LCCOMB_X10_Y12_N24
\adc_ram_shifter_1|data_a_2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~36_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(12)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(20),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(12),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~36_combout\);

-- Location: LCFF_X10_Y12_N25
\adc_ram_shifter_1|data_a_2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~36_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(28));

-- Location: LCCOMB_X10_Y7_N8
\adc_ram_shifter_1|data_b_1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~84_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(86))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(86),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(94),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~84_combout\);

-- Location: LCFF_X10_Y7_N9
\adc_ram_shifter_1|data_b_1[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~84_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(102));

-- Location: LCCOMB_X9_Y7_N18
\adc_ram_shifter_1|data_b_1~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~122_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(93)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(101),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(93),
	combout => \adc_ram_shifter_1|data_b_1~122_combout\);

-- Location: LCFF_X9_Y7_N19
\adc_ram_shifter_1|data_b_1[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~122_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(109));

-- Location: LCCOMB_X10_Y4_N24
\adc_ram_shifter_1|data_a_1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~110_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(103),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(111),
	combout => \adc_ram_shifter_1|data_a_1~110_combout\);

-- Location: LCFF_X10_Y4_N25
\adc_ram_shifter_1|data_a_1[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~110_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(119));

-- Location: LCCOMB_X19_Y8_N24
\adc_ram_shifter_1|data_b_1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~96_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(96))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(96),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(104),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~96_combout\);

-- Location: LCFF_X15_Y8_N3
\adc_ram_shifter_1|data_b_1[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~96_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(112));

-- Location: LCCOMB_X12_Y3_N24
\adc_ram_shifter_1|data_b_1~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~127_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(23)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(31),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(23),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~127_combout\);

-- Location: LCFF_X12_Y3_N25
\adc_ram_shifter_1|data_b_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~127_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(39));

-- Location: LCCOMB_X9_Y7_N12
\adc_ram_shifter_1|data_b_2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~17_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(113))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(113),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(121),
	combout => \adc_ram_shifter_1|data_b_2~17_combout\);

-- Location: LCFF_X9_Y7_N13
\adc_ram_shifter_1|data_b_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~17_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(1));

-- Location: LCCOMB_X12_Y13_N14
\adc_ram_shifter_1|data_a_2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~5_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(5)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data_a_2~5_combout\);

-- Location: LCFF_X12_Y13_N15
\adc_ram_shifter_1|data_a_2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~5_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(21));

-- Location: LCCOMB_X15_Y11_N26
\adc_ram_shifter_1|data_a_2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~35_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(11)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(11),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~35_combout\);

-- Location: LCFF_X15_Y11_N27
\adc_ram_shifter_1|data_a_2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~35_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(27));

-- Location: LCCOMB_X19_Y8_N4
\adc_ram_shifter_1|data_a_2~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~91_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(27))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(27),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(35),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~91_combout\);

-- Location: LCFF_X19_Y8_N5
\adc_ram_shifter_1|data_a_2[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~91_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(43));

-- Location: LCCOMB_X19_Y8_N0
\adc_ram_shifter_1|data_a_2~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~81_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(33))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(33),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(41),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~81_combout\);

-- Location: LCFF_X19_Y8_N1
\adc_ram_shifter_1|data_a_2[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~81_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(49));

-- Location: LCCOMB_X9_Y2_N22
\adc_ram_shifter_1|data_a_2~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~66_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(82))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(82),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(90),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~66_combout\);

-- Location: LCFF_X9_Y2_N23
\adc_ram_shifter_1|data_a_2[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~66_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(98));

-- Location: LCCOMB_X12_Y3_N16
\adc_ram_shifter_1|data_a_2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~50_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(98)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(106),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(98),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~50_combout\);

-- Location: LCFF_X12_Y3_N17
\adc_ram_shifter_1|data_a_2[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~50_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(114));

-- Location: LCCOMB_X12_Y5_N8
\adc_ram_shifter_1|data_b_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~16_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(112))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(112),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(120),
	combout => \adc_ram_shifter_1|data_b_2~16_combout\);

-- Location: LCFF_X12_Y5_N9
\adc_ram_shifter_1|data_b_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~16_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(0));

-- Location: LCCOMB_X13_Y11_N14
\adc_ram_shifter_1|data_a_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~4_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(4))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(4),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(12),
	combout => \adc_ram_shifter_1|data_a_2~4_combout\);

-- Location: LCFF_X12_Y11_N27
\adc_ram_shifter_1|data_a_2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_2~4_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(20));

-- Location: LCCOMB_X10_Y13_N8
\adc_ram_shifter_1|data_a_2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~34_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(10))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(10),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(18),
	combout => \adc_ram_shifter_1|data_a_2~34_combout\);

-- Location: LCFF_X13_Y12_N23
\adc_ram_shifter_1|data_a_2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_2~34_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(26));

-- Location: LCCOMB_X19_Y9_N16
\adc_ram_shifter_1|data_a_2~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~90_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(26))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(26),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(34),
	combout => \adc_ram_shifter_1|data_a_2~90_combout\);

-- Location: LCFF_X19_Y9_N17
\adc_ram_shifter_1|data_a_2[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~90_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(42));

-- Location: LCCOMB_X18_Y8_N12
\adc_ram_shifter_1|data_a_2~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~106_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(42))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(42),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(50),
	combout => \adc_ram_shifter_1|data_a_2~106_combout\);

-- Location: LCFF_X18_Y8_N13
\adc_ram_shifter_1|data_a_2[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~106_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(58));

-- Location: LCCOMB_X12_Y1_N16
\adc_ram_shifter_1|data_a_2~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~65_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(81)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(81),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~65_combout\);

-- Location: LCFF_X12_Y1_N17
\adc_ram_shifter_1|data_a_2[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~65_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(97));

-- Location: LCCOMB_X10_Y4_N4
\adc_ram_shifter_1|data_a_2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~49_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(97))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(97),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(105),
	combout => \adc_ram_shifter_1|data_a_2~49_combout\);

-- Location: LCFF_X10_Y4_N5
\adc_ram_shifter_1|data_a_2[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~49_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(113));

-- Location: LCCOMB_X18_Y6_N26
\adc_ram_shifter_1|data_a_1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~106_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(101)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(109),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(101),
	combout => \adc_ram_shifter_1|data_a_1~106_combout\);

-- Location: LCFF_X18_Y6_N27
\adc_ram_shifter_1|data_a_1[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~106_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(117));

-- Location: LCCOMB_X10_Y10_N6
\adc_ram_shifter_1|data_a_2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~21_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(117)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(117),
	combout => \adc_ram_shifter_1|data_a_2~21_combout\);

-- Location: LCFF_X10_Y10_N7
\adc_ram_shifter_1|data_a_2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~21_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(5));

-- Location: LCCOMB_X10_Y13_N20
\adc_ram_shifter_1|data_a_2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~15_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(127)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(7),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(127),
	combout => \adc_ram_shifter_1|data_a_2~15_combout\);

-- Location: LCFF_X10_Y13_N21
\adc_ram_shifter_1|data_a_2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~15_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(15));

-- Location: LCCOMB_X15_Y11_N20
\adc_ram_shifter_1|data_a_2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~3_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(3)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(11),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(3),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~3_combout\);

-- Location: LCFF_X15_Y11_N21
\adc_ram_shifter_1|data_a_2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~3_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(19));

-- Location: LCCOMB_X13_Y13_N16
\adc_ram_shifter_1|data_a_2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~33_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(9))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(9),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(17),
	combout => \adc_ram_shifter_1|data_a_2~33_combout\);

-- Location: LCFF_X13_Y13_N17
\adc_ram_shifter_1|data_a_2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~33_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(25));

-- Location: LCCOMB_X12_Y12_N6
\adc_ram_shifter_1|data_a_2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~25_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(17)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(25),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(17),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~25_combout\);

-- Location: LCFF_X12_Y12_N7
\adc_ram_shifter_1|data_a_2[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~25_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(33));

-- Location: LCCOMB_X12_Y9_N30
\adc_ram_shifter_1|data_a_2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~20_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(116))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(116),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~20_combout\);

-- Location: LCFF_X12_Y9_N31
\adc_ram_shifter_1|data_a_2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~20_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(4));

-- Location: LCCOMB_X10_Y13_N4
\adc_ram_shifter_1|data_a_2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~14_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(126)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(6),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(126),
	combout => \adc_ram_shifter_1|data_a_2~14_combout\);

-- Location: LCFF_X10_Y13_N5
\adc_ram_shifter_1|data_a_2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~14_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(14));

-- Location: LCCOMB_X10_Y13_N24
\adc_ram_shifter_1|data_a_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~2_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(2)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(10),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(2),
	combout => \adc_ram_shifter_1|data_a_2~2_combout\);

-- Location: LCFF_X10_Y13_N25
\adc_ram_shifter_1|data_a_2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~2_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(18));

-- Location: LCCOMB_X12_Y12_N2
\adc_ram_shifter_1|data_a_2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~24_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(16))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(16),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(24),
	combout => \adc_ram_shifter_1|data_a_2~24_combout\);

-- Location: LCFF_X12_Y12_N3
\adc_ram_shifter_1|data_a_2[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~24_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(32));

-- Location: LCCOMB_X12_Y13_N30
\adc_ram_shifter_1|data_a_2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~13_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(125))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data_a_2~13_combout\);

-- Location: LCFF_X12_Y13_N31
\adc_ram_shifter_1|data_a_2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~13_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(13));

-- Location: LCCOMB_X8_Y9_N30
\adc_ram_shifter_1|data_b_2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~37_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(13),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(21),
	combout => \adc_ram_shifter_1|data_b_2~37_combout\);

-- Location: LCFF_X12_Y7_N27
\adc_ram_shifter_1|data_b_2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_2~37_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(29));

-- Location: LCCOMB_X10_Y9_N4
\adc_ram_shifter_1|data_b_1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~86_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(87))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(87),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(95),
	combout => \adc_ram_shifter_1|data_b_1~86_combout\);

-- Location: LCFF_X10_Y5_N31
\adc_ram_shifter_1|data_b_1[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~86_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(103));

-- Location: LCCOMB_X12_Y9_N18
\adc_ram_shifter_1|data_a_2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~18_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(114)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(122),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(114),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~18_combout\);

-- Location: LCFF_X12_Y9_N19
\adc_ram_shifter_1|data_a_2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~18_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(2));

-- Location: LCCOMB_X13_Y13_N6
\adc_ram_shifter_1|data_a_2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~12_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(124)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(4),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~12_combout\);

-- Location: LCFF_X13_Y13_N7
\adc_ram_shifter_1|data_a_2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~12_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(12));

-- Location: LCCOMB_X13_Y13_N30
\adc_ram_shifter_1|data_a_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~1_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(1),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data_a_2~1_combout\);

-- Location: LCFF_X13_Y13_N31
\adc_ram_shifter_1|data_a_2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~1_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(17));

-- Location: LCCOMB_X12_Y11_N28
\adc_ram_shifter_1|data_a_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~0_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(0))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(0),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(8),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~0_combout\);

-- Location: LCFF_X12_Y11_N29
\adc_ram_shifter_1|data_a_2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~0_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(16));

-- Location: LCCOMB_X10_Y9_N28
\adc_ram_shifter_1|data_b_1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~47_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(79))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(79),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(87),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~47_combout\);

-- Location: LCFF_X10_Y9_N29
\adc_ram_shifter_1|data_b_1[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~47_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(95));

-- Location: LCCOMB_X9_Y7_N20
\adc_ram_shifter_1|data_b_1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~82_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(85))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(85),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(93),
	combout => \adc_ram_shifter_1|data_b_1~82_combout\);

-- Location: LCFF_X9_Y7_N21
\adc_ram_shifter_1|data_b_1[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~82_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(101));

-- Location: LCCOMB_X18_Y8_N26
\adc_ram_shifter_1|data_a_1~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~120_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(92))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(92),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(100),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~120_combout\);

-- Location: LCFF_X18_Y8_N27
\adc_ram_shifter_1|data_a_1[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~120_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(108));

-- Location: LCCOMB_X9_Y7_N16
\adc_ram_shifter_1|data_a_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~38_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(111))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(111),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(119),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~38_combout\);

-- Location: LCFF_X9_Y7_N17
\adc_ram_shifter_1|data_a_1[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~38_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(127));

-- Location: LCCOMB_X22_Y8_N20
\adc_ram_shifter_1|data_b_2~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~88_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(24)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(32),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(24),
	combout => \adc_ram_shifter_1|data_b_2~88_combout\);

-- Location: LCFF_X22_Y8_N21
\adc_ram_shifter_1|data_b_2[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~88_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(40));

-- Location: LCCOMB_X22_Y4_N12
\adc_ram_shifter_1|data_b_2~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~80_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(32))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(32),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(40),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_2~80_combout\);

-- Location: LCFF_X22_Y4_N13
\adc_ram_shifter_1|data_b_2[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~80_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(48));

-- Location: LCCOMB_X10_Y2_N14
\adc_ram_shifter_1|data_b_2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_2~64_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(80)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(88),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(80),
	combout => \adc_ram_shifter_1|data_b_2~64_combout\);

-- Location: LCFF_X10_Y2_N15
\adc_ram_shifter_1|data_b_2[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_2~64_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_2\(96));

-- Location: LCCOMB_X12_Y2_N4
\adc_ram_shifter_1|data_a_2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~48_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(96))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data_a_2~48_combout\);

-- Location: LCFF_X12_Y2_N5
\adc_ram_shifter_1|data_a_2[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~48_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(112));

-- Location: LCCOMB_X10_Y4_N20
\adc_ram_shifter_1|data_a_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~36_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(110))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(110),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(118),
	combout => \adc_ram_shifter_1|data_a_1~36_combout\);

-- Location: LCFF_X10_Y4_N21
\adc_ram_shifter_1|data_a_1[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~36_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(126));

-- Location: LCCOMB_X10_Y8_N18
\adc_ram_shifter_1|data_a_1~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~118_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(91)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(91),
	combout => \adc_ram_shifter_1|data_a_1~118_combout\);

-- Location: LCFF_X10_Y8_N19
\adc_ram_shifter_1|data_a_1[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~118_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(107));

-- Location: LCCOMB_X13_Y7_N8
\adc_ram_shifter_1|data_a_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~34_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(109)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(117),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(109),
	combout => \adc_ram_shifter_1|data_a_1~34_combout\);

-- Location: LCCOMB_X9_Y10_N24
\adc_ram_shifter_1|data_a_1[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[125]~feeder_combout\ = \adc_ram_shifter_1|data_a_1~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|data_a_1~34_combout\,
	combout => \adc_ram_shifter_1|data_a_1[125]~feeder_combout\);

-- Location: LCFF_X9_Y10_N25
\adc_ram_shifter_1|data_a_1[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[125]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(125));

-- Location: LCCOMB_X10_Y13_N26
\adc_ram_shifter_1|data_a_2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~11_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(123))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(3),
	combout => \adc_ram_shifter_1|data_a_2~11_combout\);

-- Location: LCFF_X10_Y13_N27
\adc_ram_shifter_1|data_a_2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~11_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(11));

-- Location: LCCOMB_X12_Y12_N16
\adc_ram_shifter_1|data_a_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~8_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(120))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(120),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(0),
	combout => \adc_ram_shifter_1|data_a_2~8_combout\);

-- Location: LCFF_X12_Y12_N17
\adc_ram_shifter_1|data_a_2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~8_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(8));

-- Location: LCCOMB_X14_Y7_N30
\adc_ram_shifter_1|data_b_1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~54_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(70))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(70),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(78),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~54_combout\);

-- Location: LCFF_X10_Y7_N7
\adc_ram_shifter_1|data_b_1[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~54_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(86));

-- Location: LCCOMB_X10_Y8_N4
\adc_ram_shifter_1|data_b_1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~46_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(78)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(86),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(78),
	combout => \adc_ram_shifter_1|data_b_1~46_combout\);

-- Location: LCFF_X10_Y8_N5
\adc_ram_shifter_1|data_b_1[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~46_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(94));

-- Location: LCCOMB_X10_Y12_N28
\adc_ram_shifter_1|data_b_1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~80_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(92),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data_b_1~80_combout\);

-- Location: LCFF_X10_Y12_N29
\adc_ram_shifter_1|data_b_1[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~80_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(100));

-- Location: LCCOMB_X10_Y8_N24
\adc_ram_shifter_1|data_a_1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~116_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(90)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(98),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(90),
	combout => \adc_ram_shifter_1|data_a_1~116_combout\);

-- Location: LCFF_X10_Y8_N25
\adc_ram_shifter_1|data_a_1[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~116_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(106));

-- Location: LCCOMB_X10_Y8_N20
\adc_ram_shifter_1|data_a_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~32_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(108)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(116),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(108),
	combout => \adc_ram_shifter_1|data_a_1~32_combout\);

-- Location: LCFF_X10_Y8_N21
\adc_ram_shifter_1|data_a_1[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~32_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(124));

-- Location: LCCOMB_X10_Y9_N18
\adc_ram_shifter_1|data_b_1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~74_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(81))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(81),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(89),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~74_combout\);

-- Location: LCFF_X10_Y9_N19
\adc_ram_shifter_1|data_b_1[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~74_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(97));

-- Location: LCCOMB_X19_Y8_N16
\adc_ram_shifter_1|data_a_1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~102_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(99))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(107),
	combout => \adc_ram_shifter_1|data_a_1~102_combout\);

-- Location: LCFF_X19_Y8_N17
\adc_ram_shifter_1|data_a_1[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~102_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(115));

-- Location: LCCOMB_X10_Y2_N26
\adc_ram_shifter_1|data_a_1~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~126_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(95))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(95),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(103),
	combout => \adc_ram_shifter_1|data_a_1~126_combout\);

-- Location: LCFF_X10_Y2_N27
\adc_ram_shifter_1|data_a_1[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~126_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(111));

-- Location: LCCOMB_X12_Y3_N30
\adc_ram_shifter_1|data_b_1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~111_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(31))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(31),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(39),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~111_combout\);

-- Location: LCFF_X12_Y3_N31
\adc_ram_shifter_1|data_b_1[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~111_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(47));

-- Location: LCCOMB_X10_Y8_N8
\adc_ram_shifter_1|data_a_1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~100_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(98))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(98),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(106),
	combout => \adc_ram_shifter_1|data_a_1~100_combout\);

-- Location: LCFF_X10_Y8_N9
\adc_ram_shifter_1|data_a_1[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~100_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(114));

-- Location: LCCOMB_X19_Y5_N4
\adc_ram_shifter_1|data_b_1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~85_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(14))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(14),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(22),
	combout => \adc_ram_shifter_1|data_b_1~85_combout\);

-- Location: LCFF_X19_Y5_N5
\adc_ram_shifter_1|data_b_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~85_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(30));

-- Location: LCCOMB_X10_Y5_N0
\adc_ram_shifter_1|data_b_1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~109_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(30)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(38),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(30),
	combout => \adc_ram_shifter_1|data_b_1~109_combout\);

-- Location: LCFF_X10_Y5_N1
\adc_ram_shifter_1|data_b_1[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~109_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(46));

-- Location: LCCOMB_X18_Y6_N28
\adc_ram_shifter_1|data_a_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~26_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(113),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \adc_ram_shifter_1|data_a_1~26_combout\);

-- Location: LCFF_X12_Y9_N1
\adc_ram_shifter_1|data_a_1[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~26_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(121));

-- Location: LCCOMB_X10_Y13_N28
\adc_ram_shifter_1|data_a_2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~10_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(122)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(2),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(122),
	combout => \adc_ram_shifter_1|data_a_2~10_combout\);

-- Location: LCFF_X10_Y13_N29
\adc_ram_shifter_1|data_a_2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~10_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(10));

-- Location: LCCOMB_X13_Y13_N0
\adc_ram_shifter_1|data_a_2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~9_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(121))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(121),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(1),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~9_combout\);

-- Location: LCFF_X13_Y13_N1
\adc_ram_shifter_1|data_a_2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~9_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(9));

-- Location: LCCOMB_X10_Y9_N0
\adc_ram_shifter_1|data_b_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~7_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(63))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(63),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(71),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~7_combout\);

-- Location: LCFF_X10_Y9_N1
\adc_ram_shifter_1|data_b_1[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~7_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(79));

-- Location: LCCOMB_X9_Y7_N30
\adc_ram_shifter_1|data_b_1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~45_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(77)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(85),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(77),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~45_combout\);

-- Location: LCFF_X9_Y7_N31
\adc_ram_shifter_1|data_b_1[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~45_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(93));

-- Location: LCCOMB_X10_Y12_N8
\adc_ram_shifter_1|data_b_1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~44_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(76))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(76),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data_b_1~44_combout\);

-- Location: LCFF_X10_Y12_N9
\adc_ram_shifter_1|data_b_1[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~44_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(92));

-- Location: LCCOMB_X10_Y8_N14
\adc_ram_shifter_1|data_a_1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~84_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(86))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(94),
	combout => \adc_ram_shifter_1|data_a_1~84_combout\);

-- Location: LCFF_X10_Y8_N15
\adc_ram_shifter_1|data_a_1[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~84_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(102));

-- Location: LCCOMB_X19_Y7_N6
\adc_ram_shifter_1|data_b_1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~62_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(126))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(126),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(6),
	combout => \adc_ram_shifter_1|data_b_1~62_combout\);

-- Location: LCFF_X19_Y7_N7
\adc_ram_shifter_1|data_b_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~62_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(14));

-- Location: LCCOMB_X10_Y12_N4
\adc_ram_shifter_1|data_a_1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~82_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(85)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(93),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(85),
	combout => \adc_ram_shifter_1|data_a_1~82_combout\);

-- Location: LCFF_X10_Y12_N5
\adc_ram_shifter_1|data_a_1[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~82_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(101));

-- Location: LCCOMB_X18_Y6_N20
\adc_ram_shifter_1|data_a_1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~98_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(97))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(97),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \adc_ram_shifter_1|data_a_1~98_combout\);

-- Location: LCFF_X18_Y6_N21
\adc_ram_shifter_1|data_a_1[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~98_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(113));

-- Location: LCCOMB_X19_Y7_N0
\adc_ram_shifter_1|data_a_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~24_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(104))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(104),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(112),
	combout => \adc_ram_shifter_1|data_a_1~24_combout\);

-- Location: LCFF_X19_Y7_N1
\adc_ram_shifter_1|data_a_1[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~24_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(120));

-- Location: LCCOMB_X13_Y13_N12
\adc_ram_shifter_1|data_a_2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~17_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(113)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(121),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(113),
	combout => \adc_ram_shifter_1|data_a_2~17_combout\);

-- Location: LCFF_X13_Y13_N13
\adc_ram_shifter_1|data_a_2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~17_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(1));

-- Location: LCCOMB_X10_Y12_N2
\adc_ram_shifter_1|data_b_1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~52_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(68)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(76),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(68),
	combout => \adc_ram_shifter_1|data_b_1~52_combout\);

-- Location: LCFF_X10_Y12_N3
\adc_ram_shifter_1|data_b_1[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~52_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(84));

-- Location: LCCOMB_X18_Y8_N2
\adc_ram_shifter_1|data_a_1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~80_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(84)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(92),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(84),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~80_combout\);

-- Location: LCFF_X18_Y8_N3
\adc_ram_shifter_1|data_a_1[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~80_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(100));

-- Location: LCCOMB_X10_Y6_N8
\adc_ram_shifter_1|data_b_1~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~121_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(20))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(20),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(28),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~121_combout\);

-- Location: LCFF_X10_Y6_N9
\adc_ram_shifter_1|data_b_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~121_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(36));

-- Location: LCCOMB_X12_Y2_N8
\adc_ram_shifter_1|data_b_1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~21_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(45)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(53),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(45),
	combout => \adc_ram_shifter_1|data_b_1~21_combout\);

-- Location: LCFF_X12_Y2_N9
\adc_ram_shifter_1|data_b_1[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~21_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(61));

-- Location: LCCOMB_X14_Y7_N8
\adc_ram_shifter_1|data_b_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~6_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(62)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(70),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(62),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~6_combout\);

-- Location: LCFF_X10_Y7_N5
\adc_ram_shifter_1|data_b_1[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~6_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(78));

-- Location: LCCOMB_X13_Y12_N20
\adc_ram_shifter_1|data_b_1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~51_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(67))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(67),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(75),
	combout => \adc_ram_shifter_1|data_b_1~51_combout\);

-- Location: LCFF_X13_Y12_N21
\adc_ram_shifter_1|data_b_1[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~51_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(83));

-- Location: LCCOMB_X10_Y8_N30
\adc_ram_shifter_1|data_a_1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~78_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(83))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(83),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(91),
	combout => \adc_ram_shifter_1|data_a_1~78_combout\);

-- Location: LCFF_X10_Y8_N31
\adc_ram_shifter_1|data_a_1[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~78_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(99));

-- Location: LCCOMB_X19_Y8_N2
\adc_ram_shifter_1|data_a_1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~96_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(96))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(96),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data_a_1~96_combout\);

-- Location: LCFF_X19_Y8_N3
\adc_ram_shifter_1|data_a_1[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~96_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(112));

-- Location: LCCOMB_X12_Y12_N0
\adc_ram_shifter_1|data_a_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~16_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(112)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(120),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(112),
	combout => \adc_ram_shifter_1|data_a_2~16_combout\);

-- Location: LCFF_X12_Y12_N1
\adc_ram_shifter_1|data_a_2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~16_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(0));

-- Location: LCCOMB_X12_Y13_N16
\adc_ram_shifter_1|data_b_1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~49_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(65))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(65),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data_b_1~49_combout\);

-- Location: LCFF_X12_Y13_N17
\adc_ram_shifter_1|data_b_1[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~49_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(81));

-- Location: LCCOMB_X10_Y10_N14
\adc_ram_shifter_1|data_b_1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~43_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(83),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(75),
	combout => \adc_ram_shifter_1|data_b_1~43_combout\);

-- Location: LCFF_X10_Y10_N15
\adc_ram_shifter_1|data_b_1[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~43_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(91));

-- Location: LCCOMB_X10_Y9_N24
\adc_ram_shifter_1|data_b_1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~15_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(55)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(63),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(55),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~15_combout\);

-- Location: LCFF_X10_Y9_N25
\adc_ram_shifter_1|data_b_1[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~15_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(71));

-- Location: LCCOMB_X9_Y7_N6
\adc_ram_shifter_1|data_b_1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~5_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(61)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(69),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(61),
	combout => \adc_ram_shifter_1|data_b_1~5_combout\);

-- Location: LCFF_X9_Y7_N7
\adc_ram_shifter_1|data_b_1[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~5_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(77));

-- Location: LCCOMB_X10_Y11_N16
\adc_ram_shifter_1|data_a_1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~47_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(79)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(87),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(79),
	combout => \adc_ram_shifter_1|data_a_1~47_combout\);

-- Location: LCFF_X10_Y11_N17
\adc_ram_shifter_1|data_a_1[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~47_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(95));

-- Location: LCCOMB_X12_Y7_N8
\adc_ram_shifter_1|data_b_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~42_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(74)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(82),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(74),
	combout => \adc_ram_shifter_1|data_b_1~42_combout\);

-- Location: LCFF_X12_Y7_N9
\adc_ram_shifter_1|data_b_1[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~42_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(90));

-- Location: LCCOMB_X15_Y5_N28
\adc_ram_shifter_1|data_b_1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~19_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(43))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(43),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(51),
	combout => \adc_ram_shifter_1|data_b_1~19_combout\);

-- Location: LCFF_X12_Y9_N29
\adc_ram_shifter_1|data_b_1[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~19_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(59));

-- Location: LCCOMB_X12_Y13_N24
\adc_ram_shifter_1|data_b_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~4_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(60))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(60),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(68),
	combout => \adc_ram_shifter_1|data_b_1~4_combout\);

-- Location: LCFF_X12_Y13_N25
\adc_ram_shifter_1|data_b_1[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~4_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(76));

-- Location: LCCOMB_X13_Y12_N14
\adc_ram_shifter_1|data_b_1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~41_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(73))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(73),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(81),
	combout => \adc_ram_shifter_1|data_b_1~41_combout\);

-- Location: LCFF_X13_Y12_N15
\adc_ram_shifter_1|data_b_1[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~41_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(89));

-- Location: LCCOMB_X10_Y9_N8
\adc_ram_shifter_1|data_b_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~14_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(54))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(54),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(62),
	combout => \adc_ram_shifter_1|data_b_1~14_combout\);

-- Location: LCFF_X10_Y9_N9
\adc_ram_shifter_1|data_b_1[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~14_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(70));

-- Location: LCCOMB_X13_Y5_N22
\adc_ram_shifter_1|data_b_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~3_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(59),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(67),
	combout => \adc_ram_shifter_1|data_b_1~3_combout\);

-- Location: LCFF_X15_Y5_N15
\adc_ram_shifter_1|data_b_1[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~3_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(75));

-- Location: LCCOMB_X10_Y11_N22
\adc_ram_shifter_1|data_a_1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~46_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(78)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(78),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~46_combout\);

-- Location: LCFF_X10_Y11_N23
\adc_ram_shifter_1|data_a_1[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~46_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(94));

-- Location: LCCOMB_X12_Y11_N24
\adc_ram_shifter_1|data_b_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~40_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(72)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(80),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(72),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~40_combout\);

-- Location: LCFF_X12_Y11_N25
\adc_ram_shifter_1|data_b_1[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~40_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(88));

-- Location: LCCOMB_X12_Y2_N12
\adc_ram_shifter_1|data_b_1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~13_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(53))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(53),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(61),
	combout => \adc_ram_shifter_1|data_b_1~13_combout\);

-- Location: LCFF_X12_Y2_N13
\adc_ram_shifter_1|data_b_1[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~13_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(69));

-- Location: LCCOMB_X10_Y10_N4
\adc_ram_shifter_1|data_b_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~2_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(58)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(66),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(58),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~2_combout\);

-- Location: LCFF_X12_Y11_N23
\adc_ram_shifter_1|data_b_1[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~2_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(74));

-- Location: LCCOMB_X12_Y12_N4
\adc_ram_shifter_1|data_b_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~0_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(56))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(56),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(64),
	combout => \adc_ram_shifter_1|data_b_1~0_combout\);

-- Location: LCFF_X12_Y12_N5
\adc_ram_shifter_1|data_b_1[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~0_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(72));

-- Location: LCCOMB_X10_Y12_N16
\adc_ram_shifter_1|data_a_1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~52_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(68)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(76),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(68),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~52_combout\);

-- Location: LCFF_X10_Y12_N17
\adc_ram_shifter_1|data_a_1[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~52_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(84));

-- Location: LCCOMB_X10_Y8_N10
\adc_ram_shifter_1|data_a_1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~76_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(82))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(82),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(90),
	combout => \adc_ram_shifter_1|data_a_1~76_combout\);

-- Location: LCFF_X10_Y8_N11
\adc_ram_shifter_1|data_a_1[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~76_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(98));

-- Location: LCCOMB_X14_Y3_N26
\adc_ram_shifter_1|data_b_1~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~119_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(19))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(19),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(27),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~119_combout\);

-- Location: LCFF_X14_Y3_N27
\adc_ram_shifter_1|data_b_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~119_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(35));

-- Location: LCCOMB_X18_Y4_N10
\adc_ram_shifter_1|data_b_1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~39_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(39)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(47),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(39),
	combout => \adc_ram_shifter_1|data_b_1~39_combout\);

-- Location: LCFF_X18_Y4_N11
\adc_ram_shifter_1|data_b_1[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~39_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(55));

-- Location: LCCOMB_X12_Y12_N14
\adc_ram_shifter_1|data_a_1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~74_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(81))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(81),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(89),
	combout => \adc_ram_shifter_1|data_a_1~74_combout\);

-- Location: LCFF_X12_Y12_N15
\adc_ram_shifter_1|data_a_1[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~74_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(97));

-- Location: LCCOMB_X18_Y7_N14
\adc_ram_shifter_1|data_a_1~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~124_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(94)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(102),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(94),
	combout => \adc_ram_shifter_1|data_a_1~124_combout\);

-- Location: LCFF_X18_Y7_N15
\adc_ram_shifter_1|data_a_1[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~124_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(110));

-- Location: LCCOMB_X10_Y5_N22
\adc_ram_shifter_1|data_b_1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~37_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(38)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(46),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(38),
	combout => \adc_ram_shifter_1|data_b_1~37_combout\);

-- Location: LCFF_X10_Y5_N23
\adc_ram_shifter_1|data_b_1[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~37_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(54));

-- Location: LCCOMB_X12_Y13_N26
\adc_ram_shifter_1|data_b_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~12_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(52)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(60),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(52),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~12_combout\);

-- Location: LCFF_X12_Y13_N27
\adc_ram_shifter_1|data_b_1[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~12_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(68));

-- Location: LCCOMB_X13_Y11_N16
\adc_ram_shifter_1|data_a_1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~50_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(66))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(66),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(74),
	combout => \adc_ram_shifter_1|data_a_1~50_combout\);

-- Location: LCFF_X12_Y12_N11
\adc_ram_shifter_1|data_a_1[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~50_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(82));

-- Location: LCCOMB_X10_Y10_N28
\adc_ram_shifter_1|data_a_1~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~122_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(93)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(101),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(93),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~122_combout\);

-- Location: LCFF_X10_Y10_N29
\adc_ram_shifter_1|data_a_1[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~122_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(109));

-- Location: LCCOMB_X12_Y2_N14
\adc_ram_shifter_1|data_b_1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~35_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(37))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(45),
	combout => \adc_ram_shifter_1|data_b_1~35_combout\);

-- Location: LCFF_X12_Y2_N15
\adc_ram_shifter_1|data_b_1[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~35_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(53));

-- Location: LCCOMB_X10_Y8_N22
\adc_ram_shifter_1|data_a_1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~72_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(80))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(80),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(88),
	combout => \adc_ram_shifter_1|data_a_1~72_combout\);

-- Location: LCFF_X10_Y8_N23
\adc_ram_shifter_1|data_a_1[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~72_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(96));

-- Location: LCCOMB_X12_Y1_N24
\adc_ram_shifter_1|data_b_1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~117_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(18))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(26),
	combout => \adc_ram_shifter_1|data_b_1~117_combout\);

-- Location: LCFF_X12_Y1_N25
\adc_ram_shifter_1|data_b_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~117_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(34));

-- Location: LCCOMB_X10_Y5_N20
\adc_ram_shifter_1|data_b_1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~29_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(34))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(34),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(42),
	combout => \adc_ram_shifter_1|data_b_1~29_combout\);

-- Location: LCFF_X10_Y5_N21
\adc_ram_shifter_1|data_b_1[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~29_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(50));

-- Location: LCCOMB_X15_Y5_N20
\adc_ram_shifter_1|data_b_1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~11_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(51))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(51),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(59),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~11_combout\);

-- Location: LCFF_X15_Y5_N21
\adc_ram_shifter_1|data_b_1[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~11_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(67));

-- Location: LCCOMB_X10_Y13_N0
\adc_ram_shifter_1|data_a_1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~49_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(65)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(73),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(65),
	combout => \adc_ram_shifter_1|data_a_1~49_combout\);

-- Location: LCFF_X10_Y13_N1
\adc_ram_shifter_1|data_a_1[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~49_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(81));

-- Location: LCCOMB_X10_Y7_N16
\adc_ram_shifter_1|data_a_1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~86_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(87))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(87),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(95),
	combout => \adc_ram_shifter_1|data_a_1~86_combout\);

-- Location: LCFF_X10_Y7_N17
\adc_ram_shifter_1|data_a_1[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~86_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(103));

-- Location: LCCOMB_X10_Y7_N0
\adc_ram_shifter_1|data_a_1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~85_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(14)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(22),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(14),
	combout => \adc_ram_shifter_1|data_a_1~85_combout\);

-- Location: LCFF_X10_Y7_N1
\adc_ram_shifter_1|data_a_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~85_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(30));

-- Location: LCCOMB_X10_Y5_N4
\adc_ram_shifter_1|data_a_1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~99_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(25)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(33),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(25),
	combout => \adc_ram_shifter_1|data_a_1~99_combout\);

-- Location: LCFF_X10_Y5_N5
\adc_ram_shifter_1|data_a_1[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~99_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(41));

-- Location: LCCOMB_X13_Y1_N28
\adc_ram_shifter_1|data_b_1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~81_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(12))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(12),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(20),
	combout => \adc_ram_shifter_1|data_b_1~81_combout\);

-- Location: LCFF_X12_Y4_N1
\adc_ram_shifter_1|data_b_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~81_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(28));

-- Location: LCCOMB_X12_Y1_N20
\adc_ram_shifter_1|data_b_1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~115_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(17)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(25),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(17),
	combout => \adc_ram_shifter_1|data_b_1~115_combout\);

-- Location: LCFF_X12_Y1_N21
\adc_ram_shifter_1|data_b_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~115_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(33));

-- Location: LCCOMB_X14_Y5_N28
\adc_ram_shifter_1|data_a_1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~97_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(24))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(24),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(32),
	combout => \adc_ram_shifter_1|data_a_1~97_combout\);

-- Location: LCFF_X10_Y5_N13
\adc_ram_shifter_1|data_a_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~97_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(40));

-- Location: LCCOMB_X10_Y6_N10
\adc_ram_shifter_1|data_a_1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~111_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(31)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(39),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(31),
	combout => \adc_ram_shifter_1|data_a_1~111_combout\);

-- Location: LCFF_X10_Y6_N11
\adc_ram_shifter_1|data_a_1[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~111_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(47));

-- Location: LCCOMB_X12_Y5_N0
\adc_ram_shifter_1|data_b_1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~27_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(33)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(33),
	combout => \adc_ram_shifter_1|data_b_1~27_combout\);

-- Location: LCFF_X12_Y5_N1
\adc_ram_shifter_1|data_b_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~27_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(49));

-- Location: LCCOMB_X10_Y5_N16
\adc_ram_shifter_1|data_b_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~10_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(50)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(58),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(50),
	combout => \adc_ram_shifter_1|data_b_1~10_combout\);

-- Location: LCFF_X10_Y5_N17
\adc_ram_shifter_1|data_b_1[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~10_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(66));

-- Location: LCCOMB_X15_Y9_N6
\adc_ram_shifter_1|data_b_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~9_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(49)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(57),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(49),
	combout => \adc_ram_shifter_1|data_b_1~9_combout\);

-- Location: LCFF_X15_Y9_N7
\adc_ram_shifter_1|data_b_1[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~9_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(65));

-- Location: LCCOMB_X10_Y11_N0
\adc_ram_shifter_1|data_a_2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~39_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(15))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(15),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(23),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~39_combout\);

-- Location: LCFF_X10_Y11_N1
\adc_ram_shifter_1|data_a_2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~39_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(31));

-- Location: LCCOMB_X12_Y1_N28
\adc_ram_shifter_1|data_b_1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~87_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(23),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(15),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~87_combout\);

-- Location: LCFF_X12_Y1_N29
\adc_ram_shifter_1|data_b_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~87_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(31));

-- Location: LCCOMB_X14_Y3_N24
\adc_ram_shifter_1|data_b_1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~79_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(11))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(11),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(19),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~79_combout\);

-- Location: LCFF_X14_Y3_N25
\adc_ram_shifter_1|data_b_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~79_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(27));

-- Location: LCCOMB_X13_Y3_N4
\adc_ram_shifter_1|data_b_1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~95_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(7)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(15),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data_b_1~95_combout\);

-- Location: LCCOMB_X14_Y2_N2
\adc_ram_shifter_1|data_b_1[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1[23]~feeder_combout\ = \adc_ram_shifter_1|data_b_1~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|data_b_1~95_combout\,
	combout => \adc_ram_shifter_1|data_b_1[23]~feeder_combout\);

-- Location: LCFF_X14_Y2_N3
\adc_ram_shifter_1|data_b_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1[23]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(23));

-- Location: LCCOMB_X15_Y9_N4
\adc_ram_shifter_1|data_b_1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~17_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(49),
	combout => \adc_ram_shifter_1|data_b_1~17_combout\);

-- Location: LCFF_X15_Y9_N5
\adc_ram_shifter_1|data_b_1[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~17_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(57));

-- Location: LCCOMB_X10_Y13_N10
\adc_ram_shifter_1|data_a_2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~38_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(14))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(14),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(22),
	combout => \adc_ram_shifter_1|data_a_2~38_combout\);

-- Location: LCFF_X10_Y13_N11
\adc_ram_shifter_1|data_a_2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~38_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(30));

-- Location: LCCOMB_X19_Y5_N18
\adc_ram_shifter_1|data_b_1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~94_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(6)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(6),
	combout => \adc_ram_shifter_1|data_b_1~94_combout\);

-- Location: LCFF_X19_Y5_N19
\adc_ram_shifter_1|data_b_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~94_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(22));

-- Location: LCCOMB_X14_Y5_N18
\adc_ram_shifter_1|data_b_1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~77_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(10)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(10),
	combout => \adc_ram_shifter_1|data_b_1~77_combout\);

-- Location: LCFF_X12_Y5_N25
\adc_ram_shifter_1|data_b_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~77_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(26));

-- Location: LCCOMB_X10_Y1_N6
\adc_ram_shifter_1|data_b_1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~93_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(5)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(13),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(5),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~93_combout\);

-- Location: LCFF_X10_Y1_N7
\adc_ram_shifter_1|data_b_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~93_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(21));

-- Location: LCCOMB_X10_Y4_N10
\adc_ram_shifter_1|data_b_1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~75_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(9)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(17),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data_b_1~75_combout\);

-- Location: LCFF_X10_Y4_N11
\adc_ram_shifter_1|data_b_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~75_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(25));

-- Location: LCCOMB_X10_Y7_N12
\adc_ram_shifter_1|data_a_1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~109_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(30)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(38),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(30),
	combout => \adc_ram_shifter_1|data_a_1~109_combout\);

-- Location: LCFF_X10_Y7_N13
\adc_ram_shifter_1|data_a_1[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~109_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(46));

-- Location: LCCOMB_X14_Y5_N6
\adc_ram_shifter_1|data_b_1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~33_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(36)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(44),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(36),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~33_combout\);

-- Location: LCFF_X15_Y5_N1
\adc_ram_shifter_1|data_b_1[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~33_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(52));

-- Location: LCCOMB_X12_Y10_N4
\adc_ram_shifter_1|data_a_1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~23_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(47))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(47),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(55),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~23_combout\);

-- Location: LCFF_X12_Y9_N5
\adc_ram_shifter_1|data_a_1[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~23_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(63));

-- Location: LCCOMB_X19_Y11_N12
\adc_ram_shifter_1|data_a_1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~7_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(63)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(71),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(63),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~7_combout\);

-- Location: LCFF_X19_Y11_N13
\adc_ram_shifter_1|data_a_1[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~7_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(79));

-- Location: LCCOMB_X15_Y11_N16
\adc_ram_shifter_1|data_a_1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~43_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(83),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \adc_ram_shifter_1|data_a_1~43_combout\);

-- Location: LCFF_X15_Y11_N17
\adc_ram_shifter_1|data_a_1[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~43_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(91));

-- Location: LCCOMB_X10_Y10_N8
\adc_ram_shifter_1|data_a_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~22_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(46))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(46),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(54),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~22_combout\);

-- Location: LCFF_X10_Y10_N9
\adc_ram_shifter_1|data_a_1[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~22_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(62));

-- Location: LCCOMB_X10_Y10_N30
\adc_ram_shifter_1|data_a_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~14_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(54)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(62),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(54),
	combout => \adc_ram_shifter_1|data_a_1~14_combout\);

-- Location: LCFF_X10_Y10_N31
\adc_ram_shifter_1|data_a_1[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~14_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(70));

-- Location: LCCOMB_X10_Y12_N30
\adc_ram_shifter_1|data_a_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~4_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(60)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(68),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(60),
	combout => \adc_ram_shifter_1|data_a_1~4_combout\);

-- Location: LCFF_X9_Y12_N19
\adc_ram_shifter_1|data_a_1[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~4_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(76));

-- Location: LCCOMB_X9_Y10_N30
\adc_ram_shifter_1|data_a_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~42_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(74))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(74),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(82),
	combout => \adc_ram_shifter_1|data_a_1~42_combout\);

-- Location: LCFF_X10_Y10_N21
\adc_ram_shifter_1|data_a_1[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~42_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(90));

-- Location: LCCOMB_X10_Y10_N0
\adc_ram_shifter_1|data_a_1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~21_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(45))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(45),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data_a_1~21_combout\);

-- Location: LCFF_X10_Y10_N1
\adc_ram_shifter_1|data_a_1[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~21_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(61));

-- Location: LCCOMB_X12_Y13_N2
\adc_ram_shifter_1|data_a_1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~13_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(53)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(61),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data_a_1~13_combout\);

-- Location: LCFF_X12_Y13_N3
\adc_ram_shifter_1|data_a_1[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~13_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(69));

-- Location: LCCOMB_X13_Y9_N12
\adc_ram_shifter_1|data_a_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~3_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(59),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(67),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~3_combout\);

-- Location: LCFF_X12_Y11_N31
\adc_ram_shifter_1|data_a_1[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~3_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(75));

-- Location: LCCOMB_X12_Y12_N30
\adc_ram_shifter_1|data_b_1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~48_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(64)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(72),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(64),
	combout => \adc_ram_shifter_1|data_b_1~48_combout\);

-- Location: LCFF_X12_Y12_N31
\adc_ram_shifter_1|data_b_1[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~48_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(80));

-- Location: LCCOMB_X10_Y13_N14
\adc_ram_shifter_1|data_a_1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~41_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(73))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(73),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(81),
	combout => \adc_ram_shifter_1|data_a_1~41_combout\);

-- Location: LCFF_X10_Y13_N15
\adc_ram_shifter_1|data_a_1[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~41_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(89));

-- Location: LCCOMB_X10_Y9_N16
\adc_ram_shifter_1|data_a_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~20_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(52),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data_a_1~20_combout\);

-- Location: LCFF_X10_Y9_N17
\adc_ram_shifter_1|data_a_1[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~20_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(60));

-- Location: LCCOMB_X10_Y11_N30
\adc_ram_shifter_1|data_a_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~2_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(58))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(58),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(66),
	combout => \adc_ram_shifter_1|data_a_1~2_combout\);

-- Location: LCFF_X10_Y11_N31
\adc_ram_shifter_1|data_a_1[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~2_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(74));

-- Location: LCCOMB_X12_Y13_N28
\adc_ram_shifter_1|data_a_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~0_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(56))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(56),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(64),
	combout => \adc_ram_shifter_1|data_a_1~0_combout\);

-- Location: LCFF_X12_Y13_N29
\adc_ram_shifter_1|data_a_1[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~0_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(72));

-- Location: LCCOMB_X10_Y11_N8
\adc_ram_shifter_1|data_a_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~40_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(72)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(80),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(72),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~40_combout\);

-- Location: LCFF_X10_Y11_N9
\adc_ram_shifter_1|data_a_1[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~40_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(88));

-- Location: LCCOMB_X10_Y9_N12
\adc_ram_shifter_1|data_a_1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~19_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(43))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(43),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(51),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~19_combout\);

-- Location: LCFF_X10_Y9_N13
\adc_ram_shifter_1|data_a_1[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~19_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(59));

-- Location: LCCOMB_X10_Y9_N20
\adc_ram_shifter_1|data_a_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~10_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(50))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(50),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(58),
	combout => \adc_ram_shifter_1|data_a_1~10_combout\);

-- Location: LCFF_X10_Y9_N21
\adc_ram_shifter_1|data_a_1[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~10_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(66));

-- Location: LCCOMB_X13_Y13_N22
\adc_ram_shifter_1|data_a_1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~9_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(49)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(57),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(49),
	combout => \adc_ram_shifter_1|data_a_1~9_combout\);

-- Location: LCFF_X13_Y13_N23
\adc_ram_shifter_1|data_a_1[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~9_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(65));

-- Location: LCCOMB_X12_Y5_N16
\adc_ram_shifter_1|data_b_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~8_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(48)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(56),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(48),
	combout => \adc_ram_shifter_1|data_b_1~8_combout\);

-- Location: LCFF_X12_Y5_N17
\adc_ram_shifter_1|data_b_1[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~8_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(64));

-- Location: LCCOMB_X12_Y11_N8
\adc_ram_shifter_1|data_a_2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~37_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(13),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(21),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~37_combout\);

-- Location: LCFF_X12_Y11_N9
\adc_ram_shifter_1|data_a_2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~37_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(29));

-- Location: LCCOMB_X14_Y2_N16
\adc_ram_shifter_1|data_b_1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~92_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(4)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(12),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(4),
	combout => \adc_ram_shifter_1|data_b_1~92_combout\);

-- Location: LCFF_X14_Y2_N17
\adc_ram_shifter_1|data_b_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~92_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(20));

-- Location: LCCOMB_X12_Y9_N22
\adc_ram_shifter_1|data_a_1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~29_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(34))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(34),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(42),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~29_combout\);

-- Location: LCFF_X12_Y9_N23
\adc_ram_shifter_1|data_a_1[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~29_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(50));

-- Location: LCCOMB_X12_Y13_N20
\adc_ram_shifter_1|data_a_1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~17_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(41),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(49),
	combout => \adc_ram_shifter_1|data_a_1~17_combout\);

-- Location: LCFF_X12_Y13_N21
\adc_ram_shifter_1|data_a_1[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~17_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(57));

-- Location: LCCOMB_X10_Y11_N24
\adc_ram_shifter_1|data_a_1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~55_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(71)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(79),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(71),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~55_combout\);

-- Location: LCFF_X10_Y11_N25
\adc_ram_shifter_1|data_a_1[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~55_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(87));

-- Location: LCCOMB_X20_Y5_N24
\adc_ram_shifter_1|data_b_1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~91_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(3))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(3),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \adc_ram_shifter_1|data_b_1~91_combout\);

-- Location: LCFF_X20_Y5_N25
\adc_ram_shifter_1|data_b_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~91_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(19));

-- Location: LCCOMB_X10_Y5_N24
\adc_ram_shifter_1|data_a_1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~27_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(33))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(33),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(41),
	combout => \adc_ram_shifter_1|data_a_1~27_combout\);

-- Location: LCFF_X10_Y5_N25
\adc_ram_shifter_1|data_a_1[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~27_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(49));

-- Location: LCCOMB_X12_Y5_N28
\adc_ram_shifter_1|data_b_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~16_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(48),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~16_combout\);

-- Location: LCFF_X12_Y5_N29
\adc_ram_shifter_1|data_b_1[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~16_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(56));

-- Location: LCCOMB_X10_Y11_N4
\adc_ram_shifter_1|data_a_1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~54_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(70))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(70),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(78),
	combout => \adc_ram_shifter_1|data_a_1~54_combout\);

-- Location: LCFF_X10_Y11_N5
\adc_ram_shifter_1|data_a_1[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~54_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(86));

-- Location: LCCOMB_X20_Y5_N30
\adc_ram_shifter_1|data_b_1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~90_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(2))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(2),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(10),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~90_combout\);

-- Location: LCFF_X20_Y5_N31
\adc_ram_shifter_1|data_b_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~90_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(18));

-- Location: LCCOMB_X10_Y3_N14
\adc_ram_shifter_1|data_b_1~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~123_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(21))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(21),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(29),
	combout => \adc_ram_shifter_1|data_b_1~123_combout\);

-- Location: LCFF_X10_Y3_N15
\adc_ram_shifter_1|data_b_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~123_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(37));

-- Location: LCCOMB_X10_Y6_N6
\adc_ram_shifter_1|data_a_1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~107_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(29))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(29),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(37),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~107_combout\);

-- Location: LCFF_X10_Y6_N7
\adc_ram_shifter_1|data_a_1[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~107_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(45));

-- Location: LCCOMB_X12_Y5_N30
\adc_ram_shifter_1|data_b_1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~25_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(32)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(32),
	combout => \adc_ram_shifter_1|data_b_1~25_combout\);

-- Location: LCFF_X12_Y5_N31
\adc_ram_shifter_1|data_b_1[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~25_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(48));

-- Location: LCCOMB_X13_Y13_N24
\adc_ram_shifter_1|data_a_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~16_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(40)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~16_combout\);

-- Location: LCFF_X13_Y13_N25
\adc_ram_shifter_1|data_a_1[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~16_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(56));

-- Location: LCCOMB_X12_Y13_N10
\adc_ram_shifter_1|data_a_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~8_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(48))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(56),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~8_combout\);

-- Location: LCFF_X12_Y13_N11
\adc_ram_shifter_1|data_a_1[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~8_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(64));

-- Location: LCCOMB_X12_Y11_N20
\adc_ram_shifter_1|data_a_1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~53_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(69)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(77),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(69),
	combout => \adc_ram_shifter_1|data_a_1~53_combout\);

-- Location: LCFF_X12_Y11_N21
\adc_ram_shifter_1|data_a_1[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~53_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(85));

-- Location: LCCOMB_X10_Y4_N28
\adc_ram_shifter_1|data_b_1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~89_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data_b_1~89_combout\);

-- Location: LCFF_X10_Y4_N29
\adc_ram_shifter_1|data_b_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~89_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(17));

-- Location: LCCOMB_X10_Y7_N10
\adc_ram_shifter_1|data_a_1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~87_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(15))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(15),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(23),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~87_combout\);

-- Location: LCFF_X10_Y7_N11
\adc_ram_shifter_1|data_a_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~87_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(31));

-- Location: LCCOMB_X19_Y5_N20
\adc_ram_shifter_1|data_b_1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~73_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(8),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data_b_1~73_combout\);

-- Location: LCFF_X19_Y5_N21
\adc_ram_shifter_1|data_b_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~73_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(24));

-- Location: LCCOMB_X18_Y7_N8
\adc_ram_shifter_1|data_a_1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~95_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(15),
	combout => \adc_ram_shifter_1|data_a_1~95_combout\);

-- Location: LCCOMB_X19_Y5_N8
\adc_ram_shifter_1|data_a_1[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1[23]~feeder_combout\ = \adc_ram_shifter_1|data_a_1~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|data_a_1~95_combout\,
	combout => \adc_ram_shifter_1|data_a_1[23]~feeder_combout\);

-- Location: LCFF_X19_Y5_N9
\adc_ram_shifter_1|data_a_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1[23]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(23));

-- Location: LCCOMB_X9_Y7_N22
\adc_ram_shifter_1|data_a_1~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~123_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(21)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(29),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(21),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~123_combout\);

-- Location: LCFF_X9_Y7_N23
\adc_ram_shifter_1|data_a_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~123_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(37));

-- Location: LCCOMB_X10_Y6_N22
\adc_ram_shifter_1|data_a_1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~39_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(39))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(39),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(47),
	combout => \adc_ram_shifter_1|data_a_1~39_combout\);

-- Location: LCFF_X10_Y6_N23
\adc_ram_shifter_1|data_a_1[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~39_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(55));

-- Location: LCCOMB_X9_Y7_N10
\adc_ram_shifter_1|data_b_1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~71_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(127),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(119),
	combout => \adc_ram_shifter_1|data_b_1~71_combout\);

-- Location: LCFF_X9_Y7_N11
\adc_ram_shifter_1|data_b_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~71_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(7));

-- Location: LCCOMB_X10_Y6_N28
\adc_ram_shifter_1|data_a_1~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~121_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(28),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~121_combout\);

-- Location: LCFF_X10_Y6_N29
\adc_ram_shifter_1|data_a_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~121_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(36));

-- Location: LCCOMB_X10_Y12_N26
\adc_ram_shifter_1|data_a_1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~37_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(38))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(38),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(46),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~37_combout\);

-- Location: LCFF_X10_Y12_N27
\adc_ram_shifter_1|data_a_1[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~37_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(54));

-- Location: LCCOMB_X10_Y5_N12
\adc_ram_shifter_1|data_b_1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~70_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(118))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(118),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(126),
	combout => \adc_ram_shifter_1|data_b_1~70_combout\);

-- Location: LCFF_X15_Y8_N21
\adc_ram_shifter_1|data_b_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~70_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(6));

-- Location: LCCOMB_X10_Y7_N18
\adc_ram_shifter_1|data_a_1~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~119_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(19))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(19),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data_a_1~119_combout\);

-- Location: LCFF_X10_Y7_N19
\adc_ram_shifter_1|data_a_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~119_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(35));

-- Location: LCCOMB_X10_Y10_N2
\adc_ram_shifter_1|data_a_1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~35_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(37)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(45),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(37),
	combout => \adc_ram_shifter_1|data_a_1~35_combout\);

-- Location: LCFF_X10_Y10_N3
\adc_ram_shifter_1|data_a_1[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~35_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(53));

-- Location: LCCOMB_X18_Y8_N16
\adc_ram_shifter_1|data_b_1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~69_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(117)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(125),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data_b_1~69_combout\);

-- Location: LCFF_X18_Y8_N17
\adc_ram_shifter_1|data_b_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~69_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(5));

-- Location: LCFF_X22_Y5_N25
\adc_ram_shifter_1|temp_shift[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(14));

-- Location: LCCOMB_X10_Y5_N8
\adc_ram_shifter_1|data_a_1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~62_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(14)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(6),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \adc_ram_shifter_1|temp_shift\(14),
	combout => \adc_ram_shifter_1|data_a_1~62_combout\);

-- Location: LCFF_X10_Y5_N9
\adc_ram_shifter_1|data_a_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~62_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(14));

-- Location: LCCOMB_X10_Y7_N30
\adc_ram_shifter_1|data_a_1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~94_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(6)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(6),
	combout => \adc_ram_shifter_1|data_a_1~94_combout\);

-- Location: LCFF_X10_Y5_N27
\adc_ram_shifter_1|data_a_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~94_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(22));

-- Location: LCCOMB_X12_Y6_N2
\adc_ram_shifter_1|data_a_1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~81_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(12)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(12),
	combout => \adc_ram_shifter_1|data_a_1~81_combout\);

-- Location: LCFF_X12_Y6_N3
\adc_ram_shifter_1|data_a_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~81_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(28));

-- Location: LCCOMB_X18_Y7_N0
\adc_ram_shifter_1|data_a_1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~61_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \adc_ram_shifter_1|temp_shift\(13),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data_a_1~61_combout\);

-- Location: LCFF_X12_Y7_N23
\adc_ram_shifter_1|data_a_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~61_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(13));

-- Location: LCCOMB_X9_Y7_N14
\adc_ram_shifter_1|data_a_1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~93_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(5)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data_a_1~93_combout\);

-- Location: LCFF_X9_Y7_N15
\adc_ram_shifter_1|data_a_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~93_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(21));

-- Location: LCCOMB_X12_Y7_N0
\adc_ram_shifter_1|data_a_1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~77_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(10)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(18),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(10),
	combout => \adc_ram_shifter_1|data_a_1~77_combout\);

-- Location: LCFF_X12_Y7_N1
\adc_ram_shifter_1|data_a_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~77_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(26));

-- Location: LCCOMB_X12_Y2_N18
\adc_ram_shifter_1|data_a_1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~117_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(18))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(18),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(26),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~117_combout\);

-- Location: LCFF_X12_Y6_N15
\adc_ram_shifter_1|data_a_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~117_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(34));

-- Location: LCCOMB_X10_Y6_N18
\adc_ram_shifter_1|data_a_1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~33_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(36))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(36),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(44),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~33_combout\);

-- Location: LCFF_X10_Y6_N19
\adc_ram_shifter_1|data_a_1[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~33_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(52));

-- Location: LCCOMB_X20_Y5_N8
\adc_ram_shifter_1|data_b_1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~59_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(123))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(123),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(3),
	combout => \adc_ram_shifter_1|data_b_1~59_combout\);

-- Location: LCFF_X20_Y5_N9
\adc_ram_shifter_1|data_b_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~59_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(11));

-- Location: LCCOMB_X20_Y5_N22
\adc_ram_shifter_1|data_b_1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~58_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(122)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(2),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(122),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~58_combout\);

-- Location: LCFF_X20_Y5_N23
\adc_ram_shifter_1|data_b_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~58_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(10));

-- Location: LCCOMB_X10_Y4_N6
\adc_ram_shifter_1|data_b_1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~57_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(121))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(121),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(1),
	combout => \adc_ram_shifter_1|data_b_1~57_combout\);

-- Location: LCFF_X10_Y4_N7
\adc_ram_shifter_1|data_b_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~57_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(9));

-- Location: LCCOMB_X12_Y6_N6
\adc_ram_shifter_1|data_a_1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~92_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(4))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(4),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(12),
	combout => \adc_ram_shifter_1|data_a_1~92_combout\);

-- Location: LCFF_X12_Y6_N7
\adc_ram_shifter_1|data_a_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~92_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(20));

-- Location: LCCOMB_X18_Y7_N10
\adc_ram_shifter_1|data_b_1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~67_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(123),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(115),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~67_combout\);

-- Location: LCFF_X18_Y7_N11
\adc_ram_shifter_1|data_b_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~67_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(3));

-- Location: LCCOMB_X10_Y7_N22
\adc_ram_shifter_1|data_a_1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~91_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(3))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(3),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(11),
	combout => \adc_ram_shifter_1|data_a_1~91_combout\);

-- Location: LCFF_X10_Y7_N23
\adc_ram_shifter_1|data_a_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~91_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(19));

-- Location: LCCOMB_X19_Y7_N12
\adc_ram_shifter_1|data_b_1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~66_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(114))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(114),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(122),
	combout => \adc_ram_shifter_1|data_b_1~66_combout\);

-- Location: LCFF_X19_Y7_N13
\adc_ram_shifter_1|data_b_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~66_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(2));

-- Location: LCCOMB_X12_Y7_N2
\adc_ram_shifter_1|data_a_1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~90_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(2)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(10),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(2),
	combout => \adc_ram_shifter_1|data_a_1~90_combout\);

-- Location: LCFF_X12_Y7_N3
\adc_ram_shifter_1|data_a_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~90_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(18));

-- Location: LCCOMB_X13_Y6_N4
\adc_ram_shifter_1|data_b_1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~65_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(113)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(121),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(113),
	combout => \adc_ram_shifter_1|data_b_1~65_combout\);

-- Location: LCFF_X12_Y4_N25
\adc_ram_shifter_1|data_b_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_b_1~65_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(1));

-- Location: LCCOMB_X22_Y7_N12
\adc_ram_shifter_1|data_a_1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~89_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data_a_1~89_combout\);

-- Location: LCFF_X22_Y7_N13
\adc_ram_shifter_1|data_a_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~89_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(17));

-- Location: LCCOMB_X12_Y7_N16
\adc_ram_shifter_1|data_a_1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~75_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(9)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(17),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data_a_1~75_combout\);

-- Location: LCFF_X12_Y7_N17
\adc_ram_shifter_1|data_a_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~75_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(25));

-- Location: LCCOMB_X18_Y7_N12
\adc_ram_shifter_1|data_a_1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~60_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(12))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|temp_shift\(12),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(4),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_1~60_combout\);

-- Location: LCFF_X18_Y7_N13
\adc_ram_shifter_1|data_a_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~60_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(12));

-- Location: LCCOMB_X13_Y7_N12
\adc_ram_shifter_1|data_a_1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~59_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(11))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|temp_shift\(11),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(3),
	combout => \adc_ram_shifter_1|data_a_1~59_combout\);

-- Location: LCFF_X12_Y7_N15
\adc_ram_shifter_1|data_a_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~59_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(11));

-- Location: LCCOMB_X12_Y7_N28
\adc_ram_shifter_1|data_a_1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~58_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(10))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(10),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(2),
	combout => \adc_ram_shifter_1|data_a_1~58_combout\);

-- Location: LCFF_X12_Y7_N29
\adc_ram_shifter_1|data_a_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~58_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(10));

-- Location: LCFF_X22_Y7_N11
\adc_ram_shifter_1|temp_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(9));

-- Location: LCCOMB_X22_Y7_N4
\adc_ram_shifter_1|data_a_1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~57_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(9)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(1),
	datad => \adc_ram_shifter_1|temp_shift\(9),
	combout => \adc_ram_shifter_1|data_a_1~57_combout\);

-- Location: LCFF_X22_Y7_N5
\adc_ram_shifter_1|data_a_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~57_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(9));

-- Location: LCCOMB_X19_Y5_N6
\adc_ram_shifter_1|data_b_1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~88_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(0))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(0),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(8),
	combout => \adc_ram_shifter_1|data_b_1~88_combout\);

-- Location: LCFF_X19_Y5_N7
\adc_ram_shifter_1|data_b_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~88_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(16));

-- Location: LCCOMB_X14_Y5_N10
\adc_ram_shifter_1|data_a_1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~25_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(32)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(32),
	combout => \adc_ram_shifter_1|data_a_1~25_combout\);

-- Location: LCFF_X15_Y5_N17
\adc_ram_shifter_1|data_a_1[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data_a_1~25_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(48));

-- Location: LCCOMB_X19_Y7_N8
\adc_ram_shifter_1|data_b_1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~64_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(112))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(112),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(120),
	combout => \adc_ram_shifter_1|data_b_1~64_combout\);

-- Location: LCFF_X19_Y7_N9
\adc_ram_shifter_1|data_b_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~64_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(0));

-- Location: LCCOMB_X15_Y8_N30
\adc_ram_shifter_1|data_a_1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~88_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(0)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(8),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(0),
	combout => \adc_ram_shifter_1|data_a_1~88_combout\);

-- Location: LCFF_X15_Y8_N31
\adc_ram_shifter_1|data_a_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~88_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(16));

-- Location: LCCOMB_X15_Y8_N22
\adc_ram_shifter_1|data_a_1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~73_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(8),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data_a_1~73_combout\);

-- Location: LCFF_X15_Y8_N23
\adc_ram_shifter_1|data_a_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~73_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(24));

-- Location: LCCOMB_X12_Y1_N4
\adc_ram_shifter_1|data_b_1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~113_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(16)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(24),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data_b_1~113_combout\);

-- Location: LCFF_X12_Y1_N5
\adc_ram_shifter_1|data_b_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~113_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(32));

-- Location: LCCOMB_X15_Y5_N2
\adc_ram_shifter_1|data_b_1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~31_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(35)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(43),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(35),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~31_combout\);

-- Location: LCFF_X15_Y5_N3
\adc_ram_shifter_1|data_b_1[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~31_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(51));

-- Location: LCCOMB_X10_Y8_N26
\adc_ram_shifter_1|data_b_1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_b_1~68_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(116))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(116),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(124),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_b_1~68_combout\);

-- Location: LCFF_X10_Y8_N27
\adc_ram_shifter_1|data_b_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_b_1~68_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_b_1\(4));

-- Location: LCCOMB_X15_Y8_N6
\adc_ram_shifter_1|data_a_1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~113_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(16)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(24),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data_a_1~113_combout\);

-- Location: LCFF_X15_Y8_N7
\adc_ram_shifter_1|data_a_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~113_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(32));

-- Location: LCCOMB_X12_Y9_N16
\adc_ram_shifter_1|data_a_1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_1~31_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(35)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(43),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(35),
	combout => \adc_ram_shifter_1|data_a_1~31_combout\);

-- Location: LCFF_X12_Y9_N17
\adc_ram_shifter_1|data_a_1[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_1~31_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_1\(51));

-- Location: LCCOMB_X19_Y8_N28
\adc_ram_shifter_1|data_a_2~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~80_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(32))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(32),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data_a_2~80_combout\);

-- Location: LCFF_X19_Y8_N29
\adc_ram_shifter_1|data_a_2[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~80_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(48));

-- Location: LCCOMB_X19_Y5_N12
\adc_ram_shifter_1|data_a_2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data_a_2~64_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(80))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(80),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(88),
	combout => \adc_ram_shifter_1|data_a_2~64_combout\);

-- Location: LCFF_X19_Y5_N13
\adc_ram_shifter_1|data_a_2[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data_a_2~64_combout\,
	ena => \ADC_Manager1|ALT_INV_c_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data_a_2\(96));

-- Location: LCCOMB_X12_Y5_N26
\corr_long|input_adc_6[64]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[64]~32_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(104))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(104),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(32),
	combout => \corr_long|input_adc_6[64]~32_combout\);

-- Location: LCCOMB_X12_Y5_N24
\corr_long|input_adc_6[65]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[65]~33_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(105)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(33),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(105),
	combout => \corr_long|input_adc_6[65]~33_combout\);

-- Location: LCCOMB_X14_Y8_N2
\corr_long|f~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f~0_combout\ = (!\corr_long|f~regout\ & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \corr_long|f~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|f~0_combout\);

-- Location: LCFF_X14_Y8_N3
\corr_long|f\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f~regout\);

-- Location: LCCOMB_X12_Y5_N10
\corr_long|input_adc_6[66]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[66]~34_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(106))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(106),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(34),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[66]~34_combout\);

-- Location: LCCOMB_X15_Y5_N0
\corr_long|input_adc_6[67]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[67]~35_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(107)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(35),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(107),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[67]~35_combout\);

-- Location: LCCOMB_X15_Y2_N6
\corr_long|input_adc_6[68]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[68]~36_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(108)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(36),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(108),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[68]~36_combout\);

-- Location: LCCOMB_X12_Y3_N28
\corr_long|input_adc_6[69]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[69]~37_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(109)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(109),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[69]~37_combout\);

-- Location: LCCOMB_X15_Y5_N12
\corr_long|input_adc_6[70]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[70]~38_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(110))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(110),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(38),
	combout => \corr_long|input_adc_6[70]~38_combout\);

-- Location: LCCOMB_X13_Y2_N6
\corr_long|input_adc_6[71]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[71]~39_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(111)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(39),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[71]~39_combout\);

-- Location: LCCOMB_X26_Y5_N2
\ADC_Manager1|ram_counter[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[1]~31_combout\ = (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) $ (VCC))) # (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & VCC))
-- \ADC_Manager1|ram_counter[1]~32\ = CARRY((\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(1),
	datad => VCC,
	combout => \ADC_Manager1|ram_counter[1]~31_combout\,
	cout => \ADC_Manager1|ram_counter[1]~32\);

-- Location: LCFF_X26_Y5_N3
\ADC_Manager1|ram_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[1]~31_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(1));

-- Location: LCCOMB_X26_Y5_N4
\ADC_Manager1|ram_counter[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[2]~33_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter[1]~32\)) # (!\ADC_Manager1|ram_counter\(2) & ((\ADC_Manager1|ram_counter[1]~32\) # (GND)))
-- \ADC_Manager1|ram_counter[2]~34\ = CARRY((!\ADC_Manager1|ram_counter[1]~32\) # (!\ADC_Manager1|ram_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[1]~32\,
	combout => \ADC_Manager1|ram_counter[2]~33_combout\,
	cout => \ADC_Manager1|ram_counter[2]~34\);

-- Location: LCFF_X26_Y5_N5
\ADC_Manager1|ram_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[2]~33_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(2));

-- Location: LCCOMB_X26_Y5_N6
\ADC_Manager1|ram_counter[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[3]~35_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter[2]~34\ $ (GND))) # (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter[2]~34\ & VCC))
-- \ADC_Manager1|ram_counter[3]~36\ = CARRY((\ADC_Manager1|ram_counter\(3) & !\ADC_Manager1|ram_counter[2]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[2]~34\,
	combout => \ADC_Manager1|ram_counter[3]~35_combout\,
	cout => \ADC_Manager1|ram_counter[3]~36\);

-- Location: LCCOMB_X26_Y5_N8
\ADC_Manager1|ram_counter[4]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[4]~37_combout\ = (\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter[3]~36\)) # (!\ADC_Manager1|ram_counter\(4) & ((\ADC_Manager1|ram_counter[3]~36\) # (GND)))
-- \ADC_Manager1|ram_counter[4]~38\ = CARRY((!\ADC_Manager1|ram_counter[3]~36\) # (!\ADC_Manager1|ram_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[3]~36\,
	combout => \ADC_Manager1|ram_counter[4]~37_combout\,
	cout => \ADC_Manager1|ram_counter[4]~38\);

-- Location: LCFF_X26_Y5_N9
\ADC_Manager1|ram_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[4]~37_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(4));

-- Location: LCCOMB_X26_Y5_N10
\ADC_Manager1|ram_counter[5]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[5]~39_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter[4]~38\ $ (GND))) # (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter[4]~38\ & VCC))
-- \ADC_Manager1|ram_counter[5]~40\ = CARRY((\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter[4]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[4]~38\,
	combout => \ADC_Manager1|ram_counter[5]~39_combout\,
	cout => \ADC_Manager1|ram_counter[5]~40\);

-- Location: LCCOMB_X26_Y5_N12
\ADC_Manager1|ram_counter[6]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[6]~41_combout\ = (\ADC_Manager1|ram_counter\(6) & (!\ADC_Manager1|ram_counter[5]~40\)) # (!\ADC_Manager1|ram_counter\(6) & ((\ADC_Manager1|ram_counter[5]~40\) # (GND)))
-- \ADC_Manager1|ram_counter[6]~42\ = CARRY((!\ADC_Manager1|ram_counter[5]~40\) # (!\ADC_Manager1|ram_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[5]~40\,
	combout => \ADC_Manager1|ram_counter[6]~41_combout\,
	cout => \ADC_Manager1|ram_counter[6]~42\);

-- Location: LCCOMB_X26_Y5_N14
\ADC_Manager1|ram_counter[7]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[7]~43_combout\ = (\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|ram_counter[6]~42\ $ (GND))) # (!\ADC_Manager1|ram_counter\(7) & (!\ADC_Manager1|ram_counter[6]~42\ & VCC))
-- \ADC_Manager1|ram_counter[7]~44\ = CARRY((\ADC_Manager1|ram_counter\(7) & !\ADC_Manager1|ram_counter[6]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[6]~42\,
	combout => \ADC_Manager1|ram_counter[7]~43_combout\,
	cout => \ADC_Manager1|ram_counter[7]~44\);

-- Location: LCFF_X26_Y5_N15
\ADC_Manager1|ram_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[7]~43_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(7));

-- Location: LCCOMB_X26_Y5_N16
\ADC_Manager1|ram_counter[8]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[8]~45_combout\ = (\ADC_Manager1|ram_counter\(8) & (!\ADC_Manager1|ram_counter[7]~44\)) # (!\ADC_Manager1|ram_counter\(8) & ((\ADC_Manager1|ram_counter[7]~44\) # (GND)))
-- \ADC_Manager1|ram_counter[8]~46\ = CARRY((!\ADC_Manager1|ram_counter[7]~44\) # (!\ADC_Manager1|ram_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[7]~44\,
	combout => \ADC_Manager1|ram_counter[8]~45_combout\,
	cout => \ADC_Manager1|ram_counter[8]~46\);

-- Location: LCCOMB_X26_Y5_N18
\ADC_Manager1|ram_counter[9]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[9]~47_combout\ = (\ADC_Manager1|ram_counter\(9) & (\ADC_Manager1|ram_counter[8]~46\ $ (GND))) # (!\ADC_Manager1|ram_counter\(9) & (!\ADC_Manager1|ram_counter[8]~46\ & VCC))
-- \ADC_Manager1|ram_counter[9]~48\ = CARRY((\ADC_Manager1|ram_counter\(9) & !\ADC_Manager1|ram_counter[8]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[8]~46\,
	combout => \ADC_Manager1|ram_counter[9]~47_combout\,
	cout => \ADC_Manager1|ram_counter[9]~48\);

-- Location: LCFF_X26_Y5_N19
\ADC_Manager1|ram_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[9]~47_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(9));

-- Location: LCCOMB_X26_Y5_N20
\ADC_Manager1|ram_counter[10]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[10]~49_combout\ = (\ADC_Manager1|ram_counter\(10) & (!\ADC_Manager1|ram_counter[9]~48\)) # (!\ADC_Manager1|ram_counter\(10) & ((\ADC_Manager1|ram_counter[9]~48\) # (GND)))
-- \ADC_Manager1|ram_counter[10]~50\ = CARRY((!\ADC_Manager1|ram_counter[9]~48\) # (!\ADC_Manager1|ram_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[9]~48\,
	combout => \ADC_Manager1|ram_counter[10]~49_combout\,
	cout => \ADC_Manager1|ram_counter[10]~50\);

-- Location: LCCOMB_X26_Y5_N22
\ADC_Manager1|ram_counter[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[11]~51_combout\ = (\ADC_Manager1|ram_counter\(11) & (\ADC_Manager1|ram_counter[10]~50\ $ (GND))) # (!\ADC_Manager1|ram_counter\(11) & (!\ADC_Manager1|ram_counter[10]~50\ & VCC))
-- \ADC_Manager1|ram_counter[11]~52\ = CARRY((\ADC_Manager1|ram_counter\(11) & !\ADC_Manager1|ram_counter[10]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[10]~50\,
	combout => \ADC_Manager1|ram_counter[11]~51_combout\,
	cout => \ADC_Manager1|ram_counter[11]~52\);

-- Location: LCFF_X26_Y5_N23
\ADC_Manager1|ram_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[11]~51_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(11));

-- Location: LCCOMB_X26_Y5_N24
\ADC_Manager1|ram_counter[12]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[12]~53_combout\ = (\ADC_Manager1|ram_counter\(12) & (!\ADC_Manager1|ram_counter[11]~52\)) # (!\ADC_Manager1|ram_counter\(12) & ((\ADC_Manager1|ram_counter[11]~52\) # (GND)))
-- \ADC_Manager1|ram_counter[12]~54\ = CARRY((!\ADC_Manager1|ram_counter[11]~52\) # (!\ADC_Manager1|ram_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[11]~52\,
	combout => \ADC_Manager1|ram_counter[12]~53_combout\,
	cout => \ADC_Manager1|ram_counter[12]~54\);

-- Location: LCCOMB_X26_Y5_N26
\ADC_Manager1|ram_counter[13]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[13]~55_combout\ = (\ADC_Manager1|ram_counter\(13) & (\ADC_Manager1|ram_counter[12]~54\ $ (GND))) # (!\ADC_Manager1|ram_counter\(13) & (!\ADC_Manager1|ram_counter[12]~54\ & VCC))
-- \ADC_Manager1|ram_counter[13]~56\ = CARRY((\ADC_Manager1|ram_counter\(13) & !\ADC_Manager1|ram_counter[12]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[12]~54\,
	combout => \ADC_Manager1|ram_counter[13]~55_combout\,
	cout => \ADC_Manager1|ram_counter[13]~56\);

-- Location: LCFF_X26_Y5_N27
\ADC_Manager1|ram_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[13]~55_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(13));

-- Location: LCCOMB_X26_Y5_N28
\ADC_Manager1|ram_counter[14]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[14]~57_combout\ = (\ADC_Manager1|ram_counter\(14) & (!\ADC_Manager1|ram_counter[13]~56\)) # (!\ADC_Manager1|ram_counter\(14) & ((\ADC_Manager1|ram_counter[13]~56\) # (GND)))
-- \ADC_Manager1|ram_counter[14]~58\ = CARRY((!\ADC_Manager1|ram_counter[13]~56\) # (!\ADC_Manager1|ram_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[13]~56\,
	combout => \ADC_Manager1|ram_counter[14]~57_combout\,
	cout => \ADC_Manager1|ram_counter[14]~58\);

-- Location: LCFF_X26_Y5_N29
\ADC_Manager1|ram_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[14]~57_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(14));

-- Location: LCCOMB_X26_Y5_N30
\ADC_Manager1|ram_counter[15]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[15]~59_combout\ = (\ADC_Manager1|ram_counter\(15) & (\ADC_Manager1|ram_counter[14]~58\ $ (GND))) # (!\ADC_Manager1|ram_counter\(15) & (!\ADC_Manager1|ram_counter[14]~58\ & VCC))
-- \ADC_Manager1|ram_counter[15]~60\ = CARRY((\ADC_Manager1|ram_counter\(15) & !\ADC_Manager1|ram_counter[14]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[14]~58\,
	combout => \ADC_Manager1|ram_counter[15]~59_combout\,
	cout => \ADC_Manager1|ram_counter[15]~60\);

-- Location: LCFF_X26_Y5_N31
\ADC_Manager1|ram_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[15]~59_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(15));

-- Location: LCCOMB_X26_Y4_N0
\ADC_Manager1|ram_counter[16]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[16]~61_combout\ = (\ADC_Manager1|ram_counter\(16) & (!\ADC_Manager1|ram_counter[15]~60\)) # (!\ADC_Manager1|ram_counter\(16) & ((\ADC_Manager1|ram_counter[15]~60\) # (GND)))
-- \ADC_Manager1|ram_counter[16]~62\ = CARRY((!\ADC_Manager1|ram_counter[15]~60\) # (!\ADC_Manager1|ram_counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[15]~60\,
	combout => \ADC_Manager1|ram_counter[16]~61_combout\,
	cout => \ADC_Manager1|ram_counter[16]~62\);

-- Location: LCFF_X26_Y4_N1
\ADC_Manager1|ram_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[16]~61_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(16));

-- Location: LCCOMB_X26_Y4_N2
\ADC_Manager1|ram_counter[17]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[17]~63_combout\ = (\ADC_Manager1|ram_counter\(17) & (\ADC_Manager1|ram_counter[16]~62\ $ (GND))) # (!\ADC_Manager1|ram_counter\(17) & (!\ADC_Manager1|ram_counter[16]~62\ & VCC))
-- \ADC_Manager1|ram_counter[17]~64\ = CARRY((\ADC_Manager1|ram_counter\(17) & !\ADC_Manager1|ram_counter[16]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[16]~62\,
	combout => \ADC_Manager1|ram_counter[17]~63_combout\,
	cout => \ADC_Manager1|ram_counter[17]~64\);

-- Location: LCFF_X26_Y4_N3
\ADC_Manager1|ram_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[17]~63_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(17));

-- Location: LCCOMB_X26_Y4_N4
\ADC_Manager1|ram_counter[18]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[18]~65_combout\ = (\ADC_Manager1|ram_counter\(18) & (!\ADC_Manager1|ram_counter[17]~64\)) # (!\ADC_Manager1|ram_counter\(18) & ((\ADC_Manager1|ram_counter[17]~64\) # (GND)))
-- \ADC_Manager1|ram_counter[18]~66\ = CARRY((!\ADC_Manager1|ram_counter[17]~64\) # (!\ADC_Manager1|ram_counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[17]~64\,
	combout => \ADC_Manager1|ram_counter[18]~65_combout\,
	cout => \ADC_Manager1|ram_counter[18]~66\);

-- Location: LCFF_X26_Y4_N5
\ADC_Manager1|ram_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[18]~65_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(18));

-- Location: LCCOMB_X26_Y4_N6
\ADC_Manager1|ram_counter[19]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[19]~67_combout\ = (\ADC_Manager1|ram_counter\(19) & (\ADC_Manager1|ram_counter[18]~66\ $ (GND))) # (!\ADC_Manager1|ram_counter\(19) & (!\ADC_Manager1|ram_counter[18]~66\ & VCC))
-- \ADC_Manager1|ram_counter[19]~68\ = CARRY((\ADC_Manager1|ram_counter\(19) & !\ADC_Manager1|ram_counter[18]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[18]~66\,
	combout => \ADC_Manager1|ram_counter[19]~67_combout\,
	cout => \ADC_Manager1|ram_counter[19]~68\);

-- Location: LCFF_X26_Y4_N7
\ADC_Manager1|ram_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[19]~67_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(19));

-- Location: LCCOMB_X25_Y4_N0
\ADC_Manager1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~2_combout\ = (!\ADC_Manager1|ram_counter\(18) & (!\ADC_Manager1|ram_counter\(17) & (!\ADC_Manager1|ram_counter\(16) & !\ADC_Manager1|ram_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(18),
	datab => \ADC_Manager1|ram_counter\(17),
	datac => \ADC_Manager1|ram_counter\(16),
	datad => \ADC_Manager1|ram_counter\(19),
	combout => \ADC_Manager1|Equal0~2_combout\);

-- Location: LCFF_X26_Y5_N25
\ADC_Manager1|ram_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[12]~53_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(12));

-- Location: LCCOMB_X26_Y5_N0
\ADC_Manager1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~1_combout\ = (!\ADC_Manager1|ram_counter\(15) & (!\ADC_Manager1|ram_counter\(14) & (!\ADC_Manager1|ram_counter\(12) & !\ADC_Manager1|ram_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(15),
	datab => \ADC_Manager1|ram_counter\(14),
	datac => \ADC_Manager1|ram_counter\(12),
	datad => \ADC_Manager1|ram_counter\(13),
	combout => \ADC_Manager1|Equal0~1_combout\);

-- Location: LCFF_X26_Y5_N21
\ADC_Manager1|ram_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[10]~49_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(10));

-- Location: LCFF_X26_Y5_N17
\ADC_Manager1|ram_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[8]~45_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(8));

-- Location: LCCOMB_X25_Y5_N28
\ADC_Manager1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~0_combout\ = (!\ADC_Manager1|ram_counter\(11) & (!\ADC_Manager1|ram_counter\(10) & (!\ADC_Manager1|ram_counter\(8) & !\ADC_Manager1|ram_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(11),
	datab => \ADC_Manager1|ram_counter\(10),
	datac => \ADC_Manager1|ram_counter\(8),
	datad => \ADC_Manager1|ram_counter\(9),
	combout => \ADC_Manager1|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y5_N12
\ADC_Manager1|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~4_combout\ = (\ADC_Manager1|Equal0~3_combout\ & (\ADC_Manager1|Equal0~2_combout\ & (\ADC_Manager1|Equal0~1_combout\ & \ADC_Manager1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~3_combout\,
	datab => \ADC_Manager1|Equal0~2_combout\,
	datac => \ADC_Manager1|Equal0~1_combout\,
	datad => \ADC_Manager1|Equal0~0_combout\,
	combout => \ADC_Manager1|Equal0~4_combout\);

-- Location: LCFF_X25_Y6_N13
\ADC_Manager1|main_state.read_init_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.read_init_mem~regout\);

-- Location: LCFF_X26_Y5_N11
\ADC_Manager1|ram_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[5]~39_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(5));

-- Location: LCFF_X26_Y5_N13
\ADC_Manager1|ram_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[6]~41_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(6));

-- Location: LCCOMB_X26_Y6_N2
\ADC_Manager1|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~8_combout\ = (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(6) & !\ADC_Manager1|ram_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|Equal0~8_combout\);

-- Location: LCFF_X26_Y5_N7
\ADC_Manager1|ram_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[3]~35_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(3));

-- Location: LCCOMB_X21_Y6_N26
\ADC_Manager1|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~7_combout\ = (\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Equal0~7_combout\);

-- Location: LCCOMB_X25_Y6_N18
\ADC_Manager1|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~9_combout\ = (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|ram_counter\(7) & (\ADC_Manager1|Equal0~8_combout\ & \ADC_Manager1|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|ram_counter\(7),
	datac => \ADC_Manager1|Equal0~8_combout\,
	datad => \ADC_Manager1|Equal0~7_combout\,
	combout => \ADC_Manager1|Equal0~9_combout\);

-- Location: LCCOMB_X25_Y6_N12
\ADC_Manager1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector0~0_combout\ = (\ADC_Manager1|main_state.read_init_mem~regout\) # ((\ADC_Manager1|Equal0~6_combout\ & (\ADC_Manager1|Equal0~4_combout\ & \ADC_Manager1|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~6_combout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Equal0~9_combout\,
	combout => \ADC_Manager1|Selector0~0_combout\);

-- Location: LCCOMB_X26_Y7_N24
\ADC_Manager1|ram_counter[0]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[0]~91_combout\ = \ADC_Manager1|ram_counter\(0) $ (!\ADC_Manager1|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Selector0~0_combout\,
	combout => \ADC_Manager1|ram_counter[0]~91_combout\);

-- Location: LCFF_X26_Y7_N25
\ADC_Manager1|ram_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[0]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(0));

-- Location: LCCOMB_X25_Y6_N4
\ADC_Manager1|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~3_combout\ = (\ADC_Manager1|Equal0~6_combout\ & (\ADC_Manager1|Equal0~4_combout\ & !\ADC_Manager1|ram_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~6_combout\,
	datac => \ADC_Manager1|Equal0~4_combout\,
	datad => \ADC_Manager1|ram_counter\(7),
	combout => \ADC_Manager1|LessThan2~3_combout\);

-- Location: LCCOMB_X26_Y4_N8
\ADC_Manager1|ram_counter[20]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[20]~69_combout\ = (\ADC_Manager1|ram_counter\(20) & (!\ADC_Manager1|ram_counter[19]~68\)) # (!\ADC_Manager1|ram_counter\(20) & ((\ADC_Manager1|ram_counter[19]~68\) # (GND)))
-- \ADC_Manager1|ram_counter[20]~70\ = CARRY((!\ADC_Manager1|ram_counter[19]~68\) # (!\ADC_Manager1|ram_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[19]~68\,
	combout => \ADC_Manager1|ram_counter[20]~69_combout\,
	cout => \ADC_Manager1|ram_counter[20]~70\);

-- Location: LCFF_X26_Y4_N9
\ADC_Manager1|ram_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[20]~69_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(20));

-- Location: LCCOMB_X26_Y4_N14
\ADC_Manager1|ram_counter[23]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[23]~75_combout\ = (\ADC_Manager1|ram_counter\(23) & (\ADC_Manager1|ram_counter[22]~74\ $ (GND))) # (!\ADC_Manager1|ram_counter\(23) & (!\ADC_Manager1|ram_counter[22]~74\ & VCC))
-- \ADC_Manager1|ram_counter[23]~76\ = CARRY((\ADC_Manager1|ram_counter\(23) & !\ADC_Manager1|ram_counter[22]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[22]~74\,
	combout => \ADC_Manager1|ram_counter[23]~75_combout\,
	cout => \ADC_Manager1|ram_counter[23]~76\);

-- Location: LCFF_X26_Y4_N15
\ADC_Manager1|ram_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[23]~75_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(23));

-- Location: LCCOMB_X26_Y4_N18
\ADC_Manager1|ram_counter[25]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[25]~79_combout\ = (\ADC_Manager1|ram_counter\(25) & (\ADC_Manager1|ram_counter[24]~78\ $ (GND))) # (!\ADC_Manager1|ram_counter\(25) & (!\ADC_Manager1|ram_counter[24]~78\ & VCC))
-- \ADC_Manager1|ram_counter[25]~80\ = CARRY((\ADC_Manager1|ram_counter\(25) & !\ADC_Manager1|ram_counter[24]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[24]~78\,
	combout => \ADC_Manager1|ram_counter[25]~79_combout\,
	cout => \ADC_Manager1|ram_counter[25]~80\);

-- Location: LCFF_X26_Y4_N19
\ADC_Manager1|ram_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[25]~79_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(25));

-- Location: LCCOMB_X26_Y4_N22
\ADC_Manager1|ram_counter[27]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[27]~83_combout\ = (\ADC_Manager1|ram_counter\(27) & (\ADC_Manager1|ram_counter[26]~82\ $ (GND))) # (!\ADC_Manager1|ram_counter\(27) & (!\ADC_Manager1|ram_counter[26]~82\ & VCC))
-- \ADC_Manager1|ram_counter[27]~84\ = CARRY((\ADC_Manager1|ram_counter\(27) & !\ADC_Manager1|ram_counter[26]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[26]~82\,
	combout => \ADC_Manager1|ram_counter[27]~83_combout\,
	cout => \ADC_Manager1|ram_counter[27]~84\);

-- Location: LCFF_X26_Y4_N23
\ADC_Manager1|ram_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[27]~83_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(27));

-- Location: LCCOMB_X26_Y4_N24
\ADC_Manager1|ram_counter[28]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[28]~85_combout\ = (\ADC_Manager1|ram_counter\(28) & (!\ADC_Manager1|ram_counter[27]~84\)) # (!\ADC_Manager1|ram_counter\(28) & ((\ADC_Manager1|ram_counter[27]~84\) # (GND)))
-- \ADC_Manager1|ram_counter[28]~86\ = CARRY((!\ADC_Manager1|ram_counter[27]~84\) # (!\ADC_Manager1|ram_counter\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[27]~84\,
	combout => \ADC_Manager1|ram_counter[28]~85_combout\,
	cout => \ADC_Manager1|ram_counter[28]~86\);

-- Location: LCCOMB_X26_Y4_N26
\ADC_Manager1|ram_counter[29]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[29]~87_combout\ = (\ADC_Manager1|ram_counter\(29) & (\ADC_Manager1|ram_counter[28]~86\ $ (GND))) # (!\ADC_Manager1|ram_counter\(29) & (!\ADC_Manager1|ram_counter[28]~86\ & VCC))
-- \ADC_Manager1|ram_counter[29]~88\ = CARRY((\ADC_Manager1|ram_counter\(29) & !\ADC_Manager1|ram_counter[28]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[28]~86\,
	combout => \ADC_Manager1|ram_counter[29]~87_combout\,
	cout => \ADC_Manager1|ram_counter[29]~88\);

-- Location: LCFF_X26_Y4_N27
\ADC_Manager1|ram_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[29]~87_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(29));

-- Location: LCCOMB_X26_Y4_N28
\ADC_Manager1|ram_counter[30]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[30]~89_combout\ = (\ADC_Manager1|ram_counter\(30) & (!\ADC_Manager1|ram_counter[29]~88\)) # (!\ADC_Manager1|ram_counter\(30) & ((\ADC_Manager1|ram_counter[29]~88\) # (GND)))
-- \ADC_Manager1|ram_counter[30]~90\ = CARRY((!\ADC_Manager1|ram_counter[29]~88\) # (!\ADC_Manager1|ram_counter\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|ram_counter[29]~88\,
	combout => \ADC_Manager1|ram_counter[30]~89_combout\,
	cout => \ADC_Manager1|ram_counter[30]~90\);

-- Location: LCFF_X26_Y4_N29
\ADC_Manager1|ram_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[30]~89_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(30));

-- Location: LCCOMB_X26_Y4_N30
\ADC_Manager1|ram_counter[31]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|ram_counter[31]~92_combout\ = \ADC_Manager1|ram_counter[30]~90\ $ (!\ADC_Manager1|ram_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(31),
	cin => \ADC_Manager1|ram_counter[30]~90\,
	combout => \ADC_Manager1|ram_counter[31]~92_combout\);

-- Location: LCFF_X26_Y4_N31
\ADC_Manager1|ram_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[31]~92_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(31));

-- Location: LCCOMB_X25_Y7_N2
\ADC_Manager1|Decoder0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~69_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder0~69_combout\);

-- Location: LCCOMB_X25_Y6_N26
\ADC_Manager1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~0_combout\ = (((!\ADC_Manager1|Decoder0~69_combout\ & !\ADC_Manager1|ram_counter\(4))) # (!\ADC_Manager1|ram_counter\(6))) # (!\ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|Decoder0~69_combout\,
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y6_N16
\ADC_Manager1|RAM_ADDRESS_BUS[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & ((\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|LessThan2~3_combout\ & \ADC_Manager1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|LessThan2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan0~0_combout\,
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\);

-- Location: LCFF_X12_Y1_N23
\ADC_Manager1|RAM_ADDRESS_BUS[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(0),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(0));

-- Location: LCCOMB_X10_Y1_N16
\ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\ = \ADC_Manager1|ram_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\);

-- Location: LCFF_X10_Y1_N17
\ADC_Manager1|RAM_ADDRESS_BUS[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|RAM_ADDRESS_BUS[1]~feeder_combout\,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(1));

-- Location: LCFF_X12_Y1_N11
\ADC_Manager1|RAM_ADDRESS_BUS[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(2),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(2));

-- Location: LCFF_X10_Y1_N25
\ADC_Manager1|RAM_ADDRESS_BUS[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(3),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(3));

-- Location: LCFF_X12_Y1_N7
\ADC_Manager1|RAM_ADDRESS_BUS[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(4),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(4));

-- Location: LCFF_X12_Y1_N19
\ADC_Manager1|RAM_ADDRESS_BUS[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(5),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(5));

-- Location: LCFF_X25_Y6_N21
\ADC_Manager1|RAM_ADDRESS_BUS[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(6),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(6));

-- Location: LCFF_X12_Y1_N31
\ADC_Manager1|RAM_ADDRESS_BUS[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|ram_counter\(7),
	sload => VCC,
	ena => \ADC_Manager1|RAM_ADDRESS_BUS[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|RAM_ADDRESS_BUS\(7));

-- Location: M4K_X11_Y1
\wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010100000000000101010101010101010100000000000101010101000000000000000000000101010101010101010100000000000101010101000000000000000000000101010101AAAAAAAAAA0000000000AAAAAAAAAA0000000000000000000000000000000000000000AAAAAAAAAA0000000000AAAAAAAAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 255,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \wizard_ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y6_N26
\ADC_Manager1|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~23_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & (!\ADC_Manager1|ram_counter\(31) & (!\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|ram_counter\(31),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|Decoder0~23_combout\);

-- Location: LCCOMB_X26_Y7_N10
\ADC_Manager1|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~0_combout\ = (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y6_N30
\ADC_Manager1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~1_combout\ = (\ADC_Manager1|ram_counter\(3)) # (((\ADC_Manager1|ram_counter\(2)) # (\ADC_Manager1|LessThan1~0_combout\)) # (!\ADC_Manager1|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Equal0~8_combout\,
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y6_N12
\ADC_Manager1|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~24_combout\ = (\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~23_combout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|Decoder0~23_combout\,
	datac => \ADC_Manager1|LessThan2~3_combout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~24_combout\);

-- Location: LCCOMB_X21_Y6_N24
\ADC_Manager1|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~11_combout\ = (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Equal0~11_combout\);

-- Location: LCCOMB_X13_Y12_N30
\ADC_Manager1|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~51_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|Equal0~11_combout\,
	combout => \ADC_Manager1|Decoder0~51_combout\);

-- Location: LCFF_X13_Y12_N27
\ADC_Manager1|c_preamb_func[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][0]~regout\);

-- Location: LCCOMB_X13_Y12_N26
\ADC_Manager1|Selector174~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector174~0_combout\ = (\ADC_Manager1|c_preamb_func[20][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector174~0_combout\);

-- Location: LCCOMB_X12_Y10_N14
\ADC_Manager1|Selector406~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector406~0_combout\ = (\ADC_Manager1|main_state.waiting_preambule~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector406~0_combout\);

-- Location: LCFF_X15_Y9_N1
\ADC_Manager1|c_long_func_input[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector174~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][0]~regout\);

-- Location: LCCOMB_X26_Y6_N4
\ADC_Manager1|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~38_combout\ = (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(31),
	combout => \ADC_Manager1|Decoder0~38_combout\);

-- Location: LCCOMB_X26_Y6_N28
\ADC_Manager1|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~39_combout\ = (\ADC_Manager1|ram_counter\(4) & (\ADC_Manager1|Decoder0~38_combout\ & !\ADC_Manager1|main_state.read_init_mem~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|Decoder0~38_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Decoder0~39_combout\);

-- Location: LCCOMB_X26_Y6_N10
\ADC_Manager1|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~40_combout\ = (\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~39_combout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|Decoder0~39_combout\,
	datac => \ADC_Manager1|LessThan2~3_combout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~40_combout\);

-- Location: LCCOMB_X20_Y6_N26
\ADC_Manager1|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~50_combout\ = (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~40_combout\,
	combout => \ADC_Manager1|Decoder0~50_combout\);

-- Location: LCFF_X22_Y2_N1
\ADC_Manager1|c_preamb_func[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][0]~regout\);

-- Location: LCCOMB_X22_Y2_N0
\ADC_Manager1|Selector374~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector374~0_combout\ = (\ADC_Manager1|c_preamb_func[45][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[45][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector374~0_combout\);

-- Location: LCFF_X15_Y9_N25
\ADC_Manager1|c_long_func_input[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector374~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][0]~regout\);

-- Location: LCCOMB_X15_Y9_N24
\corr_long|input_func_6[64]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[64]~32_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[45][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[20][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[20][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[45][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[64]~32_combout\);

-- Location: LCFF_X22_Y2_N11
\ADC_Manager1|c_preamb_func[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][1]~regout\);

-- Location: LCCOMB_X22_Y2_N10
\ADC_Manager1|Selector373~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector373~0_combout\ = (\ADC_Manager1|c_preamb_func[45][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[45][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector373~0_combout\);

-- Location: LCFF_X15_Y5_N5
\ADC_Manager1|c_long_func_input[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector373~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][1]~regout\);

-- Location: LCFF_X21_Y9_N13
\ADC_Manager1|c_preamb_func[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][1]~regout\);

-- Location: LCCOMB_X21_Y9_N12
\ADC_Manager1|Selector173~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector173~0_combout\ = (\ADC_Manager1|c_preamb_func[20][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector173~0_combout\);

-- Location: LCFF_X15_Y5_N29
\ADC_Manager1|c_long_func_input[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector173~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][1]~regout\);

-- Location: LCCOMB_X15_Y5_N4
\corr_long|input_func_6[65]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[65]~33_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[45][1]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[20][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[45][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[20][1]~regout\,
	combout => \corr_long|input_func_6[65]~33_combout\);

-- Location: LCFF_X17_Y9_N13
\ADC_Manager1|c_preamb_func[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][2]~regout\);

-- Location: LCCOMB_X17_Y9_N26
\ADC_Manager1|Selector172~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector172~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[20][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[20][2]~regout\,
	combout => \ADC_Manager1|Selector172~0_combout\);

-- Location: LCFF_X17_Y9_N27
\ADC_Manager1|c_long_func_input[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector172~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][2]~regout\);

-- Location: LCFF_X22_Y2_N3
\ADC_Manager1|c_preamb_func[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][2]~regout\);

-- Location: LCCOMB_X22_Y2_N2
\ADC_Manager1|Selector372~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector372~0_combout\ = (\ADC_Manager1|c_preamb_func[45][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[45][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector372~0_combout\);

-- Location: LCFF_X17_Y9_N21
\ADC_Manager1|c_long_func_input[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector372~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][2]~regout\);

-- Location: LCCOMB_X17_Y9_N20
\corr_long|input_func_6[66]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[66]~34_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[45][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[20][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[20][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[45][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[66]~34_combout\);

-- Location: LCFF_X22_Y2_N7
\ADC_Manager1|c_preamb_func[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][3]~regout\);

-- Location: LCCOMB_X17_Y5_N30
\ADC_Manager1|Selector371~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector371~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[45][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[45][3]~regout\,
	combout => \ADC_Manager1|Selector371~0_combout\);

-- Location: LCFF_X17_Y5_N31
\ADC_Manager1|c_long_func_input[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector371~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][3]~regout\);

-- Location: LCFF_X17_Y9_N17
\ADC_Manager1|c_preamb_func[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][3]~regout\);

-- Location: LCCOMB_X17_Y9_N16
\ADC_Manager1|Selector171~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector171~0_combout\ = (\ADC_Manager1|c_preamb_func[20][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector171~0_combout\);

-- Location: LCFF_X17_Y5_N27
\ADC_Manager1|c_long_func_input[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector171~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][3]~regout\);

-- Location: LCCOMB_X17_Y5_N26
\corr_long|input_func_6[67]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[67]~35_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[45][3]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[20][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[45][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[67]~35_combout\);

-- Location: LCFF_X13_Y12_N17
\ADC_Manager1|c_preamb_func[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][4]~regout\);

-- Location: LCCOMB_X13_Y12_N16
\ADC_Manager1|Selector170~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector170~0_combout\ = (\ADC_Manager1|c_preamb_func[20][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector170~0_combout\);

-- Location: LCCOMB_X15_Y9_N26
\ADC_Manager1|c_long_func_input[20][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[20][4]~feeder_combout\ = \ADC_Manager1|Selector170~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector170~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[20][4]~feeder_combout\);

-- Location: LCFF_X15_Y9_N27
\ADC_Manager1|c_long_func_input[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[20][4]~feeder_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][4]~regout\);

-- Location: LCFF_X22_Y2_N19
\ADC_Manager1|c_preamb_func[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][4]~regout\);

-- Location: LCCOMB_X22_Y2_N18
\ADC_Manager1|Selector370~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector370~0_combout\ = (\ADC_Manager1|c_preamb_func[45][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[45][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector370~0_combout\);

-- Location: LCFF_X15_Y9_N11
\ADC_Manager1|c_long_func_input[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector370~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][4]~regout\);

-- Location: LCCOMB_X15_Y9_N10
\corr_long|input_func_6[68]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[68]~36_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[45][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[20][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[20][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[45][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[68]~36_combout\);

-- Location: LCCOMB_X18_Y9_N30
\ADC_Manager1|Selector369~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector369~0_combout\ = (\ADC_Manager1|c_preamb_func[45][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[45][5]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector369~0_combout\);

-- Location: LCFF_X18_Y9_N31
\ADC_Manager1|c_long_func_input[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector369~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][5]~regout\);

-- Location: LCFF_X17_Y9_N25
\ADC_Manager1|c_preamb_func[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][5]~regout\);

-- Location: LCCOMB_X17_Y9_N24
\ADC_Manager1|Selector169~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector169~0_combout\ = (\ADC_Manager1|c_preamb_func[20][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[20][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector169~0_combout\);

-- Location: LCFF_X17_Y9_N29
\ADC_Manager1|c_long_func_input[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector169~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][5]~regout\);

-- Location: LCCOMB_X17_Y9_N28
\corr_long|input_func_6[69]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[69]~37_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[45][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[20][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[45][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[20][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[69]~37_combout\);

-- Location: LCFF_X17_Y9_N3
\ADC_Manager1|c_preamb_func[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][6]~regout\);

-- Location: LCCOMB_X17_Y9_N4
\ADC_Manager1|Selector168~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector168~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[20][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[20][6]~regout\,
	combout => \ADC_Manager1|Selector168~0_combout\);

-- Location: LCFF_X17_Y9_N5
\ADC_Manager1|c_long_func_input[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector168~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][6]~regout\);

-- Location: LCFF_X22_Y2_N13
\ADC_Manager1|c_preamb_func[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][6]~regout\);

-- Location: LCCOMB_X22_Y2_N12
\ADC_Manager1|Selector368~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector368~0_combout\ = (\ADC_Manager1|c_preamb_func[45][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[45][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector368~0_combout\);

-- Location: LCFF_X17_Y9_N15
\ADC_Manager1|c_long_func_input[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector368~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][6]~regout\);

-- Location: LCCOMB_X17_Y9_N14
\corr_long|input_func_6[70]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[70]~38_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[45][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[20][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[20][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[45][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[70]~38_combout\);

-- Location: LCFF_X17_Y9_N19
\ADC_Manager1|c_preamb_func[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[20][7]~regout\);

-- Location: LCCOMB_X17_Y9_N2
\ADC_Manager1|Selector167~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector167~0_combout\ = (\ADC_Manager1|c_preamb_func[20][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[20][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector167~0_combout\);

-- Location: LCFF_X17_Y5_N23
\ADC_Manager1|c_long_func_input[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector167~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[20][7]~regout\);

-- Location: LCFF_X22_Y2_N25
\ADC_Manager1|c_preamb_func[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[45][7]~regout\);

-- Location: LCCOMB_X22_Y2_N24
\ADC_Manager1|Selector367~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector367~0_combout\ = (\ADC_Manager1|c_preamb_func[45][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[45][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector367~0_combout\);

-- Location: LCFF_X17_Y5_N25
\ADC_Manager1|c_long_func_input[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector367~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[45][7]~regout\);

-- Location: LCCOMB_X17_Y5_N24
\corr_long|input_func_6[71]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[71]~39_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[45][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[20][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[20][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[45][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[71]~39_combout\);

-- Location: DSPMULT_X16_Y5_N1
\corr_long|gate6|Mult8|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y5_N4
\corr_long|input_adc_6[72]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[72]~24_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(112)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(112),
	combout => \corr_long|input_adc_6[72]~24_combout\);

-- Location: LCCOMB_X12_Y5_N12
\corr_long|input_adc_6[73]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[73]~25_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(113)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(113),
	combout => \corr_long|input_adc_6[73]~25_combout\);

-- Location: LCCOMB_X12_Y5_N18
\corr_long|input_adc_6[74]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[74]~26_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(114)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(42),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(114),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[74]~26_combout\);

-- Location: LCCOMB_X15_Y5_N14
\corr_long|input_adc_6[75]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[75]~27_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(115)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(43),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(115),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[75]~27_combout\);

-- Location: LCCOMB_X15_Y5_N16
\corr_long|input_adc_6[76]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[76]~28_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(116))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(44),
	combout => \corr_long|input_adc_6[76]~28_combout\);

-- Location: LCCOMB_X12_Y5_N2
\corr_long|input_adc_6[77]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[77]~29_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(117))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(117),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(45),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[77]~29_combout\);

-- Location: LCCOMB_X12_Y5_N22
\corr_long|input_adc_6[78]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[78]~30_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(118)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(46),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(118),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[78]~30_combout\);

-- Location: LCCOMB_X14_Y5_N22
\corr_long|input_adc_6[79]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[79]~31_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(119))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(119),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(47),
	combout => \corr_long|input_adc_6[79]~31_combout\);

-- Location: LCCOMB_X18_Y5_N4
\ADC_Manager1|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~48_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~40_combout\,
	combout => \ADC_Manager1|Decoder0~48_combout\);

-- Location: LCFF_X14_Y5_N9
\ADC_Manager1|c_preamb_func[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][0]~regout\);

-- Location: LCCOMB_X14_Y5_N8
\ADC_Manager1|Selector382~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector382~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[46][0]~regout\,
	combout => \ADC_Manager1|Selector382~0_combout\);

-- Location: LCFF_X14_Y8_N11
\ADC_Manager1|c_long_func_input[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector382~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][0]~regout\);

-- Location: LCCOMB_X14_Y8_N10
\corr_long|input_func_6[72]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[72]~24_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[46][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[21][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[21][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[46][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[72]~24_combout\);

-- Location: LCCOMB_X14_Y5_N26
\ADC_Manager1|c_preamb_func[46][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[46][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_preamb_func[46][1]~feeder_combout\);

-- Location: LCFF_X14_Y5_N27
\ADC_Manager1|c_preamb_func[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[46][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][1]~regout\);

-- Location: LCCOMB_X14_Y8_N28
\ADC_Manager1|Selector381~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector381~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[46][1]~regout\,
	combout => \ADC_Manager1|Selector381~0_combout\);

-- Location: LCFF_X14_Y8_N29
\ADC_Manager1|c_long_func_input[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector381~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][1]~regout\);

-- Location: LCCOMB_X26_Y8_N10
\ADC_Manager1|Decoder2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~5_combout\ = (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~5_combout\);

-- Location: LCCOMB_X26_Y8_N28
\ADC_Manager1|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~49_combout\ = (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|Decoder2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|Decoder2~5_combout\,
	combout => \ADC_Manager1|Decoder0~49_combout\);

-- Location: LCFF_X24_Y8_N15
\ADC_Manager1|c_preamb_func[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][1]~regout\);

-- Location: LCCOMB_X24_Y8_N14
\ADC_Manager1|Selector181~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector181~0_combout\ = (\ADC_Manager1|c_preamb_func[21][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector181~0_combout\);

-- Location: LCFF_X14_Y8_N9
\ADC_Manager1|c_long_func_input[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector181~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][1]~regout\);

-- Location: LCCOMB_X14_Y8_N8
\corr_long|input_func_6[73]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[73]~25_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[46][1]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[21][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[46][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[73]~25_combout\);

-- Location: LCFF_X26_Y9_N1
\ADC_Manager1|c_preamb_func[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][2]~regout\);

-- Location: LCCOMB_X26_Y9_N0
\ADC_Manager1|Selector180~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector180~0_combout\ = (\ADC_Manager1|c_preamb_func[21][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector180~0_combout\);

-- Location: LCFF_X15_Y5_N19
\ADC_Manager1|c_long_func_input[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector180~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][2]~regout\);

-- Location: LCCOMB_X15_Y5_N18
\corr_long|input_func_6[74]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[74]~26_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[46][2]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[21][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[46][2]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[21][2]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[74]~26_combout\);

-- Location: LCFF_X25_Y5_N5
\ADC_Manager1|c_preamb_func[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][3]~regout\);

-- Location: LCCOMB_X25_Y5_N4
\ADC_Manager1|Selector179~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector179~0_combout\ = (\ADC_Manager1|c_preamb_func[21][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector179~0_combout\);

-- Location: LCFF_X15_Y5_N9
\ADC_Manager1|c_long_func_input[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector179~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][3]~regout\);

-- Location: LCCOMB_X15_Y5_N8
\corr_long|input_func_6[75]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[75]~27_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[46][3]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[21][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[46][3]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[21][3]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[75]~27_combout\);

-- Location: LCCOMB_X25_Y5_N6
\ADC_Manager1|c_preamb_func[21][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[21][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[21][4]~feeder_combout\);

-- Location: LCFF_X25_Y5_N7
\ADC_Manager1|c_preamb_func[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[21][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][4]~regout\);

-- Location: LCCOMB_X17_Y5_N18
\ADC_Manager1|Selector178~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector178~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[21][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[21][4]~regout\,
	combout => \ADC_Manager1|Selector178~0_combout\);

-- Location: LCFF_X17_Y5_N19
\ADC_Manager1|c_long_func_input[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector178~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][4]~regout\);

-- Location: LCFF_X18_Y5_N9
\ADC_Manager1|c_preamb_func[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][4]~regout\);

-- Location: LCCOMB_X18_Y5_N8
\ADC_Manager1|Selector378~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector378~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[46][4]~regout\,
	combout => \ADC_Manager1|Selector378~0_combout\);

-- Location: LCFF_X17_Y5_N29
\ADC_Manager1|c_long_func_input[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector378~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][4]~regout\);

-- Location: LCCOMB_X17_Y5_N28
\corr_long|input_func_6[76]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[76]~28_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[46][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[21][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[21][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[46][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[76]~28_combout\);

-- Location: LCFF_X24_Y8_N1
\ADC_Manager1|c_preamb_func[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][5]~regout\);

-- Location: LCCOMB_X24_Y8_N0
\ADC_Manager1|Selector177~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector177~0_combout\ = (\ADC_Manager1|c_preamb_func[21][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector177~0_combout\);

-- Location: LCFF_X15_Y5_N23
\ADC_Manager1|c_long_func_input[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector177~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][5]~regout\);

-- Location: LCCOMB_X15_Y5_N22
\corr_long|input_func_6[77]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[77]~29_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[46][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[21][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[46][5]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[21][5]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[77]~29_combout\);

-- Location: LCFF_X14_Y5_N5
\ADC_Manager1|c_preamb_func[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[46][6]~regout\);

-- Location: LCCOMB_X14_Y5_N4
\ADC_Manager1|Selector376~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector376~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[46][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[46][6]~regout\,
	combout => \ADC_Manager1|Selector376~0_combout\);

-- Location: LCFF_X14_Y5_N25
\ADC_Manager1|c_long_func_input[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector376~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[46][6]~regout\);

-- Location: LCCOMB_X14_Y5_N24
\corr_long|input_func_6[78]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[78]~30_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[46][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[21][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[21][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[46][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[78]~30_combout\);

-- Location: LCFF_X24_Y7_N3
\ADC_Manager1|c_preamb_func[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[21][7]~regout\);

-- Location: LCCOMB_X24_Y7_N2
\ADC_Manager1|Selector175~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector175~0_combout\ = (\ADC_Manager1|c_preamb_func[21][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[21][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector175~0_combout\);

-- Location: LCFF_X17_Y5_N21
\ADC_Manager1|c_long_func_input[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector175~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[21][7]~regout\);

-- Location: LCCOMB_X17_Y5_N20
\corr_long|input_func_6[79]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[79]~31_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[46][7]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[21][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[46][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[21][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[79]~31_combout\);

-- Location: DSPMULT_X16_Y5_N0
\corr_long|gate6|Mult9|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y6_N18
\corr_long|gate6|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~2_combout\ = (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate6|Add7~1\ & VCC)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate6|Add7~1\)))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add7~1\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate6|Add7~1\) # (GND)))))
-- \corr_long|gate6|Add7~3\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate6|Add7~1\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate6|Add7~1\) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~1\,
	combout => \corr_long|gate6|Add7~2_combout\,
	cout => \corr_long|gate6|Add7~3\);

-- Location: LCCOMB_X17_Y6_N20
\corr_long|gate6|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~4_combout\ = ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate6|Add7~3\)))) # (GND)
-- \corr_long|gate6|Add7~5\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate6|Add7~3\))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate6|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~3\,
	combout => \corr_long|gate6|Add7~4_combout\,
	cout => \corr_long|gate6|Add7~5\);

-- Location: LCCOMB_X17_Y6_N26
\corr_long|gate6|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~10_combout\ = (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add7~9\ & VCC)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate6|Add7~9\)))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add7~9\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add7~9\) # (GND)))))
-- \corr_long|gate6|Add7~11\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add7~9\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate6|Add7~9\) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~9\,
	combout => \corr_long|gate6|Add7~10_combout\,
	cout => \corr_long|gate6|Add7~11\);

-- Location: LCCOMB_X17_Y6_N28
\corr_long|gate6|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~12_combout\ = ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate6|Add7~11\)))) # (GND)
-- \corr_long|gate6|Add7~13\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate6|Add7~11\))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate6|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~11\,
	combout => \corr_long|gate6|Add7~12_combout\,
	cout => \corr_long|gate6|Add7~13\);

-- Location: LCCOMB_X17_Y5_N0
\corr_long|gate6|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~16_combout\ = ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate6|Add7~15\)))) # (GND)
-- \corr_long|gate6|Add7~17\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate6|Add7~15\))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate6|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~15\,
	combout => \corr_long|gate6|Add7~16_combout\,
	cout => \corr_long|gate6|Add7~17\);

-- Location: LCCOMB_X17_Y5_N2
\corr_long|gate6|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~18_combout\ = (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add7~17\ & VCC)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate6|Add7~17\)))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add7~17\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add7~17\) # (GND)))))
-- \corr_long|gate6|Add7~19\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add7~17\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate6|Add7~17\) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~17\,
	combout => \corr_long|gate6|Add7~18_combout\,
	cout => \corr_long|gate6|Add7~19\);

-- Location: LCCOMB_X17_Y5_N4
\corr_long|gate6|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~20_combout\ = ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add7~19\)))) # (GND)
-- \corr_long|gate6|Add7~21\ = CARRY((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add7~19\))) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~19\,
	combout => \corr_long|gate6|Add7~20_combout\,
	cout => \corr_long|gate6|Add7~21\);

-- Location: LCCOMB_X17_Y5_N6
\corr_long|gate6|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~22_combout\ = (\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add7~21\ & VCC)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate6|Add7~21\)))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add7~21\)) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate6|Add7~21\) # (GND)))))
-- \corr_long|gate6|Add7~23\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add7~21\)) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate6|Add7~21\) # (!\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~21\,
	combout => \corr_long|gate6|Add7~22_combout\,
	cout => \corr_long|gate6|Add7~23\);

-- Location: LCCOMB_X17_Y5_N8
\corr_long|gate6|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~24_combout\ = ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate6|Add7~23\)))) # (GND)
-- \corr_long|gate6|Add7~25\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate6|Add7~23\))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate6|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~23\,
	combout => \corr_long|gate6|Add7~24_combout\,
	cout => \corr_long|gate6|Add7~25\);

-- Location: LCCOMB_X14_Y1_N10
\corr_long|input_adc_6[48]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[48]~48_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(88))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(88),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(16),
	combout => \corr_long|input_adc_6[48]~48_combout\);

-- Location: LCCOMB_X12_Y1_N26
\corr_long|input_adc_6[49]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[49]~49_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(89)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(17),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[49]~49_combout\);

-- Location: LCCOMB_X12_Y1_N0
\corr_long|input_adc_6[50]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[50]~50_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(90))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(90),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[50]~50_combout\);

-- Location: LCCOMB_X12_Y1_N30
\corr_long|input_adc_6[51]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[51]~51_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(19),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(91),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[51]~51_combout\);

-- Location: LCCOMB_X13_Y1_N26
\corr_long|input_adc_6[52]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[52]~52_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(92)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(20),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[52]~52_combout\);

-- Location: LCCOMB_X13_Y1_N30
\corr_long|input_adc_6[53]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[53]~53_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(93)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(21),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(93),
	combout => \corr_long|input_adc_6[53]~53_combout\);

-- Location: LCCOMB_X12_Y5_N6
\corr_long|input_adc_6[54]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[54]~54_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(94)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(22),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(94),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[54]~54_combout\);

-- Location: LCCOMB_X12_Y1_N22
\corr_long|input_adc_6[55]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[55]~55_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(95))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(23),
	combout => \corr_long|input_adc_6[55]~55_combout\);

-- Location: LCCOMB_X10_Y1_N14
\ADC_Manager1|Decoder1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~18_combout\ = (\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder1~18_combout\);

-- Location: LCCOMB_X26_Y6_N22
\ADC_Manager1|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~1_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|ram_counter\(31),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|Decoder0~1_combout\);

-- Location: LCCOMB_X26_Y6_N16
\ADC_Manager1|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~2_combout\ = (\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~1_combout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|Decoder0~1_combout\,
	datac => \ADC_Manager1|LessThan2~3_combout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~2_combout\);

-- Location: LCCOMB_X9_Y1_N30
\ADC_Manager1|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~54_combout\ = (\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~18_combout\ & \ADC_Manager1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder1~18_combout\,
	datad => \ADC_Manager1|Decoder0~2_combout\,
	combout => \ADC_Manager1|Decoder0~54_combout\);

-- Location: LCFF_X9_Y1_N25
\ADC_Manager1|c_preamb_func[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][0]~regout\);

-- Location: LCCOMB_X9_Y1_N24
\ADC_Manager1|Selector358~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector358~0_combout\ = (\ADC_Manager1|c_preamb_func[43][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector358~0_combout\);

-- Location: LCFF_X14_Y10_N17
\ADC_Manager1|c_long_func_input[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector358~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][0]~regout\);

-- Location: LCCOMB_X14_Y10_N16
\corr_long|input_func_6[48]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[48]~48_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[48]~48_combout\);

-- Location: LCFF_X9_Y1_N19
\ADC_Manager1|c_preamb_func[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][1]~regout\);

-- Location: LCCOMB_X9_Y1_N18
\ADC_Manager1|Selector357~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector357~0_combout\ = (\ADC_Manager1|c_preamb_func[43][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector357~0_combout\);

-- Location: LCFF_X13_Y1_N5
\ADC_Manager1|c_long_func_input[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector357~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][1]~regout\);

-- Location: LCCOMB_X13_Y1_N4
\corr_long|input_func_6[49]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[49]~49_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[49]~49_combout\);

-- Location: LCFF_X9_Y1_N13
\ADC_Manager1|c_preamb_func[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][2]~regout\);

-- Location: LCCOMB_X9_Y1_N12
\ADC_Manager1|Selector356~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector356~0_combout\ = (\ADC_Manager1|c_preamb_func[43][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector356~0_combout\);

-- Location: LCFF_X17_Y1_N31
\ADC_Manager1|c_long_func_input[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector356~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][2]~regout\);

-- Location: LCCOMB_X17_Y1_N30
\corr_long|input_func_6[50]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[50]~50_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[50]~50_combout\);

-- Location: LCFF_X9_Y1_N11
\ADC_Manager1|c_preamb_func[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][3]~regout\);

-- Location: LCCOMB_X9_Y1_N10
\ADC_Manager1|Selector355~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector355~0_combout\ = (\ADC_Manager1|c_preamb_func[43][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector355~0_combout\);

-- Location: LCFF_X13_Y1_N19
\ADC_Manager1|c_long_func_input[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector355~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][3]~regout\);

-- Location: LCCOMB_X13_Y1_N18
\corr_long|input_func_6[51]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[51]~51_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[51]~51_combout\);

-- Location: LCFF_X9_Y1_N15
\ADC_Manager1|c_preamb_func[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][4]~regout\);

-- Location: LCCOMB_X9_Y1_N14
\ADC_Manager1|Selector354~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector354~0_combout\ = (\ADC_Manager1|c_preamb_func[43][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector354~0_combout\);

-- Location: LCFF_X17_Y1_N29
\ADC_Manager1|c_long_func_input[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector354~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][4]~regout\);

-- Location: LCCOMB_X17_Y1_N28
\corr_long|input_func_6[52]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[52]~52_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[52]~52_combout\);

-- Location: LCFF_X8_Y1_N15
\ADC_Manager1|c_preamb_func[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][5]~regout\);

-- Location: LCCOMB_X8_Y1_N14
\ADC_Manager1|Selector353~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector353~0_combout\ = (\ADC_Manager1|c_preamb_func[43][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector353~0_combout\);

-- Location: LCFF_X15_Y1_N23
\ADC_Manager1|c_long_func_input[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector353~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][5]~regout\);

-- Location: LCCOMB_X15_Y1_N22
\corr_long|input_func_6[53]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[53]~53_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[53]~53_combout\);

-- Location: LCCOMB_X26_Y6_N20
\ADC_Manager1|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~0_combout\ = (\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(4),
	combout => \ADC_Manager1|Decoder0~0_combout\);

-- Location: LCCOMB_X25_Y6_N24
\ADC_Manager1|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~1_combout\ = (!\ADC_Manager1|ram_counter\(7) & (!\ADC_Manager1|ram_counter\(6) & ((!\ADC_Manager1|Decoder0~0_combout\) # (!\ADC_Manager1|Decoder2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~4_combout\,
	datab => \ADC_Manager1|ram_counter\(7),
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|Decoder0~0_combout\,
	combout => \ADC_Manager1|LessThan3~1_combout\);

-- Location: LCFF_X26_Y4_N25
\ADC_Manager1|ram_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|ram_counter[28]~85_combout\,
	ena => \ADC_Manager1|ALT_INV_Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|ram_counter\(28));

-- Location: LCCOMB_X25_Y4_N12
\ADC_Manager1|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~6_combout\ = (\ADC_Manager1|Equal0~5_combout\ & (!\ADC_Manager1|ram_counter\(30) & (!\ADC_Manager1|ram_counter\(29) & !\ADC_Manager1|ram_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~5_combout\,
	datab => \ADC_Manager1|ram_counter\(30),
	datac => \ADC_Manager1|ram_counter\(29),
	datad => \ADC_Manager1|ram_counter\(28),
	combout => \ADC_Manager1|Equal0~6_combout\);

-- Location: LCCOMB_X25_Y6_N14
\ADC_Manager1|LessThan3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~2_combout\ = (\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|Equal0~4_combout\ & (\ADC_Manager1|LessThan3~1_combout\ & \ADC_Manager1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|LessThan3~1_combout\,
	datad => \ADC_Manager1|Equal0~6_combout\,
	combout => \ADC_Manager1|LessThan3~2_combout\);

-- Location: LCCOMB_X25_Y6_N0
\ADC_Manager1|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~1_combout\ = (!\ADC_Manager1|ram_counter\(7) & (!\ADC_Manager1|ram_counter\(6) & ((\ADC_Manager1|LessThan2~0_combout\) # (!\ADC_Manager1|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~0_combout\,
	datab => \ADC_Manager1|ram_counter\(7),
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|Decoder0~0_combout\,
	combout => \ADC_Manager1|LessThan2~1_combout\);

-- Location: LCCOMB_X25_Y6_N30
\ADC_Manager1|LessThan2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~2_combout\ = (\ADC_Manager1|ram_counter\(31)) # ((\ADC_Manager1|Equal0~6_combout\ & (\ADC_Manager1|Equal0~4_combout\ & \ADC_Manager1|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~6_combout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan2~1_combout\,
	combout => \ADC_Manager1|LessThan2~2_combout\);

-- Location: LCCOMB_X8_Y5_N4
\ADC_Manager1|Decoder1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~31_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~31_combout\);

-- Location: LCCOMB_X8_Y5_N14
\ADC_Manager1|Decoder1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~20_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder1~31_combout\,
	combout => \ADC_Manager1|Decoder1~20_combout\);

-- Location: LCFF_X9_Y11_N7
\ADC_Manager1|c_1_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][6]~regout\);

-- Location: LCCOMB_X14_Y3_N8
\ADC_Manager1|Selector152~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[8][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][6]~regout\,
	datab => \ADC_Manager1|c_1_func[8][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector152~2_combout\);

-- Location: LCCOMB_X21_Y6_N28
\ADC_Manager1|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~55_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Equal0~11_combout\ & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|Equal0~11_combout\,
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~24_combout\,
	combout => \ADC_Manager1|Decoder0~55_combout\);

-- Location: LCFF_X9_Y11_N19
\ADC_Manager1|c_preamb_func[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[18][6]~regout\);

-- Location: LCCOMB_X9_Y11_N18
\ADC_Manager1|Selector152~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~0_combout\ = (\ADC_Manager1|c_1_func[8][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[18][6]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[8][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[18][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[18][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector152~0_combout\);

-- Location: LCCOMB_X14_Y3_N28
\ADC_Manager1|Selector152~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~1_combout\ = (\ADC_Manager1|Selector152~0_combout\) # ((\ADC_Manager1|c_long_func_input[18][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Selector152~0_combout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[18][6]~regout\,
	combout => \ADC_Manager1|Selector152~1_combout\);

-- Location: LCCOMB_X14_Y1_N4
\ADC_Manager1|Selector152~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector152~5_combout\ = (\ADC_Manager1|Selector152~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector152~4_combout\) # (\ADC_Manager1|Selector152~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector152~4_combout\,
	datab => \ADC_Manager1|Selector152~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector152~1_combout\,
	combout => \ADC_Manager1|Selector152~5_combout\);

-- Location: LCFF_X14_Y1_N5
\ADC_Manager1|c_long_func_input[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector152~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[18][6]~regout\);

-- Location: LCFF_X8_Y1_N23
\ADC_Manager1|c_preamb_func[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][6]~regout\);

-- Location: LCCOMB_X8_Y1_N22
\ADC_Manager1|Selector352~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector352~0_combout\ = (\ADC_Manager1|c_preamb_func[43][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector352~0_combout\);

-- Location: LCFF_X15_Y1_N13
\ADC_Manager1|c_long_func_input[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector352~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][6]~regout\);

-- Location: LCCOMB_X15_Y1_N12
\corr_long|input_func_6[54]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[54]~54_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[18][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[54]~54_combout\);

-- Location: LCFF_X8_Y1_N19
\ADC_Manager1|c_preamb_func[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[43][7]~regout\);

-- Location: LCCOMB_X8_Y1_N18
\ADC_Manager1|Selector351~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector351~0_combout\ = (\ADC_Manager1|c_preamb_func[43][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[43][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector351~0_combout\);

-- Location: LCFF_X15_Y3_N19
\ADC_Manager1|c_long_func_input[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector351~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[43][7]~regout\);

-- Location: LCCOMB_X15_Y3_N18
\corr_long|input_func_6[55]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[55]~55_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[43][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[18][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[43][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[55]~55_combout\);

-- Location: DSPMULT_X16_Y1_N0
\corr_long|gate6|Mult6|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y1_N6
\corr_long|input_adc_6[56]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[56]~40_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(96)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(24),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[56]~40_combout\);

-- Location: LCCOMB_X12_Y1_N18
\corr_long|input_adc_6[57]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[57]~41_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(97))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(97),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(25),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[57]~41_combout\);

-- Location: LCCOMB_X12_Y1_N10
\corr_long|input_adc_6[58]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[58]~42_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(98))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(98),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(26),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[58]~42_combout\);

-- Location: LCCOMB_X15_Y5_N24
\corr_long|input_adc_6[59]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[59]~43_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(99)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(27),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(99),
	combout => \corr_long|input_adc_6[59]~43_combout\);

-- Location: LCCOMB_X15_Y2_N24
\corr_long|input_adc_6[60]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[60]~44_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(100))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(100),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(28),
	combout => \corr_long|input_adc_6[60]~44_combout\);

-- Location: LCCOMB_X12_Y1_N14
\corr_long|input_adc_6[61]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[61]~45_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(101))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(101),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(29),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[61]~45_combout\);

-- Location: LCCOMB_X12_Y4_N24
\corr_long|input_adc_6[62]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[62]~46_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(102))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(102),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(30),
	combout => \corr_long|input_adc_6[62]~46_combout\);

-- Location: LCCOMB_X12_Y3_N18
\corr_long|input_adc_6[63]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[63]~47_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(103))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(103),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(31),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[63]~47_combout\);

-- Location: LCCOMB_X8_Y1_N28
\ADC_Manager1|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~52_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~2_combout\ & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder0~52_combout\);

-- Location: LCFF_X8_Y1_N11
\ADC_Manager1|c_preamb_func[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][0]~regout\);

-- Location: LCCOMB_X8_Y1_N10
\ADC_Manager1|Selector366~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector366~0_combout\ = (\ADC_Manager1|c_preamb_func[44][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector366~0_combout\);

-- Location: LCFF_X13_Y10_N19
\ADC_Manager1|c_long_func_input[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector366~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][0]~regout\);

-- Location: LCCOMB_X13_Y10_N18
\corr_long|input_func_6[56]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[56]~40_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[19][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[56]~40_combout\);

-- Location: LCCOMB_X21_Y6_N20
\ADC_Manager1|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~53_combout\ = (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Equal0~11_combout\ & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|Equal0~11_combout\,
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~24_combout\,
	combout => \ADC_Manager1|Decoder0~53_combout\);

-- Location: LCFF_X20_Y7_N11
\ADC_Manager1|c_preamb_func[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][1]~regout\);

-- Location: LCCOMB_X9_Y13_N26
\ADC_Manager1|c_1_func[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[9][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_1_func[9][1]~feeder_combout\);

-- Location: LCCOMB_X8_Y5_N2
\ADC_Manager1|Decoder1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~30_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~30_combout\);

-- Location: LCCOMB_X8_Y5_N28
\ADC_Manager1|Decoder1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~19_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder1~30_combout\,
	combout => \ADC_Manager1|Decoder1~19_combout\);

-- Location: LCFF_X9_Y13_N27
\ADC_Manager1|c_1_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[9][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][1]~regout\);

-- Location: LCCOMB_X20_Y7_N10
\ADC_Manager1|Selector165~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[9][1]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][1]~regout\,
	datad => \ADC_Manager1|c_1_func[9][1]~regout\,
	combout => \ADC_Manager1|Selector165~0_combout\);

-- Location: LCCOMB_X15_Y1_N8
\ADC_Manager1|Selector165~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~1_combout\ = (\ADC_Manager1|Selector165~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|c_long_func_input[19][1]~regout\,
	datad => \ADC_Manager1|Selector165~0_combout\,
	combout => \ADC_Manager1|Selector165~1_combout\);

-- Location: LCCOMB_X9_Y13_N4
\ADC_Manager1|c_0_func[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[9][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_0_func[9][1]~feeder_combout\);

-- Location: LCCOMB_X8_Y5_N26
\ADC_Manager1|Decoder2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~2_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder2~2_combout\);

-- Location: LCCOMB_X25_Y6_N8
\ADC_Manager1|LessThan2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~4_combout\ = (\ADC_Manager1|Equal0~6_combout\ & (\ADC_Manager1|Equal0~4_combout\ & (!\ADC_Manager1|ram_counter\(6) & !\ADC_Manager1|ram_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~6_combout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|ram_counter\(7),
	combout => \ADC_Manager1|LessThan2~4_combout\);

-- Location: LCCOMB_X26_Y6_N14
\ADC_Manager1|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~0_combout\ = (((!\ADC_Manager1|LessThan1~0_combout\) # (!\ADC_Manager1|Decoder0~0_combout\)) # (!\ADC_Manager1|ram_counter\(2))) # (!\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(2),
	datac => \ADC_Manager1|Decoder0~0_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|LessThan3~0_combout\);

-- Location: LCCOMB_X25_Y6_N20
\ADC_Manager1|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~1_combout\ = ((\ADC_Manager1|LessThan4~0_combout\ & (!\ADC_Manager1|ram_counter\(4) & !\ADC_Manager1|ram_counter\(5)))) # (!\ADC_Manager1|ram_counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan4~0_combout\,
	datab => \ADC_Manager1|ram_counter\(4),
	datac => \ADC_Manager1|ram_counter\(6),
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|LessThan4~1_combout\);

-- Location: LCCOMB_X25_Y6_N22
\ADC_Manager1|Decoder2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~0_combout\ = (\ADC_Manager1|Equal0~6_combout\ & (\ADC_Manager1|Equal0~4_combout\ & (\ADC_Manager1|LessThan4~1_combout\ & !\ADC_Manager1|ram_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~6_combout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|LessThan4~1_combout\,
	datad => \ADC_Manager1|ram_counter\(7),
	combout => \ADC_Manager1|Decoder2~0_combout\);

-- Location: LCCOMB_X25_Y6_N28
\ADC_Manager1|Decoder2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~1_combout\ = (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|Decoder2~0_combout\ & ((!\ADC_Manager1|LessThan3~0_combout\) # (!\ADC_Manager1|LessThan2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(31),
	datab => \ADC_Manager1|LessThan2~4_combout\,
	datac => \ADC_Manager1|LessThan3~0_combout\,
	datad => \ADC_Manager1|Decoder2~0_combout\,
	combout => \ADC_Manager1|Decoder2~1_combout\);

-- Location: LCCOMB_X20_Y9_N0
\ADC_Manager1|Decoder2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~3_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (\ADC_Manager1|Decoder2~2_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|Decoder2~2_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder2~1_combout\,
	combout => \ADC_Manager1|Decoder2~3_combout\);

-- Location: LCFF_X9_Y13_N5
\ADC_Manager1|c_0_func[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[9][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][1]~regout\);

-- Location: LCCOMB_X9_Y13_N24
\ADC_Manager1|Selector165~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[9][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[9][1]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[9][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[9][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[9][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_1_func[9][1]~regout\,
	combout => \ADC_Manager1|Selector165~3_combout\);

-- Location: LCCOMB_X9_Y5_N20
\ADC_Manager1|Mux88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux88~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (!\ADC_Manager1|c_short_func_input_index\(2) & \ADC_Manager1|c_short_func_input_index\(0))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_short_func_input_index\(0)) # (!\ADC_Manager1|c_short_func_input_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux88~0_combout\);

-- Location: LCCOMB_X14_Y1_N0
\ADC_Manager1|Selector165~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector165~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[19][1]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector165~3_combout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector165~4_combout\);

-- Location: LCCOMB_X15_Y1_N10
\ADC_Manager1|Selector165~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector165~5_combout\ = (\ADC_Manager1|Selector165~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector165~2_combout\) # (\ADC_Manager1|Selector165~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector165~2_combout\,
	datab => \ADC_Manager1|Selector165~1_combout\,
	datac => \ADC_Manager1|Selector165~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector165~5_combout\);

-- Location: LCFF_X15_Y1_N11
\ADC_Manager1|c_long_func_input[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector165~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][1]~regout\);

-- Location: LCFF_X8_Y1_N31
\ADC_Manager1|c_preamb_func[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][1]~regout\);

-- Location: LCCOMB_X8_Y1_N30
\ADC_Manager1|Selector365~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector365~0_combout\ = (\ADC_Manager1|c_preamb_func[44][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector365~0_combout\);

-- Location: LCFF_X15_Y1_N15
\ADC_Manager1|c_long_func_input[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector365~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][1]~regout\);

-- Location: LCCOMB_X15_Y1_N14
\corr_long|input_func_6[57]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[57]~41_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[57]~41_combout\);

-- Location: LCCOMB_X15_Y1_N2
\ADC_Manager1|Selector164~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][2]~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector164~2_combout\);

-- Location: LCCOMB_X9_Y13_N12
\ADC_Manager1|c_0_func[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[9][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_0_func[9][2]~feeder_combout\);

-- Location: LCFF_X9_Y13_N13
\ADC_Manager1|c_0_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[9][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][2]~regout\);

-- Location: LCCOMB_X9_Y13_N14
\ADC_Manager1|c_1_func[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[9][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_1_func[9][2]~feeder_combout\);

-- Location: LCFF_X9_Y13_N15
\ADC_Manager1|c_1_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[9][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][2]~regout\);

-- Location: LCCOMB_X9_Y13_N8
\ADC_Manager1|Selector164~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[9][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[9][2]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[9][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[9][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[9][2]~regout\,
	datad => \ADC_Manager1|c_1_func[9][2]~regout\,
	combout => \ADC_Manager1|Selector164~3_combout\);

-- Location: LCCOMB_X7_Y3_N22
\ADC_Manager1|Selector164~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector164~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_long_func_input[19][2]~regout\,
	datac => \ADC_Manager1|Selector164~3_combout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector164~4_combout\);

-- Location: LCCOMB_X15_Y1_N0
\ADC_Manager1|Selector164~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector164~5_combout\ = (\ADC_Manager1|Selector164~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector164~2_combout\) # (\ADC_Manager1|Selector164~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector164~1_combout\,
	datab => \ADC_Manager1|Selector164~2_combout\,
	datac => \ADC_Manager1|Selector164~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector164~5_combout\);

-- Location: LCFF_X15_Y1_N1
\ADC_Manager1|c_long_func_input[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector164~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][2]~regout\);

-- Location: LCFF_X8_Y1_N3
\ADC_Manager1|c_preamb_func[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][2]~regout\);

-- Location: LCCOMB_X8_Y1_N2
\ADC_Manager1|Selector364~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector364~0_combout\ = (\ADC_Manager1|c_preamb_func[44][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector364~0_combout\);

-- Location: LCFF_X15_Y1_N19
\ADC_Manager1|c_long_func_input[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector364~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][2]~regout\);

-- Location: LCCOMB_X15_Y1_N18
\corr_long|input_func_6[58]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[58]~42_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[58]~42_combout\);

-- Location: LCFF_X8_Y1_N27
\ADC_Manager1|c_preamb_func[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][3]~regout\);

-- Location: LCCOMB_X8_Y1_N26
\ADC_Manager1|Selector363~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector363~0_combout\ = (\ADC_Manager1|c_preamb_func[44][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector363~0_combout\);

-- Location: LCFF_X17_Y1_N27
\ADC_Manager1|c_long_func_input[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector363~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][3]~regout\);

-- Location: LCCOMB_X17_Y1_N26
\corr_long|input_func_6[59]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[59]~43_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[19][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[59]~43_combout\);

-- Location: LCFF_X9_Y13_N29
\ADC_Manager1|c_0_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][4]~regout\);

-- Location: LCCOMB_X19_Y11_N8
\ADC_Manager1|Selector162~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~3_combout\ = (\ADC_Manager1|c_1_func[9][4]~regout\ & ((\ADC_Manager1|c_0_func[9][4]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # 
-- (!\ADC_Manager1|c_1_func[9][4]~regout\ & (\ADC_Manager1|c_0_func[9][4]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[9][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector162~3_combout\);

-- Location: LCCOMB_X19_Y1_N28
\ADC_Manager1|Selector162~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector162~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[19][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector162~3_combout\,
	combout => \ADC_Manager1|Selector162~4_combout\);

-- Location: LCCOMB_X15_Y1_N24
\ADC_Manager1|Selector162~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][4]~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector162~2_combout\);

-- Location: LCFF_X20_Y7_N1
\ADC_Manager1|c_preamb_func[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][4]~regout\);

-- Location: LCCOMB_X20_Y7_N0
\ADC_Manager1|Selector162~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~0_combout\ = (\ADC_Manager1|c_1_func[9][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][4]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][4]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][4]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector162~0_combout\);

-- Location: LCCOMB_X20_Y1_N20
\ADC_Manager1|Selector162~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~1_combout\ = (\ADC_Manager1|Selector162~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|c_long_func_input[19][4]~regout\,
	datad => \ADC_Manager1|Selector162~0_combout\,
	combout => \ADC_Manager1|Selector162~1_combout\);

-- Location: LCCOMB_X15_Y1_N28
\ADC_Manager1|Selector162~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector162~5_combout\ = (\ADC_Manager1|Selector162~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector162~4_combout\) # (\ADC_Manager1|Selector162~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector162~4_combout\,
	datac => \ADC_Manager1|Selector162~2_combout\,
	datad => \ADC_Manager1|Selector162~1_combout\,
	combout => \ADC_Manager1|Selector162~5_combout\);

-- Location: LCFF_X15_Y1_N29
\ADC_Manager1|c_long_func_input[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector162~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][4]~regout\);

-- Location: LCFF_X8_Y1_N25
\ADC_Manager1|c_preamb_func[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][4]~regout\);

-- Location: LCCOMB_X8_Y1_N24
\ADC_Manager1|Selector362~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector362~0_combout\ = (\ADC_Manager1|c_preamb_func[44][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector362~0_combout\);

-- Location: LCFF_X15_Y1_N31
\ADC_Manager1|c_long_func_input[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector362~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][4]~regout\);

-- Location: LCCOMB_X15_Y1_N30
\corr_long|input_func_6[60]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[60]~44_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[60]~44_combout\);

-- Location: LCCOMB_X9_Y9_N12
\ADC_Manager1|Selector161~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][5]~regout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[19][5]~regout\,
	combout => \ADC_Manager1|Selector161~2_combout\);

-- Location: LCCOMB_X19_Y9_N18
\ADC_Manager1|Selector161~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~1_combout\ = (\ADC_Manager1|Selector161~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector161~0_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[19][5]~regout\,
	combout => \ADC_Manager1|Selector161~1_combout\);

-- Location: LCCOMB_X14_Y9_N20
\ADC_Manager1|Selector161~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector161~5_combout\ = (\ADC_Manager1|Selector161~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector161~4_combout\) # (\ADC_Manager1|Selector161~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector161~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector161~2_combout\,
	datad => \ADC_Manager1|Selector161~1_combout\,
	combout => \ADC_Manager1|Selector161~5_combout\);

-- Location: LCFF_X14_Y1_N11
\ADC_Manager1|c_long_func_input[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector161~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][5]~regout\);

-- Location: LCFF_X8_Y1_N13
\ADC_Manager1|c_preamb_func[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][5]~regout\);

-- Location: LCCOMB_X8_Y1_N12
\ADC_Manager1|Selector361~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector361~0_combout\ = (\ADC_Manager1|c_preamb_func[44][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector361~0_combout\);

-- Location: LCFF_X15_Y1_N5
\ADC_Manager1|c_long_func_input[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector361~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][5]~regout\);

-- Location: LCCOMB_X15_Y1_N4
\corr_long|input_func_6[61]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[61]~45_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[61]~45_combout\);

-- Location: LCFF_X9_Y9_N7
\ADC_Manager1|c_1_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][6]~regout\);

-- Location: LCCOMB_X14_Y1_N8
\ADC_Manager1|Selector160~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[9][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][6]~regout\,
	datad => \ADC_Manager1|c_1_func[9][6]~regout\,
	combout => \ADC_Manager1|Selector160~2_combout\);

-- Location: LCFF_X19_Y9_N5
\ADC_Manager1|c_preamb_func[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][6]~regout\);

-- Location: LCCOMB_X19_Y9_N4
\ADC_Manager1|Selector160~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~0_combout\ = (\ADC_Manager1|c_1_func[9][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[19][6]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[19][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector160~0_combout\);

-- Location: LCCOMB_X13_Y1_N14
\ADC_Manager1|Selector160~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~1_combout\ = (\ADC_Manager1|Selector160~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Selector160~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[19][6]~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector160~1_combout\);

-- Location: LCCOMB_X14_Y1_N14
\ADC_Manager1|Selector160~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector160~5_combout\ = (\ADC_Manager1|Selector160~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector160~4_combout\) # (\ADC_Manager1|Selector160~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector160~4_combout\,
	datab => \ADC_Manager1|Selector160~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector160~1_combout\,
	combout => \ADC_Manager1|Selector160~5_combout\);

-- Location: LCFF_X14_Y1_N15
\ADC_Manager1|c_long_func_input[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector160~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][6]~regout\);

-- Location: LCFF_X8_Y1_N7
\ADC_Manager1|c_preamb_func[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][6]~regout\);

-- Location: LCCOMB_X8_Y1_N6
\ADC_Manager1|Selector360~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector360~0_combout\ = (\ADC_Manager1|c_preamb_func[44][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector360~0_combout\);

-- Location: LCFF_X15_Y1_N27
\ADC_Manager1|c_long_func_input[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector360~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][6]~regout\);

-- Location: LCCOMB_X15_Y1_N26
\corr_long|input_func_6[62]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[62]~46_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[62]~46_combout\);

-- Location: LCCOMB_X14_Y1_N28
\ADC_Manager1|Selector159~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector159~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector159~3_combout\,
	datab => \ADC_Manager1|Mux88~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_long_func_input[19][7]~regout\,
	combout => \ADC_Manager1|Selector159~4_combout\);

-- Location: LCFF_X22_Y6_N21
\ADC_Manager1|c_preamb_func[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[19][7]~regout\);

-- Location: LCCOMB_X22_Y6_N20
\ADC_Manager1|Selector159~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~0_combout\ = (\ADC_Manager1|c_1_func[9][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[19][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[9][7]~regout\ & (((\ADC_Manager1|c_preamb_func[19][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[9][7]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[19][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector159~0_combout\);

-- Location: LCCOMB_X14_Y1_N30
\ADC_Manager1|Selector159~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~1_combout\ = (\ADC_Manager1|Selector159~0_combout\) # ((\ADC_Manager1|c_long_func_input[19][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector159~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[19][7]~regout\,
	combout => \ADC_Manager1|Selector159~1_combout\);

-- Location: LCCOMB_X14_Y1_N22
\ADC_Manager1|Selector159~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector159~5_combout\ = (\ADC_Manager1|Selector159~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector159~2_combout\) # (\ADC_Manager1|Selector159~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector159~2_combout\,
	datab => \ADC_Manager1|Selector159~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector159~1_combout\,
	combout => \ADC_Manager1|Selector159~5_combout\);

-- Location: LCFF_X14_Y1_N23
\ADC_Manager1|c_long_func_input[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector159~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[19][7]~regout\);

-- Location: LCFF_X8_Y1_N9
\ADC_Manager1|c_preamb_func[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[44][7]~regout\);

-- Location: LCCOMB_X8_Y1_N8
\ADC_Manager1|Selector359~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector359~0_combout\ = (\ADC_Manager1|c_preamb_func[44][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[44][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector359~0_combout\);

-- Location: LCFF_X15_Y1_N7
\ADC_Manager1|c_long_func_input[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector359~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[44][7]~regout\);

-- Location: LCCOMB_X15_Y1_N6
\corr_long|input_func_6[63]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[63]~47_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[44][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[19][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[44][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[63]~47_combout\);

-- Location: DSPMULT_X16_Y1_N1
\corr_long|gate6|Mult7|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y2_N16
\corr_long|gate6|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~0_combout\ = (\corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ & (\corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add5~1\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ & \corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add5~0_combout\,
	cout => \corr_long|gate6|Add5~1\);

-- Location: LCCOMB_X17_Y2_N22
\corr_long|gate6|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~6_combout\ = (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate6|Add5~5\ & VCC)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate6|Add5~5\)))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add5~5\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate6|Add5~5\) # (GND)))))
-- \corr_long|gate6|Add5~7\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate6|Add5~5\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate6|Add5~5\) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~5\,
	combout => \corr_long|gate6|Add5~6_combout\,
	cout => \corr_long|gate6|Add5~7\);

-- Location: LCCOMB_X17_Y2_N24
\corr_long|gate6|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~8_combout\ = ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate6|Add5~7\)))) # (GND)
-- \corr_long|gate6|Add5~9\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate6|Add5~7\))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate6|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~7\,
	combout => \corr_long|gate6|Add5~8_combout\,
	cout => \corr_long|gate6|Add5~9\);

-- Location: LCCOMB_X17_Y2_N30
\corr_long|gate6|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~14_combout\ = (\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate6|Add5~13\ & VCC)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate6|Add5~13\)))) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add5~13\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate6|Add5~13\) # (GND)))))
-- \corr_long|gate6|Add5~15\ = CARRY((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate6|Add5~13\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add5~13\) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~13\,
	combout => \corr_long|gate6|Add5~14_combout\,
	cout => \corr_long|gate6|Add5~15\);

-- Location: LCCOMB_X18_Y2_N16
\corr_long|gate6|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~2_combout\ = (\corr_long|gate6|Add5~2_combout\ & ((\corr_long|gate6|Add7~2_combout\ & (\corr_long|gate6|Add6~1\ & VCC)) # (!\corr_long|gate6|Add7~2_combout\ & (!\corr_long|gate6|Add6~1\)))) # (!\corr_long|gate6|Add5~2_combout\ & 
-- ((\corr_long|gate6|Add7~2_combout\ & (!\corr_long|gate6|Add6~1\)) # (!\corr_long|gate6|Add7~2_combout\ & ((\corr_long|gate6|Add6~1\) # (GND)))))
-- \corr_long|gate6|Add6~3\ = CARRY((\corr_long|gate6|Add5~2_combout\ & (!\corr_long|gate6|Add7~2_combout\ & !\corr_long|gate6|Add6~1\)) # (!\corr_long|gate6|Add5~2_combout\ & ((!\corr_long|gate6|Add6~1\) # (!\corr_long|gate6|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~2_combout\,
	datab => \corr_long|gate6|Add7~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~1\,
	combout => \corr_long|gate6|Add6~2_combout\,
	cout => \corr_long|gate6|Add6~3\);

-- Location: LCCOMB_X18_Y2_N18
\corr_long|gate6|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~4_combout\ = ((\corr_long|gate6|Add5~4_combout\ $ (\corr_long|gate6|Add7~4_combout\ $ (!\corr_long|gate6|Add6~3\)))) # (GND)
-- \corr_long|gate6|Add6~5\ = CARRY((\corr_long|gate6|Add5~4_combout\ & ((\corr_long|gate6|Add7~4_combout\) # (!\corr_long|gate6|Add6~3\))) # (!\corr_long|gate6|Add5~4_combout\ & (\corr_long|gate6|Add7~4_combout\ & !\corr_long|gate6|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~4_combout\,
	datab => \corr_long|gate6|Add7~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~3\,
	combout => \corr_long|gate6|Add6~4_combout\,
	cout => \corr_long|gate6|Add6~5\);

-- Location: LCCOMB_X18_Y2_N22
\corr_long|gate6|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~8_combout\ = ((\corr_long|gate6|Add7~8_combout\ $ (\corr_long|gate6|Add5~8_combout\ $ (!\corr_long|gate6|Add6~7\)))) # (GND)
-- \corr_long|gate6|Add6~9\ = CARRY((\corr_long|gate6|Add7~8_combout\ & ((\corr_long|gate6|Add5~8_combout\) # (!\corr_long|gate6|Add6~7\))) # (!\corr_long|gate6|Add7~8_combout\ & (\corr_long|gate6|Add5~8_combout\ & !\corr_long|gate6|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~8_combout\,
	datab => \corr_long|gate6|Add5~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~7\,
	combout => \corr_long|gate6|Add6~8_combout\,
	cout => \corr_long|gate6|Add6~9\);

-- Location: LCCOMB_X18_Y2_N24
\corr_long|gate6|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~10_combout\ = (\corr_long|gate6|Add5~10_combout\ & ((\corr_long|gate6|Add7~10_combout\ & (\corr_long|gate6|Add6~9\ & VCC)) # (!\corr_long|gate6|Add7~10_combout\ & (!\corr_long|gate6|Add6~9\)))) # (!\corr_long|gate6|Add5~10_combout\ & 
-- ((\corr_long|gate6|Add7~10_combout\ & (!\corr_long|gate6|Add6~9\)) # (!\corr_long|gate6|Add7~10_combout\ & ((\corr_long|gate6|Add6~9\) # (GND)))))
-- \corr_long|gate6|Add6~11\ = CARRY((\corr_long|gate6|Add5~10_combout\ & (!\corr_long|gate6|Add7~10_combout\ & !\corr_long|gate6|Add6~9\)) # (!\corr_long|gate6|Add5~10_combout\ & ((!\corr_long|gate6|Add6~9\) # (!\corr_long|gate6|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~10_combout\,
	datab => \corr_long|gate6|Add7~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~9\,
	combout => \corr_long|gate6|Add6~10_combout\,
	cout => \corr_long|gate6|Add6~11\);

-- Location: LCCOMB_X18_Y2_N26
\corr_long|gate6|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~12_combout\ = ((\corr_long|gate6|Add5~12_combout\ $ (\corr_long|gate6|Add7~12_combout\ $ (!\corr_long|gate6|Add6~11\)))) # (GND)
-- \corr_long|gate6|Add6~13\ = CARRY((\corr_long|gate6|Add5~12_combout\ & ((\corr_long|gate6|Add7~12_combout\) # (!\corr_long|gate6|Add6~11\))) # (!\corr_long|gate6|Add5~12_combout\ & (\corr_long|gate6|Add7~12_combout\ & !\corr_long|gate6|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~12_combout\,
	datab => \corr_long|gate6|Add7~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~11\,
	combout => \corr_long|gate6|Add6~12_combout\,
	cout => \corr_long|gate6|Add6~13\);

-- Location: LCCOMB_X18_Y2_N28
\corr_long|gate6|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~14_combout\ = (\corr_long|gate6|Add7~14_combout\ & ((\corr_long|gate6|Add5~14_combout\ & (\corr_long|gate6|Add6~13\ & VCC)) # (!\corr_long|gate6|Add5~14_combout\ & (!\corr_long|gate6|Add6~13\)))) # (!\corr_long|gate6|Add7~14_combout\ 
-- & ((\corr_long|gate6|Add5~14_combout\ & (!\corr_long|gate6|Add6~13\)) # (!\corr_long|gate6|Add5~14_combout\ & ((\corr_long|gate6|Add6~13\) # (GND)))))
-- \corr_long|gate6|Add6~15\ = CARRY((\corr_long|gate6|Add7~14_combout\ & (!\corr_long|gate6|Add5~14_combout\ & !\corr_long|gate6|Add6~13\)) # (!\corr_long|gate6|Add7~14_combout\ & ((!\corr_long|gate6|Add6~13\) # (!\corr_long|gate6|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~14_combout\,
	datab => \corr_long|gate6|Add5~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~13\,
	combout => \corr_long|gate6|Add6~14_combout\,
	cout => \corr_long|gate6|Add6~15\);

-- Location: LCCOMB_X18_Y1_N4
\corr_long|gate6|Add6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~22_combout\ = (\corr_long|gate6|Add5~22_combout\ & ((\corr_long|gate6|Add7~22_combout\ & (\corr_long|gate6|Add6~21\ & VCC)) # (!\corr_long|gate6|Add7~22_combout\ & (!\corr_long|gate6|Add6~21\)))) # (!\corr_long|gate6|Add5~22_combout\ 
-- & ((\corr_long|gate6|Add7~22_combout\ & (!\corr_long|gate6|Add6~21\)) # (!\corr_long|gate6|Add7~22_combout\ & ((\corr_long|gate6|Add6~21\) # (GND)))))
-- \corr_long|gate6|Add6~23\ = CARRY((\corr_long|gate6|Add5~22_combout\ & (!\corr_long|gate6|Add7~22_combout\ & !\corr_long|gate6|Add6~21\)) # (!\corr_long|gate6|Add5~22_combout\ & ((!\corr_long|gate6|Add6~21\) # (!\corr_long|gate6|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~22_combout\,
	datab => \corr_long|gate6|Add7~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~21\,
	combout => \corr_long|gate6|Add6~22_combout\,
	cout => \corr_long|gate6|Add6~23\);

-- Location: LCCOMB_X18_Y1_N6
\corr_long|gate6|Add6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~24_combout\ = ((\corr_long|gate6|Add5~24_combout\ $ (\corr_long|gate6|Add7~24_combout\ $ (!\corr_long|gate6|Add6~23\)))) # (GND)
-- \corr_long|gate6|Add6~25\ = CARRY((\corr_long|gate6|Add5~24_combout\ & ((\corr_long|gate6|Add7~24_combout\) # (!\corr_long|gate6|Add6~23\))) # (!\corr_long|gate6|Add5~24_combout\ & (\corr_long|gate6|Add7~24_combout\ & !\corr_long|gate6|Add6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~24_combout\,
	datab => \corr_long|gate6|Add7~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~23\,
	combout => \corr_long|gate6|Add6~24_combout\,
	cout => \corr_long|gate6|Add6~25\);

-- Location: LCCOMB_X15_Y13_N0
\corr_long|input_adc_6[96]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[96]~16_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(8)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(64),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(8),
	combout => \corr_long|input_adc_6[96]~16_combout\);

-- Location: LCCOMB_X12_Y13_N12
\corr_long|input_adc_6[97]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[97]~17_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(9)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(65),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(9),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[97]~17_combout\);

-- Location: LCCOMB_X15_Y13_N24
\corr_long|input_adc_6[98]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[98]~18_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(10)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(66),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(10),
	combout => \corr_long|input_adc_6[98]~18_combout\);

-- Location: LCCOMB_X15_Y13_N8
\corr_long|input_adc_6[99]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[99]~19_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(11))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(11),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(67),
	combout => \corr_long|input_adc_6[99]~19_combout\);

-- Location: LCCOMB_X12_Y13_N8
\corr_long|input_adc_6[100]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[100]~20_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(12))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(12),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(68),
	combout => \corr_long|input_adc_6[100]~20_combout\);

-- Location: LCCOMB_X15_Y13_N4
\corr_long|input_adc_6[101]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[101]~21_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(13))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(13),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(69),
	combout => \corr_long|input_adc_6[101]~21_combout\);

-- Location: LCCOMB_X15_Y13_N16
\corr_long|input_adc_6[102]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[102]~22_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(14))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(70),
	combout => \corr_long|input_adc_6[102]~22_combout\);

-- Location: LCCOMB_X15_Y13_N22
\corr_long|input_adc_6[103]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[103]~23_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(15))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(15),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(71),
	combout => \corr_long|input_adc_6[103]~23_combout\);

-- Location: LCCOMB_X8_Y1_N0
\ADC_Manager1|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~47_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~24_combout\ & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~47_combout\);

-- Location: LCFF_X14_Y13_N11
\ADC_Manager1|c_preamb_func[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][0]~regout\);

-- Location: LCCOMB_X14_Y13_N10
\ADC_Manager1|Selector206~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector206~0_combout\ = (\ADC_Manager1|c_preamb_func[24][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector206~0_combout\);

-- Location: LCCOMB_X15_Y13_N14
\ADC_Manager1|c_long_func_input[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[24][0]~feeder_combout\ = \ADC_Manager1|Selector206~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector206~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[24][0]~feeder_combout\);

-- Location: LCFF_X15_Y13_N15
\ADC_Manager1|c_long_func_input[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[24][0]~feeder_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][0]~regout\);

-- Location: LCCOMB_X25_Y6_N6
\ADC_Manager1|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~6_combout\ = (!\ADC_Manager1|main_state.read_init_mem~regout\ & (!\ADC_Manager1|ram_counter\(31) & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|LessThan2~3_combout\,
	datac => \ADC_Manager1|ram_counter\(31),
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y9_N26
\ADC_Manager1|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~45_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~45_combout\);

-- Location: LCCOMB_X26_Y9_N16
\ADC_Manager1|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~46_combout\ = (\ADC_Manager1|Decoder0~0_combout\ & (\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~0_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder0~45_combout\,
	combout => \ADC_Manager1|Decoder0~46_combout\);

-- Location: LCFF_X14_Y13_N7
\ADC_Manager1|c_preamb_func[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][0]~regout\);

-- Location: LCCOMB_X14_Y13_N6
\ADC_Manager1|Selector406~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector406~1_combout\ = (\ADC_Manager1|c_preamb_func[49][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector406~1_combout\);

-- Location: LCFF_X15_Y13_N31
\ADC_Manager1|c_long_func_input[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector406~1_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][0]~regout\);

-- Location: LCCOMB_X15_Y13_N30
\corr_long|input_func_6[96]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[96]~16_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[49][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[24][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[24][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[49][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[96]~16_combout\);

-- Location: LCFF_X18_Y13_N1
\ADC_Manager1|c_preamb_func[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][1]~regout\);

-- Location: LCCOMB_X18_Y13_N0
\ADC_Manager1|Selector205~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector205~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[24][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[24][1]~regout\,
	combout => \ADC_Manager1|Selector205~0_combout\);

-- Location: LCFF_X17_Y13_N1
\ADC_Manager1|c_long_func_input[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector205~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][1]~regout\);

-- Location: LCCOMB_X17_Y13_N0
\corr_long|input_func_6[97]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[97]~17_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[49][1]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[24][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[49][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[97]~17_combout\);

-- Location: LCFF_X18_Y13_N19
\ADC_Manager1|c_preamb_func[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][2]~regout\);

-- Location: LCCOMB_X17_Y13_N2
\ADC_Manager1|Selector204~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector204~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[24][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[24][2]~regout\,
	combout => \ADC_Manager1|Selector204~0_combout\);

-- Location: LCFF_X17_Y13_N3
\ADC_Manager1|c_long_func_input[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector204~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][2]~regout\);

-- Location: LCFF_X14_Y13_N13
\ADC_Manager1|c_preamb_func[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][2]~regout\);

-- Location: LCCOMB_X14_Y13_N12
\ADC_Manager1|Selector404~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector404~0_combout\ = (\ADC_Manager1|c_preamb_func[49][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector404~0_combout\);

-- Location: LCFF_X17_Y13_N31
\ADC_Manager1|c_long_func_input[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector404~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][2]~regout\);

-- Location: LCCOMB_X17_Y13_N30
\corr_long|input_func_6[98]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[98]~18_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[49][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[24][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[24][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[49][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[98]~18_combout\);

-- Location: LCCOMB_X14_Y13_N26
\ADC_Manager1|c_preamb_func[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[24][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_preamb_func[24][3]~feeder_combout\);

-- Location: LCFF_X14_Y13_N27
\ADC_Manager1|c_preamb_func[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[24][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][3]~regout\);

-- Location: LCCOMB_X15_Y13_N28
\ADC_Manager1|Selector203~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector203~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[24][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[24][3]~regout\,
	combout => \ADC_Manager1|Selector203~0_combout\);

-- Location: LCFF_X15_Y13_N29
\ADC_Manager1|c_long_func_input[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector203~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][3]~regout\);

-- Location: LCFF_X22_Y13_N25
\ADC_Manager1|c_preamb_func[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][3]~regout\);

-- Location: LCCOMB_X22_Y13_N24
\ADC_Manager1|Selector403~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector403~0_combout\ = (\ADC_Manager1|c_preamb_func[49][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector403~0_combout\);

-- Location: LCFF_X15_Y13_N11
\ADC_Manager1|c_long_func_input[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector403~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][3]~regout\);

-- Location: LCCOMB_X15_Y13_N10
\corr_long|input_func_6[99]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[99]~19_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[49][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[24][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[24][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[49][3]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[99]~19_combout\);

-- Location: LCFF_X18_Y13_N9
\ADC_Manager1|c_preamb_func[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][4]~regout\);

-- Location: LCCOMB_X18_Y13_N8
\ADC_Manager1|Selector202~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector202~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[24][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[24][4]~regout\,
	combout => \ADC_Manager1|Selector202~0_combout\);

-- Location: LCFF_X17_Y13_N21
\ADC_Manager1|c_long_func_input[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector202~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][4]~regout\);

-- Location: LCCOMB_X17_Y13_N20
\corr_long|input_func_6[100]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[100]~20_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[49][4]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[24][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[49][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[100]~20_combout\);

-- Location: LCCOMB_X22_Y13_N30
\ADC_Manager1|c_preamb_func[49][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\);

-- Location: LCFF_X22_Y13_N31
\ADC_Manager1|c_preamb_func[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[49][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][5]~regout\);

-- Location: LCCOMB_X18_Y13_N30
\ADC_Manager1|Selector401~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector401~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[49][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[49][5]~regout\,
	combout => \ADC_Manager1|Selector401~0_combout\);

-- Location: LCFF_X18_Y13_N31
\ADC_Manager1|c_long_func_input[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector401~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][5]~regout\);

-- Location: LCFF_X18_Y13_N11
\ADC_Manager1|c_preamb_func[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][5]~regout\);

-- Location: LCCOMB_X18_Y13_N10
\ADC_Manager1|Selector201~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector201~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[24][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[24][5]~regout\,
	combout => \ADC_Manager1|Selector201~0_combout\);

-- Location: LCFF_X17_Y13_N15
\ADC_Manager1|c_long_func_input[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector201~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][5]~regout\);

-- Location: LCCOMB_X17_Y13_N14
\corr_long|input_func_6[101]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[101]~21_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[49][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[24][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[49][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[101]~21_combout\);

-- Location: LCFF_X14_Y13_N21
\ADC_Manager1|c_preamb_func[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[24][6]~regout\);

-- Location: LCCOMB_X14_Y13_N20
\ADC_Manager1|Selector200~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector200~0_combout\ = (\ADC_Manager1|c_preamb_func[24][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[24][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector200~0_combout\);

-- Location: LCFF_X15_Y13_N3
\ADC_Manager1|c_long_func_input[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector200~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[24][6]~regout\);

-- Location: LCCOMB_X15_Y13_N2
\corr_long|input_func_6[102]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[102]~22_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[49][6]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[24][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[49][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[24][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[102]~22_combout\);

-- Location: LCFF_X14_Y13_N1
\ADC_Manager1|c_preamb_func[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[49][7]~regout\);

-- Location: LCCOMB_X14_Y13_N0
\ADC_Manager1|Selector399~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector399~0_combout\ = (\ADC_Manager1|c_preamb_func[49][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[49][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector399~0_combout\);

-- Location: LCFF_X15_Y13_N27
\ADC_Manager1|c_long_func_input[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector399~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[49][7]~regout\);

-- Location: LCCOMB_X15_Y13_N26
\corr_long|input_func_6[103]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[103]~23_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[49][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[24][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[24][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[49][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[103]~23_combout\);

-- Location: DSPMULT_X16_Y13_N0
\corr_long|gate6|Mult12|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y2_N8
\corr_long|input_adc_6[88]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[88]~0_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(0)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(56),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(0),
	combout => \corr_long|input_adc_6[88]~0_combout\);

-- Location: LCCOMB_X15_Y9_N8
\corr_long|input_adc_6[89]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[89]~1_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(1)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(57),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(1),
	combout => \corr_long|input_adc_6[89]~1_combout\);

-- Location: LCCOMB_X12_Y2_N26
\corr_long|input_adc_6[90]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[90]~2_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(2)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(58),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(2),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[90]~2_combout\);

-- Location: LCCOMB_X15_Y5_N30
\corr_long|input_adc_6[91]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[91]~3_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(3)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(59),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(3),
	combout => \corr_long|input_adc_6[91]~3_combout\);

-- Location: LCCOMB_X13_Y2_N18
\corr_long|input_adc_6[92]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[92]~4_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(4)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(60),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(4),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[92]~4_combout\);

-- Location: LCCOMB_X15_Y2_N26
\corr_long|input_adc_6[93]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[93]~5_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(5)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(61),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(5),
	combout => \corr_long|input_adc_6[93]~5_combout\);

-- Location: LCCOMB_X15_Y2_N14
\corr_long|input_adc_6[94]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[94]~6_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(6))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(6),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(62),
	combout => \corr_long|input_adc_6[94]~6_combout\);

-- Location: LCCOMB_X17_Y9_N12
\corr_long|input_adc_6[95]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[95]~7_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(7))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(7),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(63),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[95]~7_combout\);

-- Location: LCCOMB_X9_Y1_N2
\ADC_Manager1|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~42_combout\ = (!\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~18_combout\ & \ADC_Manager1|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder1~18_combout\,
	datad => \ADC_Manager1|Decoder0~24_combout\,
	combout => \ADC_Manager1|Decoder0~42_combout\);

-- Location: LCFF_X17_Y1_N21
\ADC_Manager1|c_preamb_func[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][0]~regout\);

-- Location: LCCOMB_X17_Y1_N20
\ADC_Manager1|Selector198~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector198~0_combout\ = (\ADC_Manager1|c_preamb_func[23][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[23][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector198~0_combout\);

-- Location: LCFF_X13_Y10_N23
\ADC_Manager1|c_long_func_input[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector198~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][0]~regout\);

-- Location: LCCOMB_X13_Y10_N22
\corr_long|input_func_6[88]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[88]~0_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[48][0]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[23][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[48][0]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[23][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[88]~0_combout\);

-- Location: LCCOMB_X17_Y1_N22
\ADC_Manager1|c_preamb_func[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[23][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_preamb_func[23][1]~feeder_combout\);

-- Location: LCFF_X17_Y1_N23
\ADC_Manager1|c_preamb_func[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[23][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][1]~regout\);

-- Location: LCCOMB_X17_Y2_N12
\ADC_Manager1|Selector197~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector197~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[23][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[23][1]~regout\,
	combout => \ADC_Manager1|Selector197~0_combout\);

-- Location: LCFF_X17_Y2_N13
\ADC_Manager1|c_long_func_input[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector197~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][1]~regout\);

-- Location: LCCOMB_X18_Y5_N30
\ADC_Manager1|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~41_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~40_combout\,
	combout => \ADC_Manager1|Decoder0~41_combout\);

-- Location: LCFF_X18_Y2_N1
\ADC_Manager1|c_preamb_func[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][1]~regout\);

-- Location: LCCOMB_X18_Y2_N0
\ADC_Manager1|Selector397~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector397~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[48][1]~regout\,
	combout => \ADC_Manager1|Selector397~0_combout\);

-- Location: LCFF_X17_Y2_N11
\ADC_Manager1|c_long_func_input[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector397~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][1]~regout\);

-- Location: LCCOMB_X17_Y2_N10
\corr_long|input_func_6[89]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[89]~1_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[48][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[23][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[23][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[48][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[89]~1_combout\);

-- Location: LCFF_X22_Y2_N5
\ADC_Manager1|c_preamb_func[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][2]~regout\);

-- Location: LCCOMB_X22_Y2_N4
\ADC_Manager1|Selector196~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector196~0_combout\ = (\ADC_Manager1|c_preamb_func[23][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[23][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector196~0_combout\);

-- Location: LCFF_X15_Y2_N23
\ADC_Manager1|c_long_func_input[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector196~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][2]~regout\);

-- Location: LCFF_X14_Y2_N31
\ADC_Manager1|c_preamb_func[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][2]~regout\);

-- Location: LCCOMB_X14_Y2_N30
\ADC_Manager1|Selector396~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector396~0_combout\ = (\ADC_Manager1|c_preamb_func[48][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector396~0_combout\);

-- Location: LCFF_X15_Y2_N5
\ADC_Manager1|c_long_func_input[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector396~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][2]~regout\);

-- Location: LCCOMB_X15_Y2_N4
\corr_long|input_func_6[90]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[90]~2_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[48][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[23][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[23][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[48][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[90]~2_combout\);

-- Location: LCFF_X22_Y2_N29
\ADC_Manager1|c_preamb_func[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][3]~regout\);

-- Location: LCCOMB_X22_Y2_N28
\ADC_Manager1|Selector195~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector195~0_combout\ = (\ADC_Manager1|c_preamb_func[23][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[23][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector195~0_combout\);

-- Location: LCFF_X15_Y2_N15
\ADC_Manager1|c_long_func_input[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector195~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][3]~regout\);

-- Location: LCFF_X14_Y2_N15
\ADC_Manager1|c_preamb_func[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][3]~regout\);

-- Location: LCCOMB_X14_Y2_N14
\ADC_Manager1|Selector395~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector395~0_combout\ = (\ADC_Manager1|c_preamb_func[48][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector395~0_combout\);

-- Location: LCFF_X15_Y2_N21
\ADC_Manager1|c_long_func_input[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector395~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][3]~regout\);

-- Location: LCCOMB_X15_Y2_N20
\corr_long|input_func_6[91]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[91]~3_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[48][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[23][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[23][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[48][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[91]~3_combout\);

-- Location: LCCOMB_X14_Y2_N8
\ADC_Manager1|c_preamb_func[48][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\);

-- Location: LCFF_X14_Y2_N9
\ADC_Manager1|c_preamb_func[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[48][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][4]~regout\);

-- Location: LCCOMB_X15_Y2_N30
\ADC_Manager1|Selector394~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector394~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[48][4]~regout\,
	combout => \ADC_Manager1|Selector394~0_combout\);

-- Location: LCFF_X15_Y2_N31
\ADC_Manager1|c_long_func_input[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector394~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][4]~regout\);

-- Location: LCFF_X22_Y2_N17
\ADC_Manager1|c_preamb_func[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][4]~regout\);

-- Location: LCCOMB_X22_Y2_N16
\ADC_Manager1|Selector194~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector194~0_combout\ = (\ADC_Manager1|c_preamb_func[23][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[23][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector194~0_combout\);

-- Location: LCFF_X15_Y2_N3
\ADC_Manager1|c_long_func_input[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector194~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][4]~regout\);

-- Location: LCCOMB_X15_Y2_N2
\corr_long|input_func_6[92]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[92]~4_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[48][4]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[23][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[48][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[92]~4_combout\);

-- Location: LCFF_X14_Y2_N5
\ADC_Manager1|c_preamb_func[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][5]~regout\);

-- Location: LCCOMB_X14_Y2_N4
\ADC_Manager1|Selector393~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector393~0_combout\ = (\ADC_Manager1|c_preamb_func[48][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector393~0_combout\);

-- Location: LCFF_X15_Y2_N9
\ADC_Manager1|c_long_func_input[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector393~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][5]~regout\);

-- Location: LCFF_X17_Y1_N25
\ADC_Manager1|c_preamb_func[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][5]~regout\);

-- Location: LCCOMB_X17_Y1_N24
\ADC_Manager1|Selector193~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector193~0_combout\ = (\ADC_Manager1|c_preamb_func[23][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[23][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector193~0_combout\);

-- Location: LCFF_X15_Y2_N17
\ADC_Manager1|c_long_func_input[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector193~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][5]~regout\);

-- Location: LCCOMB_X15_Y2_N16
\corr_long|input_func_6[93]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[93]~5_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[48][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[23][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[48][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[23][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[93]~5_combout\);

-- Location: LCFF_X17_Y2_N21
\ADC_Manager1|c_preamb_func[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][6]~regout\);

-- Location: LCCOMB_X17_Y2_N0
\ADC_Manager1|Selector192~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector192~0_combout\ = (\ADC_Manager1|c_preamb_func[23][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[23][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector192~0_combout\);

-- Location: LCFF_X17_Y2_N1
\ADC_Manager1|c_long_func_input[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector192~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][6]~regout\);

-- Location: LCFF_X18_Y2_N9
\ADC_Manager1|c_preamb_func[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][6]~regout\);

-- Location: LCCOMB_X18_Y2_N8
\ADC_Manager1|Selector392~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector392~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[48][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[48][6]~regout\,
	combout => \ADC_Manager1|Selector392~0_combout\);

-- Location: LCFF_X17_Y2_N7
\ADC_Manager1|c_long_func_input[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector392~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][6]~regout\);

-- Location: LCCOMB_X17_Y2_N6
\corr_long|input_func_6[94]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[94]~6_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[48][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[23][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[23][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[48][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[94]~6_combout\);

-- Location: LCFF_X22_Y2_N9
\ADC_Manager1|c_preamb_func[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[23][7]~regout\);

-- Location: LCCOMB_X18_Y2_N4
\ADC_Manager1|Selector191~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector191~0_combout\ = (\ADC_Manager1|c_preamb_func[23][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_preamb_func[23][7]~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector191~0_combout\);

-- Location: LCFF_X15_Y2_N27
\ADC_Manager1|c_long_func_input[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector191~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[23][7]~regout\);

-- Location: LCFF_X14_Y2_N21
\ADC_Manager1|c_preamb_func[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[48][7]~regout\);

-- Location: LCCOMB_X14_Y2_N20
\ADC_Manager1|Selector391~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector391~0_combout\ = (\ADC_Manager1|c_preamb_func[48][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[48][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector391~0_combout\);

-- Location: LCFF_X15_Y2_N19
\ADC_Manager1|c_long_func_input[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector391~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[48][7]~regout\);

-- Location: LCCOMB_X15_Y2_N18
\corr_long|input_func_6[95]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[95]~7_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[48][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[23][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[23][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[48][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[95]~7_combout\);

-- Location: DSPMULT_X16_Y2_N0
\corr_long|gate6|Mult11|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y2_N24
\corr_long|input_adc_6[80]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[80]~8_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(120)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(48),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(120),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[80]~8_combout\);

-- Location: LCCOMB_X13_Y2_N24
\corr_long|input_adc_6[81]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[81]~9_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(121)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(49),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(121),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[81]~9_combout\);

-- Location: LCCOMB_X12_Y2_N2
\corr_long|input_adc_6[82]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[82]~10_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(122))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(122),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(50),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[82]~10_combout\);

-- Location: LCCOMB_X15_Y5_N10
\corr_long|input_adc_6[83]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[83]~11_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(123))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(123),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(51),
	combout => \corr_long|input_adc_6[83]~11_combout\);

-- Location: LCCOMB_X12_Y2_N16
\corr_long|input_adc_6[84]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[84]~12_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(124))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(124),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(52),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[84]~12_combout\);

-- Location: LCCOMB_X12_Y2_N22
\corr_long|input_adc_6[85]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[85]~13_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(125)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(53),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(125),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[85]~13_combout\);

-- Location: LCCOMB_X13_Y2_N22
\corr_long|input_adc_6[86]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[86]~14_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(126))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(126),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(54),
	combout => \corr_long|input_adc_6[86]~14_combout\);

-- Location: LCCOMB_X12_Y2_N30
\corr_long|input_adc_6[87]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[87]~15_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(127)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(55),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(127),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[87]~15_combout\);

-- Location: LCCOMB_X26_Y8_N16
\ADC_Manager1|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~44_combout\ = (\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|Decoder2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|Decoder2~5_combout\,
	combout => \ADC_Manager1|Decoder0~44_combout\);

-- Location: LCFF_X13_Y2_N31
\ADC_Manager1|c_preamb_func[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][0]~regout\);

-- Location: LCCOMB_X13_Y2_N30
\ADC_Manager1|Selector190~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector190~0_combout\ = (\ADC_Manager1|c_preamb_func[22][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector190~0_combout\);

-- Location: LCFF_X13_Y10_N31
\ADC_Manager1|c_long_func_input[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector190~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][0]~regout\);

-- Location: LCCOMB_X13_Y10_N30
\corr_long|input_func_6[80]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[80]~8_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[47][0]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[22][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[47][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[80]~8_combout\);

-- Location: LCCOMB_X20_Y6_N22
\ADC_Manager1|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~43_combout\ = (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~40_combout\,
	combout => \ADC_Manager1|Decoder0~43_combout\);

-- Location: LCFF_X22_Y6_N27
\ADC_Manager1|c_preamb_func[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][1]~regout\);

-- Location: LCCOMB_X22_Y6_N26
\ADC_Manager1|Selector389~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector389~0_combout\ = (\ADC_Manager1|c_preamb_func[47][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector389~0_combout\);

-- Location: LCFF_X13_Y2_N3
\ADC_Manager1|c_long_func_input[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector389~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][1]~regout\);

-- Location: LCCOMB_X13_Y2_N2
\corr_long|input_func_6[81]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[81]~9_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[47][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[22][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[22][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[81]~9_combout\);

-- Location: LCFF_X20_Y6_N29
\ADC_Manager1|c_preamb_func[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][2]~regout\);

-- Location: LCCOMB_X20_Y6_N28
\ADC_Manager1|Selector388~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector388~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[47][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[47][2]~regout\,
	combout => \ADC_Manager1|Selector388~0_combout\);

-- Location: LCFF_X13_Y2_N1
\ADC_Manager1|c_long_func_input[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector388~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][2]~regout\);

-- Location: LCCOMB_X13_Y2_N0
\corr_long|input_func_6[82]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[82]~10_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[47][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[22][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[22][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[82]~10_combout\);

-- Location: LCFF_X13_Y2_N21
\ADC_Manager1|c_preamb_func[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][3]~regout\);

-- Location: LCCOMB_X13_Y2_N20
\ADC_Manager1|Selector187~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector187~0_combout\ = (\ADC_Manager1|c_preamb_func[22][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector187~0_combout\);

-- Location: LCFF_X13_Y2_N29
\ADC_Manager1|c_long_func_input[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector187~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][3]~regout\);

-- Location: LCCOMB_X13_Y2_N28
\corr_long|input_func_6[83]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[83]~11_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[47][3]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[22][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[47][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[83]~11_combout\);

-- Location: LCFF_X13_Y2_N9
\ADC_Manager1|c_preamb_func[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][4]~regout\);

-- Location: LCCOMB_X13_Y2_N8
\ADC_Manager1|Selector186~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector186~0_combout\ = (\ADC_Manager1|c_preamb_func[22][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector186~0_combout\);

-- Location: LCFF_X15_Y2_N7
\ADC_Manager1|c_long_func_input[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector186~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][4]~regout\);

-- Location: LCFF_X20_Y6_N31
\ADC_Manager1|c_preamb_func[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][4]~regout\);

-- Location: LCCOMB_X20_Y6_N30
\ADC_Manager1|Selector386~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector386~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[47][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[47][4]~regout\,
	combout => \ADC_Manager1|Selector386~0_combout\);

-- Location: LCFF_X15_Y2_N29
\ADC_Manager1|c_long_func_input[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector386~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][4]~regout\);

-- Location: LCCOMB_X15_Y2_N28
\corr_long|input_func_6[84]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[84]~12_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[47][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[22][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[22][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[84]~12_combout\);

-- Location: LCFF_X20_Y2_N13
\ADC_Manager1|c_preamb_func[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][5]~regout\);

-- Location: LCCOMB_X20_Y2_N12
\ADC_Manager1|Selector185~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector185~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[22][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[22][5]~regout\,
	combout => \ADC_Manager1|Selector185~0_combout\);

-- Location: LCFF_X17_Y2_N5
\ADC_Manager1|c_long_func_input[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector185~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][5]~regout\);

-- Location: LCCOMB_X17_Y2_N4
\ADC_Manager1|Selector385~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector385~0_combout\ = (\ADC_Manager1|c_preamb_func[47][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[47][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector385~0_combout\);

-- Location: LCFF_X17_Y2_N15
\ADC_Manager1|c_long_func_input[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector385~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][5]~regout\);

-- Location: LCCOMB_X17_Y2_N14
\corr_long|input_func_6[85]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[85]~13_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[47][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[22][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[22][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[85]~13_combout\);

-- Location: LCFF_X13_Y2_N15
\ADC_Manager1|c_preamb_func[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][6]~regout\);

-- Location: LCCOMB_X13_Y2_N14
\ADC_Manager1|Selector184~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector184~0_combout\ = (\ADC_Manager1|c_preamb_func[22][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[22][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector184~0_combout\);

-- Location: LCFF_X15_Y2_N13
\ADC_Manager1|c_long_func_input[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector184~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][6]~regout\);

-- Location: LCCOMB_X15_Y2_N12
\corr_long|input_func_6[86]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[86]~14_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[47][6]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[22][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[47][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[22][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[86]~14_combout\);

-- Location: LCFF_X20_Y2_N11
\ADC_Manager1|c_preamb_func[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[22][7]~regout\);

-- Location: LCCOMB_X20_Y2_N10
\ADC_Manager1|Selector183~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector183~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[22][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[22][7]~regout\,
	combout => \ADC_Manager1|Selector183~0_combout\);

-- Location: LCCOMB_X17_Y2_N2
\ADC_Manager1|c_long_func_input[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[22][7]~feeder_combout\ = \ADC_Manager1|Selector183~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector183~0_combout\,
	combout => \ADC_Manager1|c_long_func_input[22][7]~feeder_combout\);

-- Location: LCFF_X17_Y2_N3
\ADC_Manager1|c_long_func_input[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[22][7]~feeder_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[22][7]~regout\);

-- Location: LCFF_X22_Y6_N23
\ADC_Manager1|c_preamb_func[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[47][7]~regout\);

-- Location: LCCOMB_X22_Y6_N22
\ADC_Manager1|Selector383~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector383~0_combout\ = (\ADC_Manager1|c_preamb_func[47][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[47][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector383~0_combout\);

-- Location: LCFF_X17_Y2_N9
\ADC_Manager1|c_long_func_input[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector383~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[47][7]~regout\);

-- Location: LCCOMB_X17_Y2_N8
\corr_long|input_func_6[87]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[87]~15_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[47][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[22][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[22][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[47][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[87]~15_combout\);

-- Location: DSPMULT_X16_Y2_N1
\corr_long|gate6|Mult10|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y2_N18
\corr_long|gate6|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~2_combout\ = (\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate6|Add9~1\ & VCC)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate6|Add9~1\)))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add9~1\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate6|Add9~1\) # (GND)))))
-- \corr_long|gate6|Add9~3\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate6|Add9~1\)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate6|Add9~1\) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~1\,
	combout => \corr_long|gate6|Add9~2_combout\,
	cout => \corr_long|gate6|Add9~3\);

-- Location: LCCOMB_X21_Y2_N20
\corr_long|gate6|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~4_combout\ = ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate6|Add9~3\)))) # (GND)
-- \corr_long|gate6|Add9~5\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate6|Add9~3\))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate6|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~3\,
	combout => \corr_long|gate6|Add9~4_combout\,
	cout => \corr_long|gate6|Add9~5\);

-- Location: LCCOMB_X21_Y2_N22
\corr_long|gate6|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~6_combout\ = (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate6|Add9~5\ & VCC)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate6|Add9~5\)))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add9~5\)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate6|Add9~5\) # (GND)))))
-- \corr_long|gate6|Add9~7\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate6|Add9~5\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate6|Add9~5\) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~5\,
	combout => \corr_long|gate6|Add9~6_combout\,
	cout => \corr_long|gate6|Add9~7\);

-- Location: LCCOMB_X21_Y2_N24
\corr_long|gate6|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~8_combout\ = ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate6|Add9~7\)))) # (GND)
-- \corr_long|gate6|Add9~9\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate6|Add9~7\))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate6|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~7\,
	combout => \corr_long|gate6|Add9~8_combout\,
	cout => \corr_long|gate6|Add9~9\);

-- Location: LCCOMB_X21_Y2_N28
\corr_long|gate6|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~12_combout\ = ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate6|Add9~11\)))) # (GND)
-- \corr_long|gate6|Add9~13\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate6|Add9~11\))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate6|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~11\,
	combout => \corr_long|gate6|Add9~12_combout\,
	cout => \corr_long|gate6|Add9~13\);

-- Location: LCCOMB_X21_Y2_N30
\corr_long|gate6|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~14_combout\ = (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate6|Add9~13\ & VCC)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ 
-- & (!\corr_long|gate6|Add9~13\)))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add9~13\)) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate6|Add9~13\) # (GND)))))
-- \corr_long|gate6|Add9~15\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate6|Add9~13\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add9~13\) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~13\,
	combout => \corr_long|gate6|Add9~14_combout\,
	cout => \corr_long|gate6|Add9~15\);

-- Location: LCCOMB_X21_Y1_N0
\corr_long|gate6|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~16_combout\ = ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate6|Add9~15\)))) # (GND)
-- \corr_long|gate6|Add9~17\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate6|Add9~15\))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate6|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~15\,
	combout => \corr_long|gate6|Add9~16_combout\,
	cout => \corr_long|gate6|Add9~17\);

-- Location: LCCOMB_X20_Y2_N14
\corr_long|gate6|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~0_combout\ = (\corr_long|gate6|Add9~0_combout\ & (\corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Add9~0_combout\ & (\corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add10~1\ = CARRY((\corr_long|gate6|Add9~0_combout\ & \corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~0_combout\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add10~0_combout\,
	cout => \corr_long|gate6|Add10~1\);

-- Location: LCCOMB_X20_Y2_N20
\corr_long|gate6|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~6_combout\ = (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Add9~6_combout\ & (\corr_long|gate6|Add10~5\ & VCC)) # (!\corr_long|gate6|Add9~6_combout\ & (!\corr_long|gate6|Add10~5\)))) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Add9~6_combout\ & (!\corr_long|gate6|Add10~5\)) # (!\corr_long|gate6|Add9~6_combout\ & ((\corr_long|gate6|Add10~5\) # (GND)))))
-- \corr_long|gate6|Add10~7\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add9~6_combout\ & !\corr_long|gate6|Add10~5\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ & ((!\corr_long|gate6|Add10~5\) 
-- # (!\corr_long|gate6|Add9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Add9~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~5\,
	combout => \corr_long|gate6|Add10~6_combout\,
	cout => \corr_long|gate6|Add10~7\);

-- Location: LCCOMB_X20_Y2_N30
\corr_long|gate6|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~16_combout\ = ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Add9~16_combout\ $ (!\corr_long|gate6|Add10~15\)))) # (GND)
-- \corr_long|gate6|Add10~17\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Add9~16_combout\) # (!\corr_long|gate6|Add10~15\))) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Add9~16_combout\ & !\corr_long|gate6|Add10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Add9~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~15\,
	combout => \corr_long|gate6|Add10~16_combout\,
	cout => \corr_long|gate6|Add10~17\);

-- Location: LCCOMB_X20_Y1_N0
\corr_long|gate6|Add10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~18_combout\ = (\corr_long|gate6|Add9~18_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add10~17\ & VCC)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate6|Add10~17\)))) # (!\corr_long|gate6|Add9~18_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add10~17\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add10~17\) # (GND)))))
-- \corr_long|gate6|Add10~19\ = CARRY((\corr_long|gate6|Add9~18_combout\ & (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add10~17\)) # (!\corr_long|gate6|Add9~18_combout\ & ((!\corr_long|gate6|Add10~17\) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~18_combout\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~17\,
	combout => \corr_long|gate6|Add10~18_combout\,
	cout => \corr_long|gate6|Add10~19\);

-- Location: LCCOMB_X20_Y1_N2
\corr_long|gate6|Add10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~20_combout\ = ((\corr_long|gate6|Add9~20_combout\ $ (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add10~19\)))) # (GND)
-- \corr_long|gate6|Add10~21\ = CARRY((\corr_long|gate6|Add9~20_combout\ & ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add10~19\))) # (!\corr_long|gate6|Add9~20_combout\ & 
-- (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~20_combout\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~19\,
	combout => \corr_long|gate6|Add10~20_combout\,
	cout => \corr_long|gate6|Add10~21\);

-- Location: LCCOMB_X19_Y2_N20
\corr_long|gate6|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~6_combout\ = (\corr_long|gate6|Add6~6_combout\ & ((\corr_long|gate6|Add10~6_combout\ & (\corr_long|gate6|Add8~5\ & VCC)) # (!\corr_long|gate6|Add10~6_combout\ & (!\corr_long|gate6|Add8~5\)))) # (!\corr_long|gate6|Add6~6_combout\ & 
-- ((\corr_long|gate6|Add10~6_combout\ & (!\corr_long|gate6|Add8~5\)) # (!\corr_long|gate6|Add10~6_combout\ & ((\corr_long|gate6|Add8~5\) # (GND)))))
-- \corr_long|gate6|Add8~7\ = CARRY((\corr_long|gate6|Add6~6_combout\ & (!\corr_long|gate6|Add10~6_combout\ & !\corr_long|gate6|Add8~5\)) # (!\corr_long|gate6|Add6~6_combout\ & ((!\corr_long|gate6|Add8~5\) # (!\corr_long|gate6|Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~6_combout\,
	datab => \corr_long|gate6|Add10~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~5\,
	combout => \corr_long|gate6|Add8~6_combout\,
	cout => \corr_long|gate6|Add8~7\);

-- Location: LCCOMB_X19_Y2_N22
\corr_long|gate6|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~8_combout\ = ((\corr_long|gate6|Add10~8_combout\ $ (\corr_long|gate6|Add6~8_combout\ $ (!\corr_long|gate6|Add8~7\)))) # (GND)
-- \corr_long|gate6|Add8~9\ = CARRY((\corr_long|gate6|Add10~8_combout\ & ((\corr_long|gate6|Add6~8_combout\) # (!\corr_long|gate6|Add8~7\))) # (!\corr_long|gate6|Add10~8_combout\ & (\corr_long|gate6|Add6~8_combout\ & !\corr_long|gate6|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~8_combout\,
	datab => \corr_long|gate6|Add6~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~7\,
	combout => \corr_long|gate6|Add8~8_combout\,
	cout => \corr_long|gate6|Add8~9\);

-- Location: LCCOMB_X19_Y2_N28
\corr_long|gate6|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~14_combout\ = (\corr_long|gate6|Add10~14_combout\ & ((\corr_long|gate6|Add6~14_combout\ & (\corr_long|gate6|Add8~13\ & VCC)) # (!\corr_long|gate6|Add6~14_combout\ & (!\corr_long|gate6|Add8~13\)))) # 
-- (!\corr_long|gate6|Add10~14_combout\ & ((\corr_long|gate6|Add6~14_combout\ & (!\corr_long|gate6|Add8~13\)) # (!\corr_long|gate6|Add6~14_combout\ & ((\corr_long|gate6|Add8~13\) # (GND)))))
-- \corr_long|gate6|Add8~15\ = CARRY((\corr_long|gate6|Add10~14_combout\ & (!\corr_long|gate6|Add6~14_combout\ & !\corr_long|gate6|Add8~13\)) # (!\corr_long|gate6|Add10~14_combout\ & ((!\corr_long|gate6|Add8~13\) # (!\corr_long|gate6|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~14_combout\,
	datab => \corr_long|gate6|Add6~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~13\,
	combout => \corr_long|gate6|Add8~14_combout\,
	cout => \corr_long|gate6|Add8~15\);

-- Location: LCCOMB_X19_Y1_N6
\corr_long|gate6|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~24_combout\ = ((\corr_long|gate6|Add10~24_combout\ $ (\corr_long|gate6|Add6~24_combout\ $ (!\corr_long|gate6|Add8~23\)))) # (GND)
-- \corr_long|gate6|Add8~25\ = CARRY((\corr_long|gate6|Add10~24_combout\ & ((\corr_long|gate6|Add6~24_combout\) # (!\corr_long|gate6|Add8~23\))) # (!\corr_long|gate6|Add10~24_combout\ & (\corr_long|gate6|Add6~24_combout\ & !\corr_long|gate6|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~24_combout\,
	datab => \corr_long|gate6|Add6~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~23\,
	combout => \corr_long|gate6|Add8~24_combout\,
	cout => \corr_long|gate6|Add8~25\);

-- Location: LCCOMB_X19_Y3_N30
\corr_long|input_adc_6[32]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[32]~96_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(72)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(0),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(72),
	combout => \corr_long|input_adc_6[32]~96_combout\);

-- Location: LCCOMB_X19_Y3_N20
\corr_long|input_adc_6[33]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[33]~97_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(73))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(73),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(1),
	combout => \corr_long|input_adc_6[33]~97_combout\);

-- Location: LCCOMB_X18_Y3_N18
\corr_long|input_adc_6[34]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[34]~98_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(74)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(2),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(74),
	combout => \corr_long|input_adc_6[34]~98_combout\);

-- Location: LCCOMB_X12_Y3_N10
\corr_long|input_adc_6[35]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[35]~99_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(75)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(3),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(75),
	combout => \corr_long|input_adc_6[35]~99_combout\);

-- Location: LCCOMB_X18_Y3_N26
\corr_long|input_adc_6[36]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[36]~100_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(76))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(76),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(4),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[36]~100_combout\);

-- Location: LCCOMB_X13_Y3_N16
\corr_long|input_adc_6[37]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[37]~101_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(77))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(77),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(5),
	combout => \corr_long|input_adc_6[37]~101_combout\);

-- Location: LCCOMB_X18_Y3_N22
\corr_long|input_adc_6[38]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[38]~102_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(78))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(78),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(6),
	combout => \corr_long|input_adc_6[38]~102_combout\);

-- Location: LCCOMB_X13_Y3_N0
\corr_long|input_adc_6[39]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[39]~103_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(79)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(7),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(79),
	combout => \corr_long|input_adc_6[39]~103_combout\);

-- Location: LCCOMB_X18_Y5_N2
\ADC_Manager1|Decoder0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~66_combout\ = (\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~66_combout\);

-- Location: LCCOMB_X18_Y5_N22
\ADC_Manager1|Decoder0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~67_combout\ = (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~2_combout\ & \ADC_Manager1|Decoder0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|Decoder0~66_combout\,
	combout => \ADC_Manager1|Decoder0~67_combout\);

-- Location: LCFF_X18_Y3_N25
\ADC_Manager1|c_preamb_func[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][0]~regout\);

-- Location: LCCOMB_X18_Y3_N24
\ADC_Manager1|Selector342~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector342~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][0]~regout\,
	combout => \ADC_Manager1|Selector342~0_combout\);

-- Location: LCFF_X13_Y3_N3
\ADC_Manager1|c_long_func_input[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector342~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][0]~regout\);

-- Location: LCCOMB_X13_Y3_N2
\corr_long|input_func_6[32]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[32]~96_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][0]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[41][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[32]~96_combout\);

-- Location: LCFF_X19_Y5_N31
\ADC_Manager1|c_preamb_func[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][1]~regout\);

-- Location: LCCOMB_X19_Y5_N30
\ADC_Manager1|Selector341~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector341~0_combout\ = (\ADC_Manager1|c_preamb_func[41][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[41][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector341~0_combout\);

-- Location: LCFF_X14_Y6_N3
\ADC_Manager1|c_long_func_input[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector341~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][1]~regout\);

-- Location: LCCOMB_X14_Y6_N2
\corr_long|input_func_6[33]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[33]~97_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[33]~97_combout\);

-- Location: LCFF_X19_Y5_N27
\ADC_Manager1|c_preamb_func[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][2]~regout\);

-- Location: LCCOMB_X19_Y5_N26
\ADC_Manager1|Selector340~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector340~0_combout\ = (\ADC_Manager1|c_preamb_func[41][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[41][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector340~0_combout\);

-- Location: LCFF_X13_Y3_N7
\ADC_Manager1|c_long_func_input[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector340~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][2]~regout\);

-- Location: LCCOMB_X13_Y3_N6
\corr_long|input_func_6[34]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[34]~98_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[34]~98_combout\);

-- Location: LCFF_X9_Y7_N5
\ADC_Manager1|c_preamb_func[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][3]~regout\);

-- Location: LCCOMB_X9_Y7_N4
\ADC_Manager1|Selector339~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector339~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][3]~regout\,
	combout => \ADC_Manager1|Selector339~0_combout\);

-- Location: LCFF_X15_Y3_N21
\ADC_Manager1|c_long_func_input[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector339~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][3]~regout\);

-- Location: LCCOMB_X15_Y3_N20
\corr_long|input_func_6[35]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[35]~99_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][3]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[41][3]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[35]~99_combout\);

-- Location: LCFF_X19_Y5_N11
\ADC_Manager1|c_preamb_func[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][4]~regout\);

-- Location: LCCOMB_X19_Y5_N10
\ADC_Manager1|Selector338~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector338~0_combout\ = (\ADC_Manager1|c_preamb_func[41][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[41][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector338~0_combout\);

-- Location: LCFF_X17_Y3_N19
\ADC_Manager1|c_long_func_input[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector338~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][4]~regout\);

-- Location: LCCOMB_X17_Y3_N18
\corr_long|input_func_6[36]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[36]~100_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[36]~100_combout\);

-- Location: LCFF_X18_Y3_N29
\ADC_Manager1|c_preamb_func[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][5]~regout\);

-- Location: LCCOMB_X18_Y3_N28
\ADC_Manager1|Selector337~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector337~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][5]~regout\,
	combout => \ADC_Manager1|Selector337~0_combout\);

-- Location: LCFF_X13_Y3_N11
\ADC_Manager1|c_long_func_input[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector337~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][5]~regout\);

-- Location: LCCOMB_X13_Y3_N10
\corr_long|input_func_6[37]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[37]~101_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[37]~101_combout\);

-- Location: LCFF_X19_Y5_N25
\ADC_Manager1|c_preamb_func[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][6]~regout\);

-- Location: LCCOMB_X19_Y5_N24
\ADC_Manager1|Selector336~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector336~0_combout\ = (\ADC_Manager1|c_preamb_func[41][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[41][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector336~0_combout\);

-- Location: LCFF_X13_Y3_N9
\ADC_Manager1|c_long_func_input[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector336~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][6]~regout\);

-- Location: LCCOMB_X13_Y3_N8
\corr_long|input_func_6[38]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[38]~102_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[38]~102_combout\);

-- Location: LCFF_X9_Y7_N9
\ADC_Manager1|c_preamb_func[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[41][7]~regout\);

-- Location: LCCOMB_X9_Y7_N8
\ADC_Manager1|Selector335~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector335~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[41][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[41][7]~regout\,
	combout => \ADC_Manager1|Selector335~0_combout\);

-- Location: LCFF_X13_Y3_N27
\ADC_Manager1|c_long_func_input[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector335~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[41][7]~regout\);

-- Location: LCCOMB_X13_Y3_N26
\corr_long|input_func_6[39]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[39]~103_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[41][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[16][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[41][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[39]~103_combout\);

-- Location: DSPMULT_X16_Y3_N1
\corr_long|gate6|Mult4|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y3_N30
\corr_long|input_adc_6[40]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[40]~88_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(80)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(8),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(80),
	combout => \corr_long|input_adc_6[40]~88_combout\);

-- Location: LCCOMB_X12_Y3_N6
\corr_long|input_adc_6[41]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[41]~89_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(81)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(9),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(81),
	combout => \corr_long|input_adc_6[41]~89_combout\);

-- Location: LCCOMB_X19_Y3_N26
\corr_long|input_adc_6[42]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[42]~90_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(82))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(82),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(10),
	combout => \corr_long|input_adc_6[42]~90_combout\);

-- Location: LCCOMB_X20_Y3_N26
\corr_long|input_adc_6[43]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[43]~91_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(83))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(83),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \corr_long|input_adc_6[43]~91_combout\);

-- Location: LCCOMB_X17_Y5_N22
\corr_long|input_adc_6[44]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[44]~92_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(84)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(12),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(84),
	combout => \corr_long|input_adc_6[44]~92_combout\);

-- Location: LCCOMB_X19_Y3_N22
\corr_long|input_adc_6[45]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[45]~93_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(85))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(85),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(13),
	combout => \corr_long|input_adc_6[45]~93_combout\);

-- Location: LCCOMB_X19_Y4_N8
\corr_long|input_adc_6[46]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[46]~94_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(86))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(86),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(14),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[46]~94_combout\);

-- Location: LCCOMB_X19_Y5_N22
\corr_long|input_adc_6[47]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[47]~95_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(87))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(87),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(15),
	combout => \corr_long|input_adc_6[47]~95_combout\);

-- Location: LCCOMB_X25_Y7_N30
\ADC_Manager1|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~10_combout\ = (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|ram_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Equal0~10_combout\);

-- Location: LCCOMB_X25_Y7_N26
\ADC_Manager1|Decoder0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~64_combout\ = (\ADC_Manager1|Decoder0~2_combout\ & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~2_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Equal0~10_combout\,
	combout => \ADC_Manager1|Decoder0~64_combout\);

-- Location: LCFF_X13_Y3_N21
\ADC_Manager1|c_preamb_func[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][0]~regout\);

-- Location: LCCOMB_X13_Y3_N20
\ADC_Manager1|Selector350~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector350~0_combout\ = (\ADC_Manager1|c_preamb_func[42][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector350~0_combout\);

-- Location: LCFF_X15_Y3_N27
\ADC_Manager1|c_long_func_input[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector350~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][0]~regout\);

-- Location: LCCOMB_X15_Y3_N26
\corr_long|input_func_6[40]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[40]~88_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[42][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][0]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[42][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[40]~88_combout\);

-- Location: LCFF_X25_Y7_N9
\ADC_Manager1|c_preamb_func[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][1]~regout\);

-- Location: LCCOMB_X25_Y7_N8
\ADC_Manager1|Selector349~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector349~0_combout\ = (\ADC_Manager1|c_preamb_func[42][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector349~0_combout\);

-- Location: LCFF_X17_Y3_N29
\ADC_Manager1|c_long_func_input[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector349~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][1]~regout\);

-- Location: LCCOMB_X17_Y3_N28
\corr_long|input_func_6[41]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[41]~89_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[42][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[41]~89_combout\);

-- Location: LCFF_X13_Y3_N13
\ADC_Manager1|c_preamb_func[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][2]~regout\);

-- Location: LCCOMB_X13_Y3_N12
\ADC_Manager1|Selector348~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector348~0_combout\ = (\ADC_Manager1|c_preamb_func[42][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector348~0_combout\);

-- Location: LCFF_X15_Y3_N29
\ADC_Manager1|c_long_func_input[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector348~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][2]~regout\);

-- Location: LCCOMB_X15_Y3_N28
\corr_long|input_func_6[42]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[42]~90_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[42][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][2]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[42][2]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_6[42]~90_combout\);

-- Location: LCFF_X13_Y3_N31
\ADC_Manager1|c_preamb_func[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][3]~regout\);

-- Location: LCCOMB_X13_Y3_N30
\ADC_Manager1|Selector347~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector347~0_combout\ = (\ADC_Manager1|c_preamb_func[42][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector347~0_combout\);

-- Location: LCFF_X17_Y3_N27
\ADC_Manager1|c_long_func_input[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector347~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][3]~regout\);

-- Location: LCCOMB_X17_Y3_N26
\corr_long|input_func_6[43]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[43]~91_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[42][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[43]~91_combout\);

-- Location: LCFF_X13_Y3_N15
\ADC_Manager1|c_preamb_func[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][4]~regout\);

-- Location: LCCOMB_X13_Y3_N14
\ADC_Manager1|Selector346~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector346~0_combout\ = (\ADC_Manager1|c_preamb_func[42][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector346~0_combout\);

-- Location: LCFF_X17_Y3_N31
\ADC_Manager1|c_long_func_input[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector346~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][4]~regout\);

-- Location: LCCOMB_X17_Y3_N30
\corr_long|input_func_6[44]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[44]~92_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[42][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[44]~92_combout\);

-- Location: LCFF_X13_Y3_N29
\ADC_Manager1|c_preamb_func[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][5]~regout\);

-- Location: LCCOMB_X13_Y3_N18
\ADC_Manager1|Selector345~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector345~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[42][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[42][5]~regout\,
	combout => \ADC_Manager1|Selector345~0_combout\);

-- Location: LCFF_X13_Y3_N19
\ADC_Manager1|c_long_func_input[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector345~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][5]~regout\);

-- Location: LCCOMB_X8_Y5_N24
\ADC_Manager1|Decoder1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~32_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~32_combout\);

-- Location: LCCOMB_X4_Y5_N0
\ADC_Manager1|Decoder1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~21_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~32_combout\,
	combout => \ADC_Manager1|Decoder1~21_combout\);

-- Location: LCFF_X7_Y9_N17
\ADC_Manager1|c_1_func[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][5]~regout\);

-- Location: LCCOMB_X8_Y3_N22
\ADC_Manager1|Selector145~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~3_combout\ = (\ADC_Manager1|c_0_func[7][5]~regout\ & ((\ADC_Manager1|c_1_func[7][5]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_0_func[7][5]~regout\ 
-- & (\ADC_Manager1|c_1_func[7][5]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[7][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector145~3_combout\);

-- Location: LCCOMB_X8_Y3_N28
\ADC_Manager1|Selector145~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector145~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][5]~regout\,
	datab => \ADC_Manager1|Selector145~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector145~4_combout\);

-- Location: LCCOMB_X8_Y3_N10
\ADC_Manager1|Selector145~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[7][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][5]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_1_func[7][5]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector145~2_combout\);

-- Location: LCCOMB_X8_Y3_N4
\ADC_Manager1|Selector145~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector145~5_combout\ = (\ADC_Manager1|Selector145~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector145~4_combout\) # (\ADC_Manager1|Selector145~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector145~1_combout\,
	datab => \ADC_Manager1|Selector145~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector145~2_combout\,
	combout => \ADC_Manager1|Selector145~5_combout\);

-- Location: LCFF_X9_Y3_N31
\ADC_Manager1|c_long_func_input[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector145~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][5]~regout\);

-- Location: LCCOMB_X13_Y3_N24
\corr_long|input_func_6[45]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[45]~93_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[42][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[42][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[17][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[45]~93_combout\);

-- Location: LCFF_X13_Y3_N23
\ADC_Manager1|c_preamb_func[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][6]~regout\);

-- Location: LCCOMB_X13_Y3_N22
\ADC_Manager1|Selector344~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector344~0_combout\ = (\ADC_Manager1|c_preamb_func[42][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[42][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector344~0_combout\);

-- Location: LCFF_X17_Y3_N23
\ADC_Manager1|c_long_func_input[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector344~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][6]~regout\);

-- Location: LCCOMB_X17_Y3_N22
\corr_long|input_func_6[46]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[46]~94_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[42][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[17][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[42][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[46]~94_combout\);

-- Location: LCCOMB_X21_Y3_N30
\ADC_Manager1|c_preamb_func[42][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[42][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_preamb_func[42][7]~feeder_combout\);

-- Location: LCFF_X21_Y3_N31
\ADC_Manager1|c_preamb_func[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[42][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[42][7]~regout\);

-- Location: LCCOMB_X20_Y3_N30
\ADC_Manager1|Selector343~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector343~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[42][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|c_preamb_func[42][7]~regout\,
	combout => \ADC_Manager1|Selector343~0_combout\);

-- Location: LCFF_X20_Y3_N31
\ADC_Manager1|c_long_func_input[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector343~0_combout\,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[42][7]~regout\);

-- Location: LCCOMB_X8_Y8_N20
\ADC_Manager1|Decoder0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~65_combout\ = (\ADC_Manager1|Decoder0~24_combout\ & (\ADC_Manager1|Equal0~11_combout\ & (!\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~24_combout\,
	datab => \ADC_Manager1|Equal0~11_combout\,
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~65_combout\);

-- Location: LCFF_X8_Y11_N19
\ADC_Manager1|c_preamb_func[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[17][7]~regout\);

-- Location: LCCOMB_X8_Y11_N18
\ADC_Manager1|Selector143~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~0_combout\ = (\ADC_Manager1|c_1_func[7][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[17][7]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[7][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[17][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[17][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector143~0_combout\);

-- Location: LCCOMB_X20_Y8_N28
\ADC_Manager1|Selector143~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~1_combout\ = (\ADC_Manager1|Selector143~0_combout\) # ((\ADC_Manager1|c_long_func_input[17][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|Selector143~0_combout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[17][7]~regout\,
	combout => \ADC_Manager1|Selector143~1_combout\);

-- Location: LCCOMB_X13_Y12_N28
\ADC_Manager1|Decoder2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~10_combout\ = (\ADC_Manager1|Decoder2~9_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~9_combout\,
	datab => \ADC_Manager1|Decoder0~6_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder2~0_combout\,
	combout => \ADC_Manager1|Decoder2~10_combout\);

-- Location: LCFF_X7_Y12_N1
\ADC_Manager1|c_0_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[7][7]~regout\);

-- Location: LCCOMB_X20_Y8_N22
\ADC_Manager1|Selector143~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~3_combout\ = (\ADC_Manager1|c_1_func[7][7]~regout\ & ((\ADC_Manager1|c_0_func[7][7]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[7][7]~regout\ & (\ADC_Manager1|c_0_func[7][7]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[7][7]~regout\,
	datab => \ADC_Manager1|c_0_func[7][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector143~3_combout\);

-- Location: LCCOMB_X20_Y8_N2
\ADC_Manager1|Selector143~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector143~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector143~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[17][7]~regout\,
	combout => \ADC_Manager1|Selector143~4_combout\);

-- Location: LCCOMB_X20_Y8_N18
\ADC_Manager1|Selector143~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector143~5_combout\ = (\ADC_Manager1|Selector143~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector143~2_combout\) # (\ADC_Manager1|Selector143~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector143~2_combout\,
	datab => \ADC_Manager1|Selector143~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector143~4_combout\,
	combout => \ADC_Manager1|Selector143~5_combout\);

-- Location: LCFF_X20_Y8_N19
\ADC_Manager1|c_long_func_input[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector143~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[17][7]~regout\);

-- Location: LCCOMB_X20_Y3_N28
\corr_long|input_func_6[47]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[47]~95_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[42][7]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[42][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[17][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[47]~95_combout\);

-- Location: DSPMULT_X16_Y3_N0
\corr_long|gate6|Mult5|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y4_N16
\corr_long|gate6|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~0_combout\ = (\corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ & (\corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add3~1\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ & \corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add3~0_combout\,
	cout => \corr_long|gate6|Add3~1\);

-- Location: LCCOMB_X15_Y4_N22
\corr_long|gate6|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~6_combout\ = (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate6|Add3~5\ & VCC)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate6|Add3~5\)))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add3~5\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate6|Add3~5\) # (GND)))))
-- \corr_long|gate6|Add3~7\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate6|Add3~5\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate6|Add3~5\) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~5\,
	combout => \corr_long|gate6|Add3~6_combout\,
	cout => \corr_long|gate6|Add3~7\);

-- Location: LCCOMB_X15_Y3_N0
\corr_long|gate6|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~16_combout\ = ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate6|Add3~15\)))) # (GND)
-- \corr_long|gate6|Add3~17\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate6|Add3~15\))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate6|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~15\,
	combout => \corr_long|gate6|Add3~16_combout\,
	cout => \corr_long|gate6|Add3~17\);

-- Location: LCCOMB_X15_Y3_N2
\corr_long|gate6|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~18_combout\ = (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add3~17\ & VCC)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate6|Add3~17\)))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add3~17\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add3~17\) # (GND)))))
-- \corr_long|gate6|Add3~19\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add3~17\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate6|Add3~17\) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~17\,
	combout => \corr_long|gate6|Add3~18_combout\,
	cout => \corr_long|gate6|Add3~19\);

-- Location: LCCOMB_X15_Y3_N4
\corr_long|gate6|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~20_combout\ = ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add3~19\)))) # (GND)
-- \corr_long|gate6|Add3~21\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add3~19\))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~19\,
	combout => \corr_long|gate6|Add3~20_combout\,
	cout => \corr_long|gate6|Add3~21\);

-- Location: LCCOMB_X19_Y8_N18
\corr_long|input_adc_6[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[0]~64_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(40))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(96),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[0]~64_combout\);

-- Location: LCCOMB_X17_Y8_N10
\corr_long|input_adc_6[1]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[1]~65_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(41))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(41),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(97),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[1]~65_combout\);

-- Location: LCCOMB_X15_Y8_N2
\corr_long|input_adc_6[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[2]~66_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(42))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(42),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(98),
	combout => \corr_long|input_adc_6[2]~66_combout\);

-- Location: LCCOMB_X19_Y8_N10
\corr_long|input_adc_6[3]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[3]~67_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(43)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(43),
	combout => \corr_long|input_adc_6[3]~67_combout\);

-- Location: LCCOMB_X18_Y8_N4
\corr_long|input_adc_6[4]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[4]~68_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(44)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(100),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(44),
	combout => \corr_long|input_adc_6[4]~68_combout\);

-- Location: LCCOMB_X17_Y8_N12
\corr_long|input_adc_6[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[5]~69_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(45))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(45),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(101),
	combout => \corr_long|input_adc_6[5]~69_combout\);

-- Location: LCCOMB_X17_Y8_N6
\corr_long|input_adc_6[6]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[6]~70_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(46)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(102),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(46),
	combout => \corr_long|input_adc_6[6]~70_combout\);

-- Location: LCCOMB_X15_Y8_N24
\corr_long|input_adc_6[7]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[7]~71_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(47)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(103),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(47),
	combout => \corr_long|input_adc_6[7]~71_combout\);

-- Location: LCCOMB_X26_Y6_N6
\ADC_Manager1|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~10_combout\ = (\ADC_Manager1|Decoder0~9_combout\ & (\ADC_Manager1|LessThan2~2_combout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~9_combout\,
	datab => \ADC_Manager1|LessThan2~3_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~10_combout\);

-- Location: LCCOMB_X8_Y9_N22
\ADC_Manager1|Decoder0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~58_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~10_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~58_combout\);

-- Location: LCFF_X8_Y11_N27
\ADC_Manager1|c_preamb_func[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][0]~regout\);

-- Location: LCCOMB_X8_Y11_N26
\ADC_Manager1|Selector310~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector310~0_combout\ = (\ADC_Manager1|c_preamb_func[37][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector310~0_combout\);

-- Location: LCFF_X13_Y10_N29
\ADC_Manager1|c_long_func_input[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector310~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][0]~regout\);

-- Location: LCCOMB_X8_Y5_N20
\ADC_Manager1|Decoder1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~36_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~36_combout\);

-- Location: LCCOMB_X4_Y5_N18
\ADC_Manager1|Decoder1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~27_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~36_combout\,
	combout => \ADC_Manager1|Decoder1~27_combout\);

-- Location: LCFF_X5_Y5_N1
\ADC_Manager1|c_1_func[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][0]~regout\);

-- Location: LCCOMB_X8_Y2_N4
\ADC_Manager1|c_preamb_func[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_preamb_func[12][0]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \ADC_Manager1|c_preamb_func[12][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y1_N20
\ADC_Manager1|Decoder0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~59_combout\ = (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~2_combout\ & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder0~59_combout\);

-- Location: LCFF_X8_Y2_N5
\ADC_Manager1|c_preamb_func[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_preamb_func[12][0]~feeder_combout\,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][0]~regout\);

-- Location: LCCOMB_X9_Y6_N14
\ADC_Manager1|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][0]~regout\) # ((\ADC_Manager1|c_preamb_func[12][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][0]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector110~0_combout\);

-- Location: LCCOMB_X9_Y6_N8
\ADC_Manager1|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~1_combout\ = (\ADC_Manager1|Selector110~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][0]~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|Selector110~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector110~1_combout\);

-- Location: LCCOMB_X9_Y6_N2
\ADC_Manager1|Selector110~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[2][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[12][0]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector110~2_combout\);

-- Location: LCCOMB_X9_Y6_N24
\ADC_Manager1|Selector110~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector110~5_combout\ = (\ADC_Manager1|Selector110~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector110~4_combout\) # (\ADC_Manager1|Selector110~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector110~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector110~1_combout\,
	datad => \ADC_Manager1|Selector110~2_combout\,
	combout => \ADC_Manager1|Selector110~5_combout\);

-- Location: LCFF_X9_Y6_N25
\ADC_Manager1|c_long_func_input[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector110~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][0]~regout\);

-- Location: LCCOMB_X13_Y10_N28
\corr_long|input_func_6[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[0]~64_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[37][0]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[37][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[12][0]~regout\,
	combout => \corr_long|input_func_6[0]~64_combout\);

-- Location: LCFF_X8_Y2_N23
\ADC_Manager1|c_1_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][1]~regout\);

-- Location: LCFF_X8_Y2_N15
\ADC_Manager1|c_preamb_func[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][1]~regout\);

-- Location: LCCOMB_X8_Y2_N14
\ADC_Manager1|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][1]~regout\) # ((\ADC_Manager1|c_preamb_func[12][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector109~0_combout\);

-- Location: LCCOMB_X12_Y8_N20
\ADC_Manager1|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~1_combout\ = (\ADC_Manager1|Selector109~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector109~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[12][1]~regout\,
	combout => \ADC_Manager1|Selector109~1_combout\);

-- Location: LCCOMB_X12_Y8_N12
\ADC_Manager1|Selector109~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[2][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[12][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[2][1]~regout\,
	combout => \ADC_Manager1|Selector109~2_combout\);

-- Location: LCCOMB_X12_Y8_N0
\ADC_Manager1|Selector109~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector109~5_combout\ = (\ADC_Manager1|Selector109~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector109~4_combout\) # (\ADC_Manager1|Selector109~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector109~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector109~1_combout\,
	datad => \ADC_Manager1|Selector109~2_combout\,
	combout => \ADC_Manager1|Selector109~5_combout\);

-- Location: LCFF_X12_Y8_N1
\ADC_Manager1|c_long_func_input[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector109~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][1]~regout\);

-- Location: LCFF_X8_Y9_N3
\ADC_Manager1|c_preamb_func[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][1]~regout\);

-- Location: LCCOMB_X8_Y9_N2
\ADC_Manager1|Selector309~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector309~0_combout\ = (\ADC_Manager1|c_preamb_func[37][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector309~0_combout\);

-- Location: LCFF_X12_Y8_N9
\ADC_Manager1|c_long_func_input[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector309~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][1]~regout\);

-- Location: LCCOMB_X12_Y8_N8
\corr_long|input_func_6[1]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[1]~65_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[1]~65_combout\);

-- Location: LCFF_X8_Y2_N13
\ADC_Manager1|c_preamb_func[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][2]~regout\);

-- Location: LCCOMB_X8_Y2_N12
\ADC_Manager1|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~0_combout\ = (\ADC_Manager1|c_1_func[2][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[12][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[2][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[12][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector108~0_combout\);

-- Location: LCCOMB_X12_Y8_N4
\ADC_Manager1|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~1_combout\ = (\ADC_Manager1|Selector108~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][2]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector108~0_combout\,
	combout => \ADC_Manager1|Selector108~1_combout\);

-- Location: LCFF_X8_Y2_N17
\ADC_Manager1|c_1_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][2]~regout\);

-- Location: LCCOMB_X8_Y8_N18
\ADC_Manager1|Selector108~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~3_combout\ = (\ADC_Manager1|c_0_func[2][2]~regout\ & ((\ADC_Manager1|c_1_func[2][2]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[2][2]~regout\ 
-- & (\ADC_Manager1|c_1_func[2][2]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_1_func[2][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Selector108~3_combout\);

-- Location: LCCOMB_X12_Y8_N28
\ADC_Manager1|Selector108~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector108~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[12][2]~regout\,
	datac => \ADC_Manager1|Selector108~3_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector108~4_combout\);

-- Location: LCCOMB_X12_Y8_N30
\ADC_Manager1|Selector108~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector108~5_combout\ = (\ADC_Manager1|Selector108~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector108~2_combout\) # (\ADC_Manager1|Selector108~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector108~2_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector108~1_combout\,
	datad => \ADC_Manager1|Selector108~4_combout\,
	combout => \ADC_Manager1|Selector108~5_combout\);

-- Location: LCFF_X12_Y8_N31
\ADC_Manager1|c_long_func_input[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector108~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][2]~regout\);

-- Location: LCFF_X8_Y11_N15
\ADC_Manager1|c_preamb_func[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][2]~regout\);

-- Location: LCCOMB_X8_Y11_N14
\ADC_Manager1|Selector308~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector308~0_combout\ = (\ADC_Manager1|c_preamb_func[37][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector308~0_combout\);

-- Location: LCFF_X12_Y8_N3
\ADC_Manager1|c_long_func_input[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector308~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][2]~regout\);

-- Location: LCCOMB_X12_Y8_N2
\corr_long|input_func_6[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[2]~66_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[2]~66_combout\);

-- Location: LCCOMB_X21_Y5_N30
\ADC_Manager1|Selector107~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector107~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector107~3_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|c_long_func_input[12][3]~regout\,
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector107~4_combout\);

-- Location: LCFF_X8_Y2_N31
\ADC_Manager1|c_preamb_func[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][3]~regout\);

-- Location: LCCOMB_X8_Y2_N30
\ADC_Manager1|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~0_combout\ = (\ADC_Manager1|c_1_func[2][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[12][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[2][3]~regout\ & (((\ADC_Manager1|c_preamb_func[12][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][3]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector107~0_combout\);

-- Location: LCCOMB_X9_Y4_N24
\ADC_Manager1|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~1_combout\ = (\ADC_Manager1|Selector107~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][3]~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector107~0_combout\,
	combout => \ADC_Manager1|Selector107~1_combout\);

-- Location: LCCOMB_X13_Y7_N6
\ADC_Manager1|Selector107~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector107~5_combout\ = (\ADC_Manager1|Selector107~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector107~2_combout\) # (\ADC_Manager1|Selector107~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector107~2_combout\,
	datab => \ADC_Manager1|Selector107~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector107~1_combout\,
	combout => \ADC_Manager1|Selector107~5_combout\);

-- Location: LCFF_X14_Y8_N27
\ADC_Manager1|c_long_func_input[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector107~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][3]~regout\);

-- Location: LCFF_X8_Y11_N25
\ADC_Manager1|c_preamb_func[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][3]~regout\);

-- Location: LCCOMB_X8_Y11_N24
\ADC_Manager1|Selector307~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector307~0_combout\ = (\ADC_Manager1|c_preamb_func[37][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector307~0_combout\);

-- Location: LCFF_X14_Y8_N23
\ADC_Manager1|c_long_func_input[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector307~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][3]~regout\);

-- Location: LCCOMB_X14_Y8_N22
\corr_long|input_func_6[3]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[3]~67_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[3]~67_combout\);

-- Location: LCFF_X7_Y4_N9
\ADC_Manager1|c_1_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][4]~regout\);

-- Location: LCCOMB_X7_Y4_N4
\ADC_Manager1|Selector106~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[2][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[12][4]~regout\,
	combout => \ADC_Manager1|Selector106~2_combout\);

-- Location: LCFF_X7_Y4_N27
\ADC_Manager1|c_preamb_func[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][4]~regout\);

-- Location: LCCOMB_X7_Y4_N26
\ADC_Manager1|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][4]~regout\) # ((\ADC_Manager1|c_preamb_func[12][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector106~0_combout\);

-- Location: LCCOMB_X7_Y4_N6
\ADC_Manager1|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~1_combout\ = (\ADC_Manager1|Selector106~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][4]~regout\,
	datab => \ADC_Manager1|Selector106~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector106~1_combout\);

-- Location: LCCOMB_X12_Y8_N22
\ADC_Manager1|Selector106~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector106~5_combout\ = (\ADC_Manager1|Selector106~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector106~4_combout\) # (\ADC_Manager1|Selector106~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector106~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector106~2_combout\,
	datad => \ADC_Manager1|Selector106~1_combout\,
	combout => \ADC_Manager1|Selector106~5_combout\);

-- Location: LCFF_X12_Y8_N23
\ADC_Manager1|c_long_func_input[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector106~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][4]~regout\);

-- Location: LCFF_X8_Y9_N13
\ADC_Manager1|c_preamb_func[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][4]~regout\);

-- Location: LCCOMB_X8_Y9_N12
\ADC_Manager1|Selector306~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector306~0_combout\ = (\ADC_Manager1|c_preamb_func[37][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector306~0_combout\);

-- Location: LCFF_X12_Y8_N25
\ADC_Manager1|c_long_func_input[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector306~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][4]~regout\);

-- Location: LCCOMB_X12_Y8_N24
\corr_long|input_func_6[4]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[4]~68_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[4]~68_combout\);

-- Location: LCFF_X8_Y9_N27
\ADC_Manager1|c_preamb_func[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][5]~regout\);

-- Location: LCCOMB_X8_Y9_N26
\ADC_Manager1|Selector305~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector305~0_combout\ = (\ADC_Manager1|c_preamb_func[37][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector305~0_combout\);

-- Location: LCFF_X12_Y8_N27
\ADC_Manager1|c_long_func_input[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector305~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][5]~regout\);

-- Location: LCCOMB_X12_Y8_N26
\corr_long|input_func_6[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[5]~69_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[5]~69_combout\);

-- Location: LCFF_X8_Y9_N29
\ADC_Manager1|c_preamb_func[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][6]~regout\);

-- Location: LCCOMB_X8_Y9_N28
\ADC_Manager1|Selector304~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector304~0_combout\ = (\ADC_Manager1|c_preamb_func[37][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector304~0_combout\);

-- Location: LCFF_X13_Y8_N29
\ADC_Manager1|c_long_func_input[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector304~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][6]~regout\);

-- Location: LCCOMB_X13_Y8_N28
\corr_long|input_func_6[6]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[6]~70_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[6]~70_combout\);

-- Location: LCFF_X8_Y2_N21
\ADC_Manager1|c_1_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][7]~regout\);

-- Location: LCCOMB_X9_Y8_N8
\ADC_Manager1|Selector103~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[2][7]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[12][7]~regout\,
	combout => \ADC_Manager1|Selector103~2_combout\);

-- Location: LCCOMB_X26_Y8_N14
\ADC_Manager1|Decoder2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~19_combout\ = (\ADC_Manager1|Decoder2~8_combout\ & (!\ADC_Manager1|LessThan3~2_combout\ & (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~8_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~19_combout\);

-- Location: LCCOMB_X8_Y8_N6
\ADC_Manager1|Decoder2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~20_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & \ADC_Manager1|Decoder2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|Decoder2~19_combout\,
	combout => \ADC_Manager1|Decoder2~20_combout\);

-- Location: LCFF_X10_Y6_N25
\ADC_Manager1|c_0_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][7]~regout\);

-- Location: LCCOMB_X9_Y8_N2
\ADC_Manager1|Selector103~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~3_combout\ = (\ADC_Manager1|c_1_func[2][7]~regout\ & ((\ADC_Manager1|c_0_func[2][7]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[2][7]~regout\ & (\ADC_Manager1|c_0_func[2][7]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[2][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[2][7]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector103~3_combout\);

-- Location: LCCOMB_X9_Y8_N4
\ADC_Manager1|Selector103~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector103~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[12][7]~regout\,
	datab => \ADC_Manager1|Selector103~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector103~4_combout\);

-- Location: LCFF_X8_Y2_N9
\ADC_Manager1|c_preamb_func[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[12][7]~regout\);

-- Location: LCCOMB_X8_Y2_N8
\ADC_Manager1|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[2][7]~regout\) # ((\ADC_Manager1|c_preamb_func[12][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[12][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[2][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[12][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector103~0_combout\);

-- Location: LCCOMB_X9_Y8_N12
\ADC_Manager1|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~1_combout\ = (\ADC_Manager1|Selector103~0_combout\) # ((\ADC_Manager1|c_long_func_input[12][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|Selector103~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[12][7]~regout\,
	combout => \ADC_Manager1|Selector103~1_combout\);

-- Location: LCCOMB_X9_Y8_N16
\ADC_Manager1|Selector103~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector103~5_combout\ = (\ADC_Manager1|Selector103~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector103~2_combout\) # (\ADC_Manager1|Selector103~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector103~2_combout\,
	datac => \ADC_Manager1|Selector103~4_combout\,
	datad => \ADC_Manager1|Selector103~1_combout\,
	combout => \ADC_Manager1|Selector103~5_combout\);

-- Location: LCFF_X9_Y8_N17
\ADC_Manager1|c_long_func_input[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector103~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[12][7]~regout\);

-- Location: LCFF_X8_Y11_N7
\ADC_Manager1|c_preamb_func[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[37][7]~regout\);

-- Location: LCCOMB_X8_Y11_N6
\ADC_Manager1|Selector303~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector303~0_combout\ = (\ADC_Manager1|c_preamb_func[37][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[37][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector303~0_combout\);

-- Location: LCFF_X12_Y8_N19
\ADC_Manager1|c_long_func_input[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector303~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[37][7]~regout\);

-- Location: LCCOMB_X12_Y8_N18
\corr_long|input_func_6[7]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[7]~71_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[37][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[12][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[37][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[7]~71_combout\);

-- Location: DSPMULT_X16_Y8_N0
\corr_long|gate6|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y6_N28
\corr_long|input_adc_6[9]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[9]~57_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(49))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \corr_long|input_adc_6[9]~57_combout\);

-- Location: LCCOMB_X12_Y4_N20
\corr_long|input_adc_6[10]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[10]~58_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(50)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(106),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(50),
	combout => \corr_long|input_adc_6[10]~58_combout\);

-- Location: LCCOMB_X15_Y8_N0
\corr_long|input_adc_6[11]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[11]~59_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(51))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(51),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(107),
	combout => \corr_long|input_adc_6[11]~59_combout\);

-- Location: LCCOMB_X12_Y4_N12
\corr_long|input_adc_6[12]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[12]~60_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(52))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(52),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(108),
	combout => \corr_long|input_adc_6[12]~60_combout\);

-- Location: LCCOMB_X12_Y4_N18
\corr_long|input_adc_6[13]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[13]~61_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(53))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(53),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(109),
	combout => \corr_long|input_adc_6[13]~61_combout\);

-- Location: LCCOMB_X15_Y8_N20
\corr_long|input_adc_6[14]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[14]~62_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(54))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(54),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(110),
	combout => \corr_long|input_adc_6[14]~62_combout\);

-- Location: LCCOMB_X15_Y8_N28
\corr_long|input_adc_6[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[15]~63_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(55))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(55),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(111),
	combout => \corr_long|input_adc_6[15]~63_combout\);

-- Location: LCCOMB_X8_Y9_N0
\ADC_Manager1|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~56_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~56_combout\);

-- Location: LCFF_X9_Y9_N15
\ADC_Manager1|c_preamb_func[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][0]~regout\);

-- Location: LCCOMB_X9_Y9_N14
\ADC_Manager1|Selector318~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector318~0_combout\ = (\ADC_Manager1|c_preamb_func[38][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector318~0_combout\);

-- Location: LCFF_X14_Y8_N21
\ADC_Manager1|c_long_func_input[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector318~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][0]~regout\);

-- Location: LCCOMB_X14_Y8_N20
\corr_long|input_func_6[8]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[8]~56_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[8]~56_combout\);

-- Location: LCFF_X8_Y9_N17
\ADC_Manager1|c_preamb_func[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][1]~regout\);

-- Location: LCCOMB_X8_Y9_N16
\ADC_Manager1|Selector317~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector317~0_combout\ = (\ADC_Manager1|c_preamb_func[38][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector317~0_combout\);

-- Location: LCFF_X13_Y8_N1
\ADC_Manager1|c_long_func_input[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector317~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][1]~regout\);

-- Location: LCCOMB_X13_Y8_N0
\corr_long|input_func_6[9]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[9]~57_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[9]~57_combout\);

-- Location: LCCOMB_X26_Y8_N22
\ADC_Manager1|Decoder2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~17_combout\ = (\ADC_Manager1|Decoder2~8_combout\ & (!\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|ram_counter\(1) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~8_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~17_combout\);

-- Location: LCCOMB_X25_Y6_N2
\ADC_Manager1|Decoder2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~18_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder2~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|Decoder2~0_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder2~17_combout\,
	combout => \ADC_Manager1|Decoder2~18_combout\);

-- Location: LCFF_X8_Y6_N17
\ADC_Manager1|c_0_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][2]~regout\);

-- Location: LCCOMB_X8_Y5_N12
\ADC_Manager1|Selector116~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~3_combout\ = (\ADC_Manager1|c_1_func[3][2]~regout\ & ((\ADC_Manager1|c_0_func[3][2]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[3][2]~regout\ & (\ADC_Manager1|c_0_func[3][2]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[3][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector116~3_combout\);

-- Location: LCCOMB_X14_Y9_N24
\ADC_Manager1|Selector116~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector116~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[13][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][2]~regout\,
	datab => \ADC_Manager1|Selector116~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector116~4_combout\);

-- Location: LCCOMB_X26_Y8_N6
\ADC_Manager1|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~57_combout\ = (\ADC_Manager1|Decoder2~8_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~24_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~8_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~57_combout\);

-- Location: LCFF_X7_Y5_N27
\ADC_Manager1|c_preamb_func[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[13][2]~regout\);

-- Location: LCCOMB_X7_Y5_N26
\ADC_Manager1|Selector116~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~0_combout\ = (\ADC_Manager1|c_1_func[3][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[13][2]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[3][2]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[13][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][2]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[13][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector116~0_combout\);

-- Location: LCCOMB_X7_Y5_N28
\ADC_Manager1|Selector116~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~1_combout\ = (\ADC_Manager1|Selector116~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector116~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[13][2]~regout\,
	combout => \ADC_Manager1|Selector116~1_combout\);

-- Location: LCCOMB_X14_Y9_N22
\ADC_Manager1|Selector116~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector116~5_combout\ = (\ADC_Manager1|Selector116~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector116~2_combout\) # (\ADC_Manager1|Selector116~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector116~2_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector116~4_combout\,
	datad => \ADC_Manager1|Selector116~1_combout\,
	combout => \ADC_Manager1|Selector116~5_combout\);

-- Location: LCFF_X14_Y9_N23
\ADC_Manager1|c_long_func_input[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector116~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][2]~regout\);

-- Location: LCFF_X8_Y9_N15
\ADC_Manager1|c_preamb_func[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][2]~regout\);

-- Location: LCCOMB_X8_Y9_N14
\ADC_Manager1|Selector316~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector316~0_combout\ = (\ADC_Manager1|c_preamb_func[38][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector316~0_combout\);

-- Location: LCFF_X15_Y9_N19
\ADC_Manager1|c_long_func_input[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector316~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][2]~regout\);

-- Location: LCCOMB_X15_Y9_N18
\corr_long|input_func_6[10]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[10]~58_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[13][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[10]~58_combout\);

-- Location: LCCOMB_X25_Y10_N20
\ADC_Manager1|c_1_func[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[3][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_1_func[3][3]~feeder_combout\);

-- Location: LCCOMB_X8_Y5_N8
\ADC_Manager1|Decoder1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~35_combout\ = (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~35_combout\);

-- Location: LCCOMB_X4_Y5_N2
\ADC_Manager1|Decoder1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~26_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~35_combout\,
	combout => \ADC_Manager1|Decoder1~26_combout\);

-- Location: LCFF_X25_Y10_N21
\ADC_Manager1|c_1_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[3][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][3]~regout\);

-- Location: LCCOMB_X24_Y3_N8
\ADC_Manager1|c_0_func[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[3][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_0_func[3][3]~feeder_combout\);

-- Location: LCFF_X24_Y3_N9
\ADC_Manager1|c_0_func[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[3][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][3]~regout\);

-- Location: LCCOMB_X19_Y5_N28
\ADC_Manager1|Selector115~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[3][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_0_func[3][3]~regout\))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[3][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_1_func[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_1_func[3][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[3][3]~regout\,
	combout => \ADC_Manager1|Selector115~3_combout\);

-- Location: LCCOMB_X18_Y5_N16
\ADC_Manager1|Selector115~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector115~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[13][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|Selector115~3_combout\,
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[13][3]~regout\,
	combout => \ADC_Manager1|Selector115~4_combout\);

-- Location: LCCOMB_X13_Y8_N26
\ADC_Manager1|Selector115~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[3][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[13][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[13][3]~regout\,
	datad => \ADC_Manager1|c_1_func[3][3]~regout\,
	combout => \ADC_Manager1|Selector115~2_combout\);

-- Location: LCCOMB_X13_Y8_N4
\ADC_Manager1|Selector115~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector115~5_combout\ = (\ADC_Manager1|Selector115~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector115~4_combout\) # (\ADC_Manager1|Selector115~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector115~1_combout\,
	datab => \ADC_Manager1|Selector115~4_combout\,
	datac => \ADC_Manager1|Selector115~2_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector115~5_combout\);

-- Location: LCFF_X13_Y8_N5
\ADC_Manager1|c_long_func_input[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector115~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][3]~regout\);

-- Location: LCCOMB_X15_Y8_N10
\corr_long|input_func_6[11]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[11]~59_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[38][3]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[13][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[38][3]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \corr_long|f~regout\,
	datad => \ADC_Manager1|c_long_func_input[13][3]~regout\,
	combout => \corr_long|input_func_6[11]~59_combout\);

-- Location: LCFF_X8_Y9_N9
\ADC_Manager1|c_preamb_func[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][4]~regout\);

-- Location: LCCOMB_X8_Y9_N8
\ADC_Manager1|Selector314~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector314~0_combout\ = (\ADC_Manager1|c_preamb_func[38][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector314~0_combout\);

-- Location: LCFF_X13_Y8_N25
\ADC_Manager1|c_long_func_input[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector314~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][4]~regout\);

-- Location: LCCOMB_X13_Y8_N24
\corr_long|input_func_6[12]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[12]~60_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[12]~60_combout\);

-- Location: LCFF_X8_Y9_N19
\ADC_Manager1|c_preamb_func[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][5]~regout\);

-- Location: LCCOMB_X8_Y9_N18
\ADC_Manager1|Selector313~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector313~0_combout\ = (\ADC_Manager1|c_preamb_func[38][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector313~0_combout\);

-- Location: LCFF_X13_Y8_N13
\ADC_Manager1|c_long_func_input[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector313~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][5]~regout\);

-- Location: LCCOMB_X13_Y8_N12
\corr_long|input_func_6[13]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[13]~61_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[13]~61_combout\);

-- Location: LCCOMB_X9_Y8_N28
\ADC_Manager1|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~1_combout\ = (\ADC_Manager1|Selector112~0_combout\) # ((\ADC_Manager1|c_long_func_input[13][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector112~0_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|c_long_func_input[13][6]~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector112~1_combout\);

-- Location: LCCOMB_X17_Y12_N18
\ADC_Manager1|Selector112~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[3][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[13][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[13][6]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector112~2_combout\);

-- Location: LCCOMB_X19_Y8_N22
\ADC_Manager1|Selector112~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector112~5_combout\ = (\ADC_Manager1|Selector112~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector112~4_combout\) # (\ADC_Manager1|Selector112~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector112~4_combout\,
	datab => \ADC_Manager1|Selector112~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector112~2_combout\,
	combout => \ADC_Manager1|Selector112~5_combout\);

-- Location: LCFF_X17_Y12_N19
\ADC_Manager1|c_long_func_input[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector112~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[13][6]~regout\);

-- Location: LCFF_X8_Y9_N21
\ADC_Manager1|c_preamb_func[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][6]~regout\);

-- Location: LCCOMB_X8_Y9_N20
\ADC_Manager1|Selector312~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector312~0_combout\ = (\ADC_Manager1|c_preamb_func[38][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector312~0_combout\);

-- Location: LCFF_X17_Y12_N11
\ADC_Manager1|c_long_func_input[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector312~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][6]~regout\);

-- Location: LCCOMB_X17_Y12_N10
\corr_long|input_func_6[14]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[14]~62_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[13][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[14]~62_combout\);

-- Location: LCFF_X9_Y9_N23
\ADC_Manager1|c_preamb_func[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[38][7]~regout\);

-- Location: LCCOMB_X9_Y9_N22
\ADC_Manager1|Selector311~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector311~0_combout\ = (\ADC_Manager1|c_preamb_func[38][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[38][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector311~0_combout\);

-- Location: LCFF_X13_Y4_N11
\ADC_Manager1|c_long_func_input[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector311~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[38][7]~regout\);

-- Location: LCCOMB_X13_Y4_N10
\corr_long|input_func_6[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[15]~63_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[38][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[13][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[13][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[38][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[15]~63_combout\);

-- Location: DSPMULT_X16_Y8_N1
\corr_long|gate6|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y8_N16
\corr_long|gate6|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~0_combout\ = (\corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ & (\corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate6|Add0~1\ = CARRY((\corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ & \corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate6|Add0~0_combout\,
	cout => \corr_long|gate6|Add0~1\);

-- Location: LCCOMB_X17_Y8_N18
\corr_long|gate6|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~2_combout\ = (\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate6|Add0~1\ & VCC)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate6|Add0~1\)))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Add0~1\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate6|Add0~1\) # (GND)))))
-- \corr_long|gate6|Add0~3\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate6|Add0~1\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate6|Add0~1\) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~1\,
	combout => \corr_long|gate6|Add0~2_combout\,
	cout => \corr_long|gate6|Add0~3\);

-- Location: LCCOMB_X17_Y8_N20
\corr_long|gate6|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~4_combout\ = ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate6|Add0~3\)))) # (GND)
-- \corr_long|gate6|Add0~5\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate6|Add0~3\))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate6|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~3\,
	combout => \corr_long|gate6|Add0~4_combout\,
	cout => \corr_long|gate6|Add0~5\);

-- Location: LCCOMB_X17_Y8_N22
\corr_long|gate6|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~6_combout\ = (\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate6|Add0~5\ & VCC)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate6|Add0~5\)))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Add0~5\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate6|Add0~5\) # (GND)))))
-- \corr_long|gate6|Add0~7\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate6|Add0~5\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate6|Add0~5\) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~5\,
	combout => \corr_long|gate6|Add0~6_combout\,
	cout => \corr_long|gate6|Add0~7\);

-- Location: LCCOMB_X17_Y8_N24
\corr_long|gate6|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~8_combout\ = ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate6|Add0~7\)))) # (GND)
-- \corr_long|gate6|Add0~9\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate6|Add0~7\))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate6|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~7\,
	combout => \corr_long|gate6|Add0~8_combout\,
	cout => \corr_long|gate6|Add0~9\);

-- Location: LCCOMB_X17_Y8_N26
\corr_long|gate6|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~10_combout\ = (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate6|Add0~9\ & VCC)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate6|Add0~9\)))) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Add0~9\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate6|Add0~9\) # (GND)))))
-- \corr_long|gate6|Add0~11\ = CARRY((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate6|Add0~9\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate6|Add0~9\) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~9\,
	combout => \corr_long|gate6|Add0~10_combout\,
	cout => \corr_long|gate6|Add0~11\);

-- Location: LCCOMB_X17_Y8_N30
\corr_long|gate6|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~14_combout\ = (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate6|Add0~13\ & VCC)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate6|Add0~13\)))) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Add0~13\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate6|Add0~13\) # (GND)))))
-- \corr_long|gate6|Add0~15\ = CARRY((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate6|Add0~13\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate6|Add0~13\) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~13\,
	combout => \corr_long|gate6|Add0~14_combout\,
	cout => \corr_long|gate6|Add0~15\);

-- Location: LCCOMB_X15_Y4_N14
\corr_long|input_adc_6[24]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[24]~72_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(64)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(120),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(64),
	combout => \corr_long|input_adc_6[24]~72_combout\);

-- Location: LCCOMB_X15_Y4_N6
\corr_long|input_adc_6[25]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[25]~73_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(65))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(65),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(121),
	combout => \corr_long|input_adc_6[25]~73_combout\);

-- Location: LCCOMB_X20_Y4_N12
\corr_long|input_adc_6[26]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[26]~74_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(66))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(122),
	combout => \corr_long|input_adc_6[26]~74_combout\);

-- Location: LCCOMB_X17_Y8_N14
\corr_long|input_adc_6[27]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[27]~75_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(67))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(67),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(123),
	combout => \corr_long|input_adc_6[27]~75_combout\);

-- Location: LCCOMB_X17_Y10_N24
\corr_long|input_adc_6[28]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[28]~76_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(68))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(68),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(124),
	combout => \corr_long|input_adc_6[28]~76_combout\);

-- Location: LCCOMB_X17_Y4_N10
\corr_long|input_adc_6[29]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[29]~77_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(69)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(125),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(69),
	combout => \corr_long|input_adc_6[29]~77_combout\);

-- Location: LCCOMB_X19_Y4_N2
\corr_long|input_adc_6[30]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[30]~78_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(70))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(126),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[30]~78_combout\);

-- Location: LCCOMB_X18_Y8_N20
\corr_long|input_adc_6[31]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[31]~79_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(71)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(127),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(71),
	combout => \corr_long|input_adc_6[31]~79_combout\);

-- Location: LCCOMB_X26_Y8_N4
\ADC_Manager1|Decoder0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~60_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~10_combout\ & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|Decoder0~10_combout\,
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~60_combout\);

-- Location: LCFF_X25_Y8_N29
\ADC_Manager1|c_preamb_func[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][0]~regout\);

-- Location: LCCOMB_X25_Y8_N28
\ADC_Manager1|Selector334~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector334~0_combout\ = (\ADC_Manager1|c_preamb_func[40][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector334~0_combout\);

-- Location: LCFF_X17_Y4_N3
\ADC_Manager1|c_long_func_input[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector334~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][0]~regout\);

-- Location: LCCOMB_X17_Y4_N2
\corr_long|input_func_6[24]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[24]~72_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[24]~72_combout\);

-- Location: LCCOMB_X17_Y12_N8
\ADC_Manager1|Selector133~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[5][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[15][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][1]~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector133~2_combout\);

-- Location: LCCOMB_X26_Y8_N18
\ADC_Manager1|Decoder0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~61_combout\ = (\ADC_Manager1|Decoder2~8_combout\ & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~24_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~8_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~61_combout\);

-- Location: LCFF_X21_Y13_N19
\ADC_Manager1|c_preamb_func[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[15][1]~regout\);

-- Location: LCCOMB_X21_Y13_N18
\ADC_Manager1|Selector133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~0_combout\ = (\ADC_Manager1|c_1_func[5][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[15][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[5][1]~regout\ & (((\ADC_Manager1|c_preamb_func[15][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[15][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector133~0_combout\);

-- Location: LCCOMB_X17_Y12_N26
\ADC_Manager1|Selector133~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~1_combout\ = (\ADC_Manager1|Selector133~0_combout\) # ((\ADC_Manager1|c_long_func_input[15][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector133~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[15][1]~regout\,
	combout => \ADC_Manager1|Selector133~1_combout\);

-- Location: LCCOMB_X17_Y12_N22
\ADC_Manager1|Selector133~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector133~5_combout\ = (\ADC_Manager1|Selector133~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector133~4_combout\) # (\ADC_Manager1|Selector133~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector133~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector133~2_combout\,
	datad => \ADC_Manager1|Selector133~1_combout\,
	combout => \ADC_Manager1|Selector133~5_combout\);

-- Location: LCFF_X17_Y12_N23
\ADC_Manager1|c_long_func_input[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector133~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][1]~regout\);

-- Location: LCFF_X25_Y8_N13
\ADC_Manager1|c_preamb_func[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][1]~regout\);

-- Location: LCCOMB_X25_Y8_N12
\ADC_Manager1|Selector333~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector333~0_combout\ = (\ADC_Manager1|c_preamb_func[40][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector333~0_combout\);

-- Location: LCFF_X17_Y12_N17
\ADC_Manager1|c_long_func_input[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector333~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][1]~regout\);

-- Location: LCCOMB_X17_Y12_N16
\corr_long|input_func_6[25]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[25]~73_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[25]~73_combout\);

-- Location: LCFF_X25_Y8_N11
\ADC_Manager1|c_preamb_func[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][2]~regout\);

-- Location: LCCOMB_X25_Y8_N10
\ADC_Manager1|Selector332~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector332~0_combout\ = (\ADC_Manager1|c_preamb_func[40][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector332~0_combout\);

-- Location: LCFF_X17_Y4_N1
\ADC_Manager1|c_long_func_input[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector332~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][2]~regout\);

-- Location: LCCOMB_X17_Y4_N0
\corr_long|input_func_6[26]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[26]~74_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[26]~74_combout\);

-- Location: LCCOMB_X8_Y5_N18
\ADC_Manager1|Decoder1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~37_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~37_combout\);

-- Location: LCCOMB_X4_Y5_N24
\ADC_Manager1|Decoder1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~28_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~37_combout\,
	combout => \ADC_Manager1|Decoder1~28_combout\);

-- Location: LCFF_X21_Y13_N25
\ADC_Manager1|c_1_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][3]~regout\);

-- Location: LCCOMB_X14_Y3_N4
\ADC_Manager1|Selector131~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[5][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[15][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[15][3]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_1_func[5][3]~regout\,
	combout => \ADC_Manager1|Selector131~2_combout\);

-- Location: LCCOMB_X26_Y8_N2
\ADC_Manager1|Decoder2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~13_combout\ = (!\ADC_Manager1|ram_counter\(0) & !\ADC_Manager1|ram_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	combout => \ADC_Manager1|Decoder2~13_combout\);

-- Location: LCCOMB_X26_Y8_N0
\ADC_Manager1|Decoder2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~21_combout\ = (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder2~13_combout\ & (!\ADC_Manager1|LessThan3~2_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|Decoder2~13_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~21_combout\);

-- Location: LCCOMB_X20_Y9_N16
\ADC_Manager1|Decoder2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~22_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder2~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|Decoder2~0_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder2~21_combout\,
	combout => \ADC_Manager1|Decoder2~22_combout\);

-- Location: LCFF_X19_Y13_N31
\ADC_Manager1|c_0_func[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][3]~regout\);

-- Location: LCCOMB_X21_Y11_N6
\ADC_Manager1|Selector131~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[5][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[5][3]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[5][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[5][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[5][3]~regout\,
	datac => \ADC_Manager1|c_1_func[5][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector131~3_combout\);

-- Location: LCCOMB_X14_Y3_N6
\ADC_Manager1|Selector131~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector131~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[15][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[15][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector131~3_combout\,
	combout => \ADC_Manager1|Selector131~4_combout\);

-- Location: LCCOMB_X14_Y3_N10
\ADC_Manager1|Selector131~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector131~5_combout\ = (\ADC_Manager1|Selector131~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector131~2_combout\) # (\ADC_Manager1|Selector131~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector131~1_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector131~2_combout\,
	datad => \ADC_Manager1|Selector131~4_combout\,
	combout => \ADC_Manager1|Selector131~5_combout\);

-- Location: LCCOMB_X15_Y4_N2
\ADC_Manager1|c_long_func_input[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[15][3]~feeder_combout\ = \ADC_Manager1|Selector131~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector131~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[15][3]~feeder_combout\);

-- Location: LCFF_X15_Y4_N3
\ADC_Manager1|c_long_func_input[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[15][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[15][3]~regout\);

-- Location: LCFF_X25_Y8_N3
\ADC_Manager1|c_preamb_func[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][3]~regout\);

-- Location: LCCOMB_X25_Y8_N2
\ADC_Manager1|Selector331~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector331~0_combout\ = (\ADC_Manager1|c_preamb_func[40][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector331~0_combout\);

-- Location: LCFF_X15_Y4_N11
\ADC_Manager1|c_long_func_input[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector331~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][3]~regout\);

-- Location: LCCOMB_X15_Y4_N10
\corr_long|input_func_6[27]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[27]~75_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[15][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[27]~75_combout\);

-- Location: LCFF_X25_Y8_N7
\ADC_Manager1|c_preamb_func[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][4]~regout\);

-- Location: LCCOMB_X25_Y8_N6
\ADC_Manager1|Selector330~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector330~0_combout\ = (\ADC_Manager1|c_preamb_func[40][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector330~0_combout\);

-- Location: LCFF_X13_Y4_N25
\ADC_Manager1|c_long_func_input[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector330~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][4]~regout\);

-- Location: LCCOMB_X13_Y4_N24
\corr_long|input_func_6[28]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[28]~76_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[28]~76_combout\);

-- Location: LCFF_X25_Y8_N27
\ADC_Manager1|c_preamb_func[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][5]~regout\);

-- Location: LCCOMB_X25_Y8_N26
\ADC_Manager1|Selector329~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector329~0_combout\ = (\ADC_Manager1|c_preamb_func[40][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector329~0_combout\);

-- Location: LCFF_X13_Y4_N23
\ADC_Manager1|c_long_func_input[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector329~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][5]~regout\);

-- Location: LCCOMB_X13_Y4_N22
\corr_long|input_func_6[29]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[29]~77_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[29]~77_combout\);

-- Location: LCFF_X25_Y8_N19
\ADC_Manager1|c_preamb_func[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][6]~regout\);

-- Location: LCCOMB_X25_Y8_N18
\ADC_Manager1|Selector328~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector328~0_combout\ = (\ADC_Manager1|c_preamb_func[40][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector328~0_combout\);

-- Location: LCFF_X14_Y5_N17
\ADC_Manager1|c_long_func_input[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector328~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][6]~regout\);

-- Location: LCCOMB_X14_Y5_N16
\corr_long|input_func_6[30]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[30]~78_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[30]~78_combout\);

-- Location: LCFF_X25_Y8_N31
\ADC_Manager1|c_preamb_func[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[40][7]~regout\);

-- Location: LCCOMB_X25_Y8_N30
\ADC_Manager1|Selector327~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector327~0_combout\ = (\ADC_Manager1|c_preamb_func[40][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[40][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector327~0_combout\);

-- Location: LCFF_X13_Y4_N27
\ADC_Manager1|c_long_func_input[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector327~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[40][7]~regout\);

-- Location: LCCOMB_X13_Y4_N26
\corr_long|input_func_6[31]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[31]~79_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[40][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[15][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[15][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[40][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[31]~79_combout\);

-- Location: DSPMULT_X16_Y4_N1
\corr_long|gate6|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y4_N14
\corr_long|input_adc_6[16]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[16]~80_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(56)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(112),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(56),
	combout => \corr_long|input_adc_6[16]~80_combout\);

-- Location: LCCOMB_X19_Y4_N0
\corr_long|input_adc_6[17]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[17]~81_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(57))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(113),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[17]~81_combout\);

-- Location: LCCOMB_X17_Y8_N8
\corr_long|input_adc_6[18]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[18]~82_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(58))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(58),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(114),
	combout => \corr_long|input_adc_6[18]~82_combout\);

-- Location: LCCOMB_X19_Y4_N6
\corr_long|input_adc_6[19]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[19]~83_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(115),
	combout => \corr_long|input_adc_6[19]~83_combout\);

-- Location: LCCOMB_X17_Y4_N14
\corr_long|input_adc_6[20]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[20]~84_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(60)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(116),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(60),
	combout => \corr_long|input_adc_6[20]~84_combout\);

-- Location: LCCOMB_X19_Y4_N4
\corr_long|input_adc_6[21]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[21]~85_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(61))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(61),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(117),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[21]~85_combout\);

-- Location: LCCOMB_X18_Y4_N8
\corr_long|input_adc_6[22]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[22]~86_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(62)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(118),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(62),
	combout => \corr_long|input_adc_6[22]~86_combout\);

-- Location: LCCOMB_X18_Y4_N12
\corr_long|input_adc_6[23]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[23]~87_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(119),
	combout => \corr_long|input_adc_6[23]~87_combout\);

-- Location: LCCOMB_X25_Y7_N6
\ADC_Manager1|Decoder1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~38_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder1~38_combout\);

-- Location: LCCOMB_X22_Y7_N0
\ADC_Manager1|Decoder1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~29_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & \ADC_Manager1|Decoder1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|Decoder1~38_combout\,
	combout => \ADC_Manager1|Decoder1~29_combout\);

-- Location: LCFF_X24_Y11_N27
\ADC_Manager1|c_1_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][0]~regout\);

-- Location: LCCOMB_X9_Y5_N28
\ADC_Manager1|Selector126~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[4][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[14][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[14][0]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_1_func[4][0]~regout\,
	combout => \ADC_Manager1|Selector126~2_combout\);

-- Location: LCCOMB_X9_Y5_N26
\ADC_Manager1|Selector126~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~1_combout\ = (\ADC_Manager1|Selector126~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector126~0_combout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|c_long_func_input[14][0]~regout\,
	combout => \ADC_Manager1|Selector126~1_combout\);

-- Location: LCCOMB_X9_Y5_N16
\ADC_Manager1|Selector126~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector126~5_combout\ = (\ADC_Manager1|Selector126~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector126~4_combout\) # (\ADC_Manager1|Selector126~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector126~4_combout\,
	datab => \ADC_Manager1|Selector126~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector126~1_combout\,
	combout => \ADC_Manager1|Selector126~5_combout\);

-- Location: LCFF_X15_Y4_N1
\ADC_Manager1|c_long_func_input[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector126~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][0]~regout\);

-- Location: LCCOMB_X8_Y9_N24
\ADC_Manager1|Decoder0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~62_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~10_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~62_combout\);

-- Location: LCFF_X7_Y8_N29
\ADC_Manager1|c_preamb_func[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][0]~regout\);

-- Location: LCCOMB_X7_Y8_N28
\ADC_Manager1|Selector326~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector326~0_combout\ = (\ADC_Manager1|c_preamb_func[39][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector326~0_combout\);

-- Location: LCFF_X15_Y4_N13
\ADC_Manager1|c_long_func_input[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector326~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][0]~regout\);

-- Location: LCCOMB_X15_Y4_N12
\corr_long|input_func_6[16]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[16]~80_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[14][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[16]~80_combout\);

-- Location: LCFF_X7_Y8_N7
\ADC_Manager1|c_preamb_func[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][1]~regout\);

-- Location: LCCOMB_X7_Y8_N6
\ADC_Manager1|Selector325~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector325~0_combout\ = (\ADC_Manager1|c_preamb_func[39][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector325~0_combout\);

-- Location: LCFF_X14_Y4_N27
\ADC_Manager1|c_long_func_input[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector325~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][1]~regout\);

-- Location: LCCOMB_X14_Y4_N26
\corr_long|input_func_6[17]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[17]~81_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[17]~81_combout\);

-- Location: LCFF_X24_Y11_N29
\ADC_Manager1|c_1_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][2]~regout\);

-- Location: LCCOMB_X14_Y4_N4
\ADC_Manager1|Selector124~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~3_combout\ = (\ADC_Manager1|c_0_func[4][2]~regout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\) # (\ADC_Manager1|c_short_func_input_index\(1) $ (\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_0_func[4][2]~regout\ 
-- & (\ADC_Manager1|c_1_func[4][2]~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) $ (!\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector124~3_combout\);

-- Location: LCCOMB_X14_Y4_N0
\ADC_Manager1|Selector124~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector124~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[14][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|Selector124~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[14][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector124~4_combout\);

-- Location: LCCOMB_X26_Y8_N20
\ADC_Manager1|Decoder0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~63_combout\ = (\ADC_Manager1|Decoder2~8_combout\ & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~8_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~63_combout\);

-- Location: LCFF_X24_Y11_N11
\ADC_Manager1|c_preamb_func[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[14][2]~regout\);

-- Location: LCCOMB_X24_Y11_N10
\ADC_Manager1|Selector124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[14][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_1_func[4][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[14][2]~regout\,
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector124~0_combout\);

-- Location: LCCOMB_X14_Y4_N22
\ADC_Manager1|Selector124~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~1_combout\ = (\ADC_Manager1|Selector124~0_combout\) # ((\ADC_Manager1|c_long_func_input[14][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|c_long_func_input[14][2]~regout\,
	datad => \ADC_Manager1|Selector124~0_combout\,
	combout => \ADC_Manager1|Selector124~1_combout\);

-- Location: LCCOMB_X14_Y4_N18
\ADC_Manager1|Selector124~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector124~5_combout\ = (\ADC_Manager1|Selector124~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector124~2_combout\) # (\ADC_Manager1|Selector124~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector124~2_combout\,
	datab => \ADC_Manager1|Selector124~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector124~1_combout\,
	combout => \ADC_Manager1|Selector124~5_combout\);

-- Location: LCCOMB_X15_Y4_N8
\ADC_Manager1|c_long_func_input[14][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[14][2]~feeder_combout\ = \ADC_Manager1|Selector124~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector124~5_combout\,
	combout => \ADC_Manager1|c_long_func_input[14][2]~feeder_combout\);

-- Location: LCFF_X15_Y4_N9
\ADC_Manager1|c_long_func_input[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[14][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[14][2]~regout\);

-- Location: LCFF_X7_Y8_N13
\ADC_Manager1|c_preamb_func[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][2]~regout\);

-- Location: LCCOMB_X7_Y8_N12
\ADC_Manager1|Selector324~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector324~0_combout\ = (\ADC_Manager1|c_preamb_func[39][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector324~0_combout\);

-- Location: LCFF_X15_Y4_N5
\ADC_Manager1|c_long_func_input[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector324~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][2]~regout\);

-- Location: LCCOMB_X15_Y4_N4
\corr_long|input_func_6[18]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[18]~82_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[14][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[18]~82_combout\);

-- Location: LCFF_X7_Y8_N17
\ADC_Manager1|c_preamb_func[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][3]~regout\);

-- Location: LCCOMB_X7_Y8_N16
\ADC_Manager1|Selector323~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector323~0_combout\ = (\ADC_Manager1|c_preamb_func[39][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector323~0_combout\);

-- Location: LCFF_X15_Y10_N13
\ADC_Manager1|c_long_func_input[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector323~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][3]~regout\);

-- Location: LCCOMB_X15_Y10_N12
\corr_long|input_func_6[19]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[19]~83_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[19]~83_combout\);

-- Location: LCFF_X7_Y8_N19
\ADC_Manager1|c_preamb_func[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][4]~regout\);

-- Location: LCCOMB_X7_Y8_N18
\ADC_Manager1|Selector322~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector322~0_combout\ = (\ADC_Manager1|c_preamb_func[39][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector322~0_combout\);

-- Location: LCFF_X14_Y4_N17
\ADC_Manager1|c_long_func_input[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector322~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][4]~regout\);

-- Location: LCCOMB_X14_Y4_N16
\corr_long|input_func_6[20]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[20]~84_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[20]~84_combout\);

-- Location: LCFF_X7_Y8_N1
\ADC_Manager1|c_preamb_func[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][5]~regout\);

-- Location: LCCOMB_X7_Y8_N0
\ADC_Manager1|Selector321~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector321~0_combout\ = (\ADC_Manager1|c_preamb_func[39][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector321~0_combout\);

-- Location: LCFF_X14_Y4_N29
\ADC_Manager1|c_long_func_input[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector321~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][5]~regout\);

-- Location: LCCOMB_X14_Y4_N28
\corr_long|input_func_6[21]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[21]~85_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[21]~85_combout\);

-- Location: LCFF_X7_Y8_N21
\ADC_Manager1|c_preamb_func[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][6]~regout\);

-- Location: LCCOMB_X7_Y8_N20
\ADC_Manager1|Selector320~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector320~0_combout\ = (\ADC_Manager1|c_preamb_func[39][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector320~0_combout\);

-- Location: LCFF_X17_Y4_N5
\ADC_Manager1|c_long_func_input[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector320~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][6]~regout\);

-- Location: LCCOMB_X17_Y4_N4
\corr_long|input_func_6[22]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[22]~86_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[22]~86_combout\);

-- Location: LCFF_X7_Y8_N3
\ADC_Manager1|c_preamb_func[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[39][7]~regout\);

-- Location: LCCOMB_X7_Y8_N2
\ADC_Manager1|Selector319~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector319~0_combout\ = (\ADC_Manager1|c_preamb_func[39][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[39][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector319~0_combout\);

-- Location: LCFF_X20_Y4_N9
\ADC_Manager1|c_long_func_input[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector319~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[39][7]~regout\);

-- Location: LCCOMB_X20_Y4_N8
\corr_long|input_func_6[23]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_6[23]~87_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[39][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[14][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[14][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[39][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_6[23]~87_combout\);

-- Location: DSPMULT_X16_Y4_N0
\corr_long|gate6|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y4_N28
\corr_long|gate6|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~12_combout\ = ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate6|Add1~11\)))) # (GND)
-- \corr_long|gate6|Add1~13\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate6|Add1~11\))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate6|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~11\,
	combout => \corr_long|gate6|Add1~12_combout\,
	cout => \corr_long|gate6|Add1~13\);

-- Location: LCCOMB_X18_Y4_N16
\corr_long|gate6|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~2_combout\ = (\corr_long|gate6|Add1~2_combout\ & ((\corr_long|gate6|Add0~2_combout\ & (\corr_long|gate6|Add2~1\ & VCC)) # (!\corr_long|gate6|Add0~2_combout\ & (!\corr_long|gate6|Add2~1\)))) # (!\corr_long|gate6|Add1~2_combout\ & 
-- ((\corr_long|gate6|Add0~2_combout\ & (!\corr_long|gate6|Add2~1\)) # (!\corr_long|gate6|Add0~2_combout\ & ((\corr_long|gate6|Add2~1\) # (GND)))))
-- \corr_long|gate6|Add2~3\ = CARRY((\corr_long|gate6|Add1~2_combout\ & (!\corr_long|gate6|Add0~2_combout\ & !\corr_long|gate6|Add2~1\)) # (!\corr_long|gate6|Add1~2_combout\ & ((!\corr_long|gate6|Add2~1\) # (!\corr_long|gate6|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~2_combout\,
	datab => \corr_long|gate6|Add0~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~1\,
	combout => \corr_long|gate6|Add2~2_combout\,
	cout => \corr_long|gate6|Add2~3\);

-- Location: LCCOMB_X18_Y4_N18
\corr_long|gate6|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~4_combout\ = ((\corr_long|gate6|Add1~4_combout\ $ (\corr_long|gate6|Add0~4_combout\ $ (!\corr_long|gate6|Add2~3\)))) # (GND)
-- \corr_long|gate6|Add2~5\ = CARRY((\corr_long|gate6|Add1~4_combout\ & ((\corr_long|gate6|Add0~4_combout\) # (!\corr_long|gate6|Add2~3\))) # (!\corr_long|gate6|Add1~4_combout\ & (\corr_long|gate6|Add0~4_combout\ & !\corr_long|gate6|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~4_combout\,
	datab => \corr_long|gate6|Add0~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~3\,
	combout => \corr_long|gate6|Add2~4_combout\,
	cout => \corr_long|gate6|Add2~5\);

-- Location: LCCOMB_X18_Y4_N22
\corr_long|gate6|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~8_combout\ = ((\corr_long|gate6|Add1~8_combout\ $ (\corr_long|gate6|Add0~8_combout\ $ (!\corr_long|gate6|Add2~7\)))) # (GND)
-- \corr_long|gate6|Add2~9\ = CARRY((\corr_long|gate6|Add1~8_combout\ & ((\corr_long|gate6|Add0~8_combout\) # (!\corr_long|gate6|Add2~7\))) # (!\corr_long|gate6|Add1~8_combout\ & (\corr_long|gate6|Add0~8_combout\ & !\corr_long|gate6|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~8_combout\,
	datab => \corr_long|gate6|Add0~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~7\,
	combout => \corr_long|gate6|Add2~8_combout\,
	cout => \corr_long|gate6|Add2~9\);

-- Location: LCCOMB_X18_Y4_N24
\corr_long|gate6|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~10_combout\ = (\corr_long|gate6|Add1~10_combout\ & ((\corr_long|gate6|Add0~10_combout\ & (\corr_long|gate6|Add2~9\ & VCC)) # (!\corr_long|gate6|Add0~10_combout\ & (!\corr_long|gate6|Add2~9\)))) # (!\corr_long|gate6|Add1~10_combout\ & 
-- ((\corr_long|gate6|Add0~10_combout\ & (!\corr_long|gate6|Add2~9\)) # (!\corr_long|gate6|Add0~10_combout\ & ((\corr_long|gate6|Add2~9\) # (GND)))))
-- \corr_long|gate6|Add2~11\ = CARRY((\corr_long|gate6|Add1~10_combout\ & (!\corr_long|gate6|Add0~10_combout\ & !\corr_long|gate6|Add2~9\)) # (!\corr_long|gate6|Add1~10_combout\ & ((!\corr_long|gate6|Add2~9\) # (!\corr_long|gate6|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~10_combout\,
	datab => \corr_long|gate6|Add0~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~9\,
	combout => \corr_long|gate6|Add2~10_combout\,
	cout => \corr_long|gate6|Add2~11\);

-- Location: LCCOMB_X18_Y4_N26
\corr_long|gate6|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~12_combout\ = ((\corr_long|gate6|Add0~12_combout\ $ (\corr_long|gate6|Add1~12_combout\ $ (!\corr_long|gate6|Add2~11\)))) # (GND)
-- \corr_long|gate6|Add2~13\ = CARRY((\corr_long|gate6|Add0~12_combout\ & ((\corr_long|gate6|Add1~12_combout\) # (!\corr_long|gate6|Add2~11\))) # (!\corr_long|gate6|Add0~12_combout\ & (\corr_long|gate6|Add1~12_combout\ & !\corr_long|gate6|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~12_combout\,
	datab => \corr_long|gate6|Add1~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~11\,
	combout => \corr_long|gate6|Add2~12_combout\,
	cout => \corr_long|gate6|Add2~13\);

-- Location: LCCOMB_X18_Y4_N28
\corr_long|gate6|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~14_combout\ = (\corr_long|gate6|Add1~14_combout\ & ((\corr_long|gate6|Add0~14_combout\ & (\corr_long|gate6|Add2~13\ & VCC)) # (!\corr_long|gate6|Add0~14_combout\ & (!\corr_long|gate6|Add2~13\)))) # (!\corr_long|gate6|Add1~14_combout\ 
-- & ((\corr_long|gate6|Add0~14_combout\ & (!\corr_long|gate6|Add2~13\)) # (!\corr_long|gate6|Add0~14_combout\ & ((\corr_long|gate6|Add2~13\) # (GND)))))
-- \corr_long|gate6|Add2~15\ = CARRY((\corr_long|gate6|Add1~14_combout\ & (!\corr_long|gate6|Add0~14_combout\ & !\corr_long|gate6|Add2~13\)) # (!\corr_long|gate6|Add1~14_combout\ & ((!\corr_long|gate6|Add2~13\) # (!\corr_long|gate6|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~14_combout\,
	datab => \corr_long|gate6|Add0~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~13\,
	combout => \corr_long|gate6|Add2~14_combout\,
	cout => \corr_long|gate6|Add2~15\);

-- Location: LCCOMB_X19_Y4_N14
\corr_long|gate6|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~0_combout\ = (\corr_long|gate6|Add2~0_combout\ & (\corr_long|gate6|Add3~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add2~0_combout\ & (\corr_long|gate6|Add3~0_combout\ & VCC))
-- \corr_long|gate6|Add4~1\ = CARRY((\corr_long|gate6|Add2~0_combout\ & \corr_long|gate6|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~0_combout\,
	datab => \corr_long|gate6|Add3~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add4~0_combout\,
	cout => \corr_long|gate6|Add4~1\);

-- Location: LCCOMB_X19_Y4_N16
\corr_long|gate6|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~2_combout\ = (\corr_long|gate6|Add3~2_combout\ & ((\corr_long|gate6|Add2~2_combout\ & (\corr_long|gate6|Add4~1\ & VCC)) # (!\corr_long|gate6|Add2~2_combout\ & (!\corr_long|gate6|Add4~1\)))) # (!\corr_long|gate6|Add3~2_combout\ & 
-- ((\corr_long|gate6|Add2~2_combout\ & (!\corr_long|gate6|Add4~1\)) # (!\corr_long|gate6|Add2~2_combout\ & ((\corr_long|gate6|Add4~1\) # (GND)))))
-- \corr_long|gate6|Add4~3\ = CARRY((\corr_long|gate6|Add3~2_combout\ & (!\corr_long|gate6|Add2~2_combout\ & !\corr_long|gate6|Add4~1\)) # (!\corr_long|gate6|Add3~2_combout\ & ((!\corr_long|gate6|Add4~1\) # (!\corr_long|gate6|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~2_combout\,
	datab => \corr_long|gate6|Add2~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~1\,
	combout => \corr_long|gate6|Add4~2_combout\,
	cout => \corr_long|gate6|Add4~3\);

-- Location: LCCOMB_X19_Y4_N18
\corr_long|gate6|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~4_combout\ = ((\corr_long|gate6|Add3~4_combout\ $ (\corr_long|gate6|Add2~4_combout\ $ (!\corr_long|gate6|Add4~3\)))) # (GND)
-- \corr_long|gate6|Add4~5\ = CARRY((\corr_long|gate6|Add3~4_combout\ & ((\corr_long|gate6|Add2~4_combout\) # (!\corr_long|gate6|Add4~3\))) # (!\corr_long|gate6|Add3~4_combout\ & (\corr_long|gate6|Add2~4_combout\ & !\corr_long|gate6|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~4_combout\,
	datab => \corr_long|gate6|Add2~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~3\,
	combout => \corr_long|gate6|Add4~4_combout\,
	cout => \corr_long|gate6|Add4~5\);

-- Location: LCCOMB_X19_Y4_N24
\corr_long|gate6|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~10_combout\ = (\corr_long|gate6|Add3~10_combout\ & ((\corr_long|gate6|Add2~10_combout\ & (\corr_long|gate6|Add4~9\ & VCC)) # (!\corr_long|gate6|Add2~10_combout\ & (!\corr_long|gate6|Add4~9\)))) # (!\corr_long|gate6|Add3~10_combout\ & 
-- ((\corr_long|gate6|Add2~10_combout\ & (!\corr_long|gate6|Add4~9\)) # (!\corr_long|gate6|Add2~10_combout\ & ((\corr_long|gate6|Add4~9\) # (GND)))))
-- \corr_long|gate6|Add4~11\ = CARRY((\corr_long|gate6|Add3~10_combout\ & (!\corr_long|gate6|Add2~10_combout\ & !\corr_long|gate6|Add4~9\)) # (!\corr_long|gate6|Add3~10_combout\ & ((!\corr_long|gate6|Add4~9\) # (!\corr_long|gate6|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~10_combout\,
	datab => \corr_long|gate6|Add2~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~9\,
	combout => \corr_long|gate6|Add4~10_combout\,
	cout => \corr_long|gate6|Add4~11\);

-- Location: LCCOMB_X19_Y4_N26
\corr_long|gate6|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~12_combout\ = ((\corr_long|gate6|Add3~12_combout\ $ (\corr_long|gate6|Add2~12_combout\ $ (!\corr_long|gate6|Add4~11\)))) # (GND)
-- \corr_long|gate6|Add4~13\ = CARRY((\corr_long|gate6|Add3~12_combout\ & ((\corr_long|gate6|Add2~12_combout\) # (!\corr_long|gate6|Add4~11\))) # (!\corr_long|gate6|Add3~12_combout\ & (\corr_long|gate6|Add2~12_combout\ & !\corr_long|gate6|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~12_combout\,
	datab => \corr_long|gate6|Add2~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~11\,
	combout => \corr_long|gate6|Add4~12_combout\,
	cout => \corr_long|gate6|Add4~13\);

-- Location: LCCOMB_X19_Y4_N30
\corr_long|gate6|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~16_combout\ = ((\corr_long|gate6|Add2~16_combout\ $ (\corr_long|gate6|Add3~16_combout\ $ (!\corr_long|gate6|Add4~15\)))) # (GND)
-- \corr_long|gate6|Add4~17\ = CARRY((\corr_long|gate6|Add2~16_combout\ & ((\corr_long|gate6|Add3~16_combout\) # (!\corr_long|gate6|Add4~15\))) # (!\corr_long|gate6|Add2~16_combout\ & (\corr_long|gate6|Add3~16_combout\ & !\corr_long|gate6|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~16_combout\,
	datab => \corr_long|gate6|Add3~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~15\,
	combout => \corr_long|gate6|Add4~16_combout\,
	cout => \corr_long|gate6|Add4~17\);

-- Location: LCCOMB_X19_Y3_N0
\corr_long|gate6|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~18_combout\ = (\corr_long|gate6|Add2~18_combout\ & ((\corr_long|gate6|Add3~18_combout\ & (\corr_long|gate6|Add4~17\ & VCC)) # (!\corr_long|gate6|Add3~18_combout\ & (!\corr_long|gate6|Add4~17\)))) # (!\corr_long|gate6|Add2~18_combout\ 
-- & ((\corr_long|gate6|Add3~18_combout\ & (!\corr_long|gate6|Add4~17\)) # (!\corr_long|gate6|Add3~18_combout\ & ((\corr_long|gate6|Add4~17\) # (GND)))))
-- \corr_long|gate6|Add4~19\ = CARRY((\corr_long|gate6|Add2~18_combout\ & (!\corr_long|gate6|Add3~18_combout\ & !\corr_long|gate6|Add4~17\)) # (!\corr_long|gate6|Add2~18_combout\ & ((!\corr_long|gate6|Add4~17\) # (!\corr_long|gate6|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~18_combout\,
	datab => \corr_long|gate6|Add3~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~17\,
	combout => \corr_long|gate6|Add4~18_combout\,
	cout => \corr_long|gate6|Add4~19\);

-- Location: LCCOMB_X19_Y3_N2
\corr_long|gate6|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~20_combout\ = ((\corr_long|gate6|Add2~20_combout\ $ (\corr_long|gate6|Add3~20_combout\ $ (!\corr_long|gate6|Add4~19\)))) # (GND)
-- \corr_long|gate6|Add4~21\ = CARRY((\corr_long|gate6|Add2~20_combout\ & ((\corr_long|gate6|Add3~20_combout\) # (!\corr_long|gate6|Add4~19\))) # (!\corr_long|gate6|Add2~20_combout\ & (\corr_long|gate6|Add3~20_combout\ & !\corr_long|gate6|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~20_combout\,
	datab => \corr_long|gate6|Add3~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~19\,
	combout => \corr_long|gate6|Add4~20_combout\,
	cout => \corr_long|gate6|Add4~21\);

-- Location: LCCOMB_X20_Y4_N16
\corr_long|gate6|output[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]~21_combout\ = (\corr_long|gate6|Add8~2_combout\ & ((\corr_long|gate6|Add4~2_combout\ & (\corr_long|gate6|output[0]~20\ & VCC)) # (!\corr_long|gate6|Add4~2_combout\ & (!\corr_long|gate6|output[0]~20\)))) # 
-- (!\corr_long|gate6|Add8~2_combout\ & ((\corr_long|gate6|Add4~2_combout\ & (!\corr_long|gate6|output[0]~20\)) # (!\corr_long|gate6|Add4~2_combout\ & ((\corr_long|gate6|output[0]~20\) # (GND)))))
-- \corr_long|gate6|output[1]~22\ = CARRY((\corr_long|gate6|Add8~2_combout\ & (!\corr_long|gate6|Add4~2_combout\ & !\corr_long|gate6|output[0]~20\)) # (!\corr_long|gate6|Add8~2_combout\ & ((!\corr_long|gate6|output[0]~20\) # 
-- (!\corr_long|gate6|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~2_combout\,
	datab => \corr_long|gate6|Add4~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[0]~20\,
	combout => \corr_long|gate6|output[1]~21_combout\,
	cout => \corr_long|gate6|output[1]~22\);

-- Location: LCCOMB_X20_Y4_N18
\corr_long|gate6|output[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[2]~23_combout\ = ((\corr_long|gate6|Add8~4_combout\ $ (\corr_long|gate6|Add4~4_combout\ $ (!\corr_long|gate6|output[1]~22\)))) # (GND)
-- \corr_long|gate6|output[2]~24\ = CARRY((\corr_long|gate6|Add8~4_combout\ & ((\corr_long|gate6|Add4~4_combout\) # (!\corr_long|gate6|output[1]~22\))) # (!\corr_long|gate6|Add8~4_combout\ & (\corr_long|gate6|Add4~4_combout\ & 
-- !\corr_long|gate6|output[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~4_combout\,
	datab => \corr_long|gate6|Add4~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[1]~22\,
	combout => \corr_long|gate6|output[2]~23_combout\,
	cout => \corr_long|gate6|output[2]~24\);

-- Location: LCCOMB_X20_Y4_N26
\corr_long|gate6|output[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[6]~31_combout\ = ((\corr_long|gate6|Add8~12_combout\ $ (\corr_long|gate6|Add4~12_combout\ $ (!\corr_long|gate6|output[5]~30\)))) # (GND)
-- \corr_long|gate6|output[6]~32\ = CARRY((\corr_long|gate6|Add8~12_combout\ & ((\corr_long|gate6|Add4~12_combout\) # (!\corr_long|gate6|output[5]~30\))) # (!\corr_long|gate6|Add8~12_combout\ & (\corr_long|gate6|Add4~12_combout\ & 
-- !\corr_long|gate6|output[5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~12_combout\,
	datab => \corr_long|gate6|Add4~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[5]~30\,
	combout => \corr_long|gate6|output[6]~31_combout\,
	cout => \corr_long|gate6|output[6]~32\);

-- Location: LCCOMB_X20_Y4_N28
\corr_long|gate6|output[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[7]~33_combout\ = (\corr_long|gate6|Add4~14_combout\ & ((\corr_long|gate6|Add8~14_combout\ & (\corr_long|gate6|output[6]~32\ & VCC)) # (!\corr_long|gate6|Add8~14_combout\ & (!\corr_long|gate6|output[6]~32\)))) # 
-- (!\corr_long|gate6|Add4~14_combout\ & ((\corr_long|gate6|Add8~14_combout\ & (!\corr_long|gate6|output[6]~32\)) # (!\corr_long|gate6|Add8~14_combout\ & ((\corr_long|gate6|output[6]~32\) # (GND)))))
-- \corr_long|gate6|output[7]~34\ = CARRY((\corr_long|gate6|Add4~14_combout\ & (!\corr_long|gate6|Add8~14_combout\ & !\corr_long|gate6|output[6]~32\)) # (!\corr_long|gate6|Add4~14_combout\ & ((!\corr_long|gate6|output[6]~32\) # 
-- (!\corr_long|gate6|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~14_combout\,
	datab => \corr_long|gate6|Add8~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[6]~32\,
	combout => \corr_long|gate6|output[7]~33_combout\,
	cout => \corr_long|gate6|output[7]~34\);

-- Location: LCCOMB_X20_Y4_N30
\corr_long|gate6|output[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]~35_combout\ = ((\corr_long|gate6|Add8~16_combout\ $ (\corr_long|gate6|Add4~16_combout\ $ (!\corr_long|gate6|output[7]~34\)))) # (GND)
-- \corr_long|gate6|output[8]~36\ = CARRY((\corr_long|gate6|Add8~16_combout\ & ((\corr_long|gate6|Add4~16_combout\) # (!\corr_long|gate6|output[7]~34\))) # (!\corr_long|gate6|Add8~16_combout\ & (\corr_long|gate6|Add4~16_combout\ & 
-- !\corr_long|gate6|output[7]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~16_combout\,
	datab => \corr_long|gate6|Add4~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[7]~34\,
	combout => \corr_long|gate6|output[8]~35_combout\,
	cout => \corr_long|gate6|output[8]~36\);

-- Location: LCCOMB_X20_Y3_N0
\corr_long|gate6|output[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[9]~37_combout\ = (\corr_long|gate6|Add8~18_combout\ & ((\corr_long|gate6|Add4~18_combout\ & (\corr_long|gate6|output[8]~36\ & VCC)) # (!\corr_long|gate6|Add4~18_combout\ & (!\corr_long|gate6|output[8]~36\)))) # 
-- (!\corr_long|gate6|Add8~18_combout\ & ((\corr_long|gate6|Add4~18_combout\ & (!\corr_long|gate6|output[8]~36\)) # (!\corr_long|gate6|Add4~18_combout\ & ((\corr_long|gate6|output[8]~36\) # (GND)))))
-- \corr_long|gate6|output[9]~38\ = CARRY((\corr_long|gate6|Add8~18_combout\ & (!\corr_long|gate6|Add4~18_combout\ & !\corr_long|gate6|output[8]~36\)) # (!\corr_long|gate6|Add8~18_combout\ & ((!\corr_long|gate6|output[8]~36\) # 
-- (!\corr_long|gate6|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~18_combout\,
	datab => \corr_long|gate6|Add4~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[8]~36\,
	combout => \corr_long|gate6|output[9]~37_combout\,
	cout => \corr_long|gate6|output[9]~38\);

-- Location: LCCOMB_X20_Y3_N4
\corr_long|gate6|output[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[11]~41_combout\ = (\corr_long|gate6|Add8~22_combout\ & ((\corr_long|gate6|Add4~22_combout\ & (\corr_long|gate6|output[10]~40\ & VCC)) # (!\corr_long|gate6|Add4~22_combout\ & (!\corr_long|gate6|output[10]~40\)))) # 
-- (!\corr_long|gate6|Add8~22_combout\ & ((\corr_long|gate6|Add4~22_combout\ & (!\corr_long|gate6|output[10]~40\)) # (!\corr_long|gate6|Add4~22_combout\ & ((\corr_long|gate6|output[10]~40\) # (GND)))))
-- \corr_long|gate6|output[11]~42\ = CARRY((\corr_long|gate6|Add8~22_combout\ & (!\corr_long|gate6|Add4~22_combout\ & !\corr_long|gate6|output[10]~40\)) # (!\corr_long|gate6|Add8~22_combout\ & ((!\corr_long|gate6|output[10]~40\) # 
-- (!\corr_long|gate6|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~22_combout\,
	datab => \corr_long|gate6|Add4~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[10]~40\,
	combout => \corr_long|gate6|output[11]~41_combout\,
	cout => \corr_long|gate6|output[11]~42\);

-- Location: LCCOMB_X20_Y3_N6
\corr_long|gate6|output[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[12]~43_combout\ = ((\corr_long|gate6|Add4~24_combout\ $ (\corr_long|gate6|Add8~24_combout\ $ (!\corr_long|gate6|output[11]~42\)))) # (GND)
-- \corr_long|gate6|output[12]~44\ = CARRY((\corr_long|gate6|Add4~24_combout\ & ((\corr_long|gate6|Add8~24_combout\) # (!\corr_long|gate6|output[11]~42\))) # (!\corr_long|gate6|Add4~24_combout\ & (\corr_long|gate6|Add8~24_combout\ & 
-- !\corr_long|gate6|output[11]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~24_combout\,
	datab => \corr_long|gate6|Add8~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[11]~42\,
	combout => \corr_long|gate6|output[12]~43_combout\,
	cout => \corr_long|gate6|output[12]~44\);

-- Location: LCFF_X20_Y3_N7
\corr_long|gate6|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[12]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(12));

-- Location: LCCOMB_X12_Y12_N28
\corr_long|input_adc_5[40]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[40]~80_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(112)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(112),
	combout => \corr_long|input_adc_5[40]~80_combout\);

-- Location: LCCOMB_X15_Y12_N4
\corr_long|input_adc_5[41]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[41]~81_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(113))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(113),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(41),
	combout => \corr_long|input_adc_5[41]~81_combout\);

-- Location: LCCOMB_X12_Y9_N26
\corr_long|input_adc_5[42]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[42]~82_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(114)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(42),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(114),
	combout => \corr_long|input_adc_5[42]~82_combout\);

-- Location: LCCOMB_X10_Y12_N0
\corr_long|input_adc_5[43]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[43]~83_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(43),
	combout => \corr_long|input_adc_5[43]~83_combout\);

-- Location: LCCOMB_X10_Y6_N26
\corr_long|input_adc_5[44]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[44]~84_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(116))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \corr_long|input_adc_5[44]~84_combout\);

-- Location: LCCOMB_X10_Y10_N12
\corr_long|input_adc_5[45]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[45]~85_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(117))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(117),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(45),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[45]~85_combout\);

-- Location: LCCOMB_X12_Y12_N24
\corr_long|input_adc_5[46]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[46]~86_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(118))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(118),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(46),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[46]~86_combout\);

-- Location: LCCOMB_X12_Y9_N2
\corr_long|input_adc_5[47]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[47]~87_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(119)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(47),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(119),
	combout => \corr_long|input_adc_5[47]~87_combout\);

-- Location: LCCOMB_X26_Y6_N8
\ADC_Manager1|Decoder2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~8_combout\ = (!\ADC_Manager1|ram_counter\(2) & !\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~8_combout\);

-- Location: LCCOMB_X26_Y6_N0
\ADC_Manager1|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~12_combout\ = (!\ADC_Manager1|ram_counter\(4) & (!\ADC_Manager1|ram_counter\(31) & (\ADC_Manager1|Decoder2~8_combout\ & !\ADC_Manager1|main_state.read_init_mem~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(4),
	datab => \ADC_Manager1|ram_counter\(31),
	datac => \ADC_Manager1|Decoder2~8_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Decoder0~12_combout\);

-- Location: LCCOMB_X26_Y6_N18
\ADC_Manager1|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~13_combout\ = (\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~12_combout\ & ((\ADC_Manager1|LessThan1~1_combout\) # (!\ADC_Manager1|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|Decoder0~12_combout\,
	datac => \ADC_Manager1|LessThan2~3_combout\,
	datad => \ADC_Manager1|LessThan1~1_combout\,
	combout => \ADC_Manager1|Decoder0~13_combout\);

-- Location: LCCOMB_X26_Y9_N12
\ADC_Manager1|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~34_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(0) & (!\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~13_combout\,
	combout => \ADC_Manager1|Decoder0~34_combout\);

-- Location: LCFF_X25_Y12_N31
\ADC_Manager1|c_preamb_func[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][0]~regout\);

-- Location: LCCOMB_X25_Y12_N30
\ADC_Manager1|Selector254~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector254~0_combout\ = (\ADC_Manager1|c_preamb_func[30][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector254~0_combout\);

-- Location: LCFF_X15_Y12_N13
\ADC_Manager1|c_long_func_input[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector254~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][0]~regout\);

-- Location: LCCOMB_X8_Y10_N26
\ADC_Manager1|Selector86~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~3_combout\ = (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(3) & (\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|c_short_func_input_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector86~3_combout\);

-- Location: LCFF_X19_Y13_N25
\ADC_Manager1|c_0_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][0]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\ADC_Manager1|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux47~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[5][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[5][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	datac => \ADC_Manager1|c_0_func[5][0]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux47~0_combout\);

-- Location: LCCOMB_X21_Y13_N20
\ADC_Manager1|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux47~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[5][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[5][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	datab => \ADC_Manager1|c_0_func[5][0]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux47~1_combout\);

-- Location: LCFF_X21_Y13_N5
\ADC_Manager1|c_1_func[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][0]~regout\);

-- Location: LCCOMB_X21_Y13_N0
\ADC_Manager1|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux47~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux47~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[5][0]~regout\))) 
-- # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux47~1_combout\,
	datad => \ADC_Manager1|c_1_func[5][0]~regout\,
	combout => \ADC_Manager1|Mux47~2_combout\);

-- Location: LCCOMB_X21_Y13_N2
\ADC_Manager1|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux47~3_combout\ = (\ADC_Manager1|Mux47~2_combout\ & ((\ADC_Manager1|c_long_func_input[5][0]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux47~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	datab => \ADC_Manager1|Mux47~2_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux47~0_combout\,
	combout => \ADC_Manager1|Mux47~3_combout\);

-- Location: LCCOMB_X13_Y7_N16
\ADC_Manager1|Selector86~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|c_short_func_input_index\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector86~1_combout\);

-- Location: LCCOMB_X9_Y9_N6
\ADC_Manager1|c_long_func_input~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input~0_combout\ = (\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|c_long_func_input~0_combout\);

-- Location: LCCOMB_X21_Y13_N30
\ADC_Manager1|Selector54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~1_combout\ = (\ADC_Manager1|c_long_func_input[5][0]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux47~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[5][0]~regout\ & (\ADC_Manager1|Mux47~3_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	datab => \ADC_Manager1|Mux47~3_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector54~1_combout\);

-- Location: LCCOMB_X20_Y13_N16
\ADC_Manager1|Selector54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~2_combout\ = (\ADC_Manager1|Selector54~0_combout\) # ((\ADC_Manager1|Selector54~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux47~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector54~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Mux47~0_combout\,
	datad => \ADC_Manager1|Selector54~1_combout\,
	combout => \ADC_Manager1|Selector54~2_combout\);

-- Location: LCFF_X20_Y12_N7
\ADC_Manager1|c_long_func_input[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector54~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][0]~regout\);

-- Location: LCCOMB_X15_Y12_N12
\corr_long|input_func_5[40]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[40]~80_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[30][0]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[5][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[5][0]~regout\,
	combout => \corr_long|input_func_5[40]~80_combout\);

-- Location: LCFF_X25_Y12_N29
\ADC_Manager1|c_preamb_func[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][1]~regout\);

-- Location: LCCOMB_X25_Y12_N28
\ADC_Manager1|Selector253~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector253~0_combout\ = (\ADC_Manager1|c_preamb_func[30][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector253~0_combout\);

-- Location: LCFF_X18_Y12_N23
\ADC_Manager1|c_long_func_input[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector253~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][1]~regout\);

-- Location: LCFF_X19_Y13_N19
\ADC_Manager1|c_0_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][1]~regout\);

-- Location: LCCOMB_X20_Y13_N18
\ADC_Manager1|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux46~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[5][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[5][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	datad => \ADC_Manager1|c_0_func[5][1]~regout\,
	combout => \ADC_Manager1|Mux46~3_combout\);

-- Location: LCFF_X21_Y13_N11
\ADC_Manager1|c_1_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][1]~regout\);

-- Location: LCCOMB_X20_Y13_N2
\ADC_Manager1|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux46~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[5][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[5][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	datad => \ADC_Manager1|c_1_func[5][1]~regout\,
	combout => \ADC_Manager1|Mux46~1_combout\);

-- Location: LCCOMB_X20_Y13_N24
\ADC_Manager1|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux46~2_combout\ = (\ADC_Manager1|Mux46~0_combout\ & ((\ADC_Manager1|Mux46~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux46~0_combout\ & 
-- (\ADC_Manager1|Mux46~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux46~0_combout\,
	datab => \ADC_Manager1|Mux46~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux46~2_combout\);

-- Location: LCCOMB_X20_Y13_N28
\ADC_Manager1|Selector53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[5][1]~regout\) # ((\ADC_Manager1|Mux46~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (((\ADC_Manager1|Mux46~2_combout\ & \ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	datac => \ADC_Manager1|Mux46~2_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector53~1_combout\);

-- Location: LCCOMB_X20_Y9_N12
\ADC_Manager1|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~35_combout\ = (\ADC_Manager1|Decoder0~10_combout\ & (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~10_combout\,
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~35_combout\);

-- Location: LCFF_X20_Y13_N9
\ADC_Manager1|c_preamb_func[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][1]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\ADC_Manager1|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][1]~regout\) # ((\ADC_Manager1|c_0_func[5][1]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[5][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector53~0_combout\);

-- Location: LCCOMB_X19_Y12_N12
\ADC_Manager1|Selector53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~2_combout\ = (\ADC_Manager1|Selector53~1_combout\) # ((\ADC_Manager1|Selector53~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux46~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux46~3_combout\,
	datac => \ADC_Manager1|Selector53~1_combout\,
	datad => \ADC_Manager1|Selector53~0_combout\,
	combout => \ADC_Manager1|Selector53~2_combout\);

-- Location: LCFF_X19_Y12_N13
\ADC_Manager1|c_long_func_input[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector53~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][1]~regout\);

-- Location: LCCOMB_X18_Y12_N22
\corr_long|input_func_5[41]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[41]~81_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[30][1]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[5][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[30][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[5][1]~regout\,
	combout => \corr_long|input_func_5[41]~81_combout\);

-- Location: LCFF_X19_Y13_N7
\ADC_Manager1|c_0_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][2]~regout\);

-- Location: LCCOMB_X20_Y13_N0
\ADC_Manager1|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux45~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[5][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[5][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[5][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	combout => \ADC_Manager1|Mux45~0_combout\);

-- Location: LCFF_X20_Y13_N23
\ADC_Manager1|c_preamb_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][2]~regout\);

-- Location: LCCOMB_X20_Y13_N22
\ADC_Manager1|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[5][2]~regout\) # ((\ADC_Manager1|c_0_func[5][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[5][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[5][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector52~0_combout\);

-- Location: LCFF_X21_Y13_N15
\ADC_Manager1|c_1_func[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][2]~regout\);

-- Location: LCCOMB_X21_Y13_N16
\ADC_Manager1|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux45~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux45~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[5][2]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux45~1_combout\,
	datab => \ADC_Manager1|c_1_func[5][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux45~2_combout\);

-- Location: LCCOMB_X20_Y13_N26
\ADC_Manager1|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux45~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux45~2_combout\ & ((\ADC_Manager1|c_long_func_input[5][2]~regout\))) # (!\ADC_Manager1|Mux45~2_combout\ & (\ADC_Manager1|Mux45~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux45~0_combout\,
	datac => \ADC_Manager1|Mux45~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	combout => \ADC_Manager1|Mux45~3_combout\);

-- Location: LCCOMB_X20_Y13_N14
\ADC_Manager1|Selector52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~1_combout\ = (\ADC_Manager1|c_long_func_input[5][2]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux45~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[5][2]~regout\ & (\ADC_Manager1|Mux45~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	datab => \ADC_Manager1|Mux45~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector52~1_combout\);

-- Location: LCCOMB_X20_Y12_N16
\ADC_Manager1|Selector52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~2_combout\ = (\ADC_Manager1|Selector52~0_combout\) # ((\ADC_Manager1|Selector52~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux45~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux45~0_combout\,
	datac => \ADC_Manager1|Selector52~0_combout\,
	datad => \ADC_Manager1|Selector52~1_combout\,
	combout => \ADC_Manager1|Selector52~2_combout\);

-- Location: LCFF_X20_Y12_N17
\ADC_Manager1|c_long_func_input[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][2]~regout\);

-- Location: LCFF_X25_Y12_N15
\ADC_Manager1|c_preamb_func[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][2]~regout\);

-- Location: LCCOMB_X25_Y12_N14
\ADC_Manager1|Selector252~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector252~0_combout\ = (\ADC_Manager1|c_preamb_func[30][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector252~0_combout\);

-- Location: LCFF_X15_Y12_N29
\ADC_Manager1|c_long_func_input[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector252~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][2]~regout\);

-- Location: LCCOMB_X15_Y12_N28
\corr_long|input_func_5[42]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[42]~82_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[30][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[5][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][2]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[42]~82_combout\);

-- Location: LCCOMB_X22_Y12_N2
\ADC_Manager1|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux44~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[5][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[5][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[5][3]~regout\,
	combout => \ADC_Manager1|Mux44~0_combout\);

-- Location: LCCOMB_X19_Y12_N26
\ADC_Manager1|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux44~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[5][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[5][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	datad => \ADC_Manager1|c_1_func[5][3]~regout\,
	combout => \ADC_Manager1|Mux44~1_combout\);

-- Location: LCCOMB_X22_Y12_N28
\ADC_Manager1|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux44~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux44~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux44~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux44~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux44~0_combout\,
	datac => \ADC_Manager1|Mux44~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux44~2_combout\);

-- Location: LCCOMB_X22_Y12_N26
\ADC_Manager1|Selector51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux44~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[5][3]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux44~2_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	combout => \ADC_Manager1|Selector51~1_combout\);

-- Location: LCCOMB_X21_Y12_N6
\ADC_Manager1|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux44~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[5][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[5][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	datab => \ADC_Manager1|c_0_func[5][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux44~3_combout\);

-- Location: LCCOMB_X22_Y12_N12
\ADC_Manager1|Selector51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~2_combout\ = (\ADC_Manager1|Selector51~0_combout\) # ((\ADC_Manager1|Selector51~1_combout\) # ((\ADC_Manager1|Mux44~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector51~0_combout\,
	datab => \ADC_Manager1|Selector51~1_combout\,
	datac => \ADC_Manager1|Mux44~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector51~2_combout\);

-- Location: LCFF_X22_Y12_N13
\ADC_Manager1|c_long_func_input[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector51~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][3]~regout\);

-- Location: LCFF_X25_Y12_N13
\ADC_Manager1|c_preamb_func[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][3]~regout\);

-- Location: LCCOMB_X25_Y12_N12
\ADC_Manager1|Selector251~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector251~0_combout\ = (\ADC_Manager1|c_preamb_func[30][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector251~0_combout\);

-- Location: LCFF_X17_Y12_N5
\ADC_Manager1|c_long_func_input[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector251~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][3]~regout\);

-- Location: LCCOMB_X17_Y12_N4
\corr_long|input_func_5[43]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[43]~83_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[30][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[5][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[43]~83_combout\);

-- Location: LCFF_X25_Y12_N5
\ADC_Manager1|c_preamb_func[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][4]~regout\);

-- Location: LCCOMB_X25_Y12_N4
\ADC_Manager1|Selector250~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector250~0_combout\ = (\ADC_Manager1|c_preamb_func[30][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector250~0_combout\);

-- Location: LCFF_X18_Y12_N21
\ADC_Manager1|c_long_func_input[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector250~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][4]~regout\);

-- Location: LCFF_X19_Y13_N5
\ADC_Manager1|c_0_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][4]~regout\);

-- Location: LCCOMB_X26_Y10_N16
\ADC_Manager1|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux43~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[5][4]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[5][4]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	datab => \ADC_Manager1|c_0_func[5][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux43~1_combout\);

-- Location: LCCOMB_X26_Y10_N0
\ADC_Manager1|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux43~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux43~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[5][4]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux43~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux43~2_combout\);

-- Location: LCCOMB_X22_Y11_N14
\ADC_Manager1|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux43~3_combout\ = (\ADC_Manager1|Mux43~2_combout\ & (((\ADC_Manager1|c_long_func_input[5][4]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux43~2_combout\ & (\ADC_Manager1|Mux43~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux43~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	datac => \ADC_Manager1|Mux43~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux43~3_combout\);

-- Location: LCCOMB_X22_Y11_N0
\ADC_Manager1|Selector50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux43~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[5][4]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[5][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Mux43~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	combout => \ADC_Manager1|Selector50~1_combout\);

-- Location: LCFF_X22_Y12_N5
\ADC_Manager1|c_preamb_func[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][4]~regout\);

-- Location: LCCOMB_X22_Y12_N4
\ADC_Manager1|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[5][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[5][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[5][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][4]~regout\,
	datad => \ADC_Manager1|c_0_func[5][4]~regout\,
	combout => \ADC_Manager1|Selector50~0_combout\);

-- Location: LCCOMB_X22_Y12_N24
\ADC_Manager1|Selector50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~2_combout\ = (\ADC_Manager1|Selector50~1_combout\) # ((\ADC_Manager1|Selector50~0_combout\) # ((\ADC_Manager1|Mux43~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux43~0_combout\,
	datab => \ADC_Manager1|Selector50~1_combout\,
	datac => \ADC_Manager1|Selector50~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector50~2_combout\);

-- Location: LCFF_X22_Y12_N25
\ADC_Manager1|c_long_func_input[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][4]~regout\);

-- Location: LCCOMB_X18_Y12_N20
\corr_long|input_func_5[44]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[44]~84_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[30][4]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[5][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[30][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[5][4]~regout\,
	combout => \corr_long|input_func_5[44]~84_combout\);

-- Location: LCFF_X25_Y12_N27
\ADC_Manager1|c_preamb_func[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][5]~regout\);

-- Location: LCCOMB_X25_Y12_N26
\ADC_Manager1|Selector249~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector249~0_combout\ = (\ADC_Manager1|c_preamb_func[30][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector249~0_combout\);

-- Location: LCFF_X17_Y12_N29
\ADC_Manager1|c_long_func_input[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector249~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][5]~regout\);

-- Location: LCCOMB_X17_Y12_N28
\corr_long|input_func_5[45]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[45]~85_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[30][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[5][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[5][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[45]~85_combout\);

-- Location: LCFF_X19_Y13_N17
\ADC_Manager1|c_0_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][6]~regout\);

-- Location: LCCOMB_X6_Y12_N20
\ADC_Manager1|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux41~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[5][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[5][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux41~0_combout\);

-- Location: LCFF_X6_Y12_N27
\ADC_Manager1|c_1_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[5][6]~regout\);

-- Location: LCCOMB_X6_Y12_N14
\ADC_Manager1|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux41~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_long_func_input[5][6]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_0_func[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datad => \ADC_Manager1|c_0_func[5][6]~regout\,
	combout => \ADC_Manager1|Mux41~1_combout\);

-- Location: LCCOMB_X6_Y12_N0
\ADC_Manager1|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux41~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux41~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[5][6]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux41~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[5][6]~regout\,
	datac => \ADC_Manager1|Mux41~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux41~2_combout\);

-- Location: LCCOMB_X6_Y12_N12
\ADC_Manager1|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux41~3_combout\ = (\ADC_Manager1|Mux41~2_combout\ & (((\ADC_Manager1|c_long_func_input[5][6]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux41~2_combout\ & (\ADC_Manager1|Mux41~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux41~0_combout\,
	datab => \ADC_Manager1|Mux41~2_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux41~3_combout\);

-- Location: LCCOMB_X6_Y12_N2
\ADC_Manager1|Selector48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[5][6]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux41~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux41~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datad => \ADC_Manager1|Mux41~3_combout\,
	combout => \ADC_Manager1|Selector48~1_combout\);

-- Location: LCFF_X20_Y13_N31
\ADC_Manager1|c_preamb_func[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[5][6]~regout\);

-- Location: LCCOMB_X20_Y13_N30
\ADC_Manager1|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~0_combout\ = (\ADC_Manager1|c_0_func[5][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[5][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[5][6]~regout\ & (((\ADC_Manager1|c_preamb_func[5][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[5][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector48~0_combout\);

-- Location: LCCOMB_X14_Y12_N28
\ADC_Manager1|Selector48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~2_combout\ = (\ADC_Manager1|Selector48~1_combout\) # ((\ADC_Manager1|Selector48~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux41~0_combout\,
	datac => \ADC_Manager1|Selector48~1_combout\,
	datad => \ADC_Manager1|Selector48~0_combout\,
	combout => \ADC_Manager1|Selector48~2_combout\);

-- Location: LCFF_X14_Y12_N29
\ADC_Manager1|c_long_func_input[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector48~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][6]~regout\);

-- Location: LCFF_X25_Y12_N3
\ADC_Manager1|c_preamb_func[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][6]~regout\);

-- Location: LCCOMB_X25_Y12_N2
\ADC_Manager1|Selector248~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector248~0_combout\ = (\ADC_Manager1|c_preamb_func[30][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector248~0_combout\);

-- Location: LCFF_X14_Y12_N23
\ADC_Manager1|c_long_func_input[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector248~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][6]~regout\);

-- Location: LCCOMB_X14_Y12_N22
\corr_long|input_func_5[46]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[46]~86_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[30][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[5][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][6]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[46]~86_combout\);

-- Location: LCCOMB_X14_Y12_N26
\ADC_Manager1|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux40~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[5][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[5][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[5][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	combout => \ADC_Manager1|Mux40~3_combout\);

-- Location: LCCOMB_X6_Y12_N28
\ADC_Manager1|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux40~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[5][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[5][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[5][7]~regout\,
	datab => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux40~1_combout\);

-- Location: LCCOMB_X19_Y13_N2
\ADC_Manager1|c_0_func[5][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[5][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_0_func[5][7]~feeder_combout\);

-- Location: LCFF_X19_Y13_N3
\ADC_Manager1|c_0_func[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[5][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[5][7]~regout\);

-- Location: LCCOMB_X6_Y12_N8
\ADC_Manager1|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux40~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[5][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[5][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	datad => \ADC_Manager1|c_0_func[5][7]~regout\,
	combout => \ADC_Manager1|Mux40~0_combout\);

-- Location: LCCOMB_X6_Y12_N10
\ADC_Manager1|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux40~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux40~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux40~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux40~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux40~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux40~1_combout\,
	datac => \ADC_Manager1|Mux40~0_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux40~2_combout\);

-- Location: LCCOMB_X6_Y12_N18
\ADC_Manager1|Selector47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[5][7]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux40~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	datad => \ADC_Manager1|Mux40~2_combout\,
	combout => \ADC_Manager1|Selector47~1_combout\);

-- Location: LCCOMB_X14_Y12_N6
\ADC_Manager1|Selector47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~2_combout\ = (\ADC_Manager1|Selector47~0_combout\) # ((\ADC_Manager1|Selector47~1_combout\) # ((\ADC_Manager1|Mux40~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector47~0_combout\,
	datab => \ADC_Manager1|Mux40~3_combout\,
	datac => \ADC_Manager1|Selector47~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector47~2_combout\);

-- Location: LCFF_X15_Y12_N21
\ADC_Manager1|c_long_func_input[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector47~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[5][7]~regout\);

-- Location: LCFF_X25_Y12_N17
\ADC_Manager1|c_preamb_func[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[30][7]~regout\);

-- Location: LCCOMB_X25_Y12_N16
\ADC_Manager1|Selector247~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector247~0_combout\ = (\ADC_Manager1|c_preamb_func[30][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[30][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector247~0_combout\);

-- Location: LCFF_X15_Y12_N11
\ADC_Manager1|c_long_func_input[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector247~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[30][7]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\corr_long|input_func_5[47]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[47]~87_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[30][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[5][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[5][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[30][7]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[47]~87_combout\);

-- Location: DSPMULT_X16_Y12_N1
\corr_long|gate5|Mult5|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y12_N12
\corr_long|input_adc_5[32]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[32]~88_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(104)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(32),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(104),
	combout => \corr_long|input_adc_5[32]~88_combout\);

-- Location: LCCOMB_X13_Y12_N18
\corr_long|input_adc_5[33]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[33]~89_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(105)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(33),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(105),
	combout => \corr_long|input_adc_5[33]~89_combout\);

-- Location: LCCOMB_X12_Y9_N28
\corr_long|input_adc_5[34]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[34]~90_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(106))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(106),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(34),
	combout => \corr_long|input_adc_5[34]~90_combout\);

-- Location: LCCOMB_X12_Y9_N12
\corr_long|input_adc_5[35]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[35]~91_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(107))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(107),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(35),
	combout => \corr_long|input_adc_5[35]~91_combout\);

-- Location: LCCOMB_X12_Y6_N24
\corr_long|input_adc_5[36]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[36]~92_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(108)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(36),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \corr_long|input_adc_5[36]~92_combout\);

-- Location: LCCOMB_X12_Y4_N0
\corr_long|input_adc_5[37]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[37]~93_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(109))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(109),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(37),
	combout => \corr_long|input_adc_5[37]~93_combout\);

-- Location: LCCOMB_X10_Y6_N24
\corr_long|input_adc_5[38]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[38]~94_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(110)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(38),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(110),
	combout => \corr_long|input_adc_5[38]~94_combout\);

-- Location: LCCOMB_X10_Y6_N12
\corr_long|input_adc_5[39]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[39]~95_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(111)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(39),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(111),
	combout => \corr_long|input_adc_5[39]~95_combout\);

-- Location: LCCOMB_X18_Y11_N6
\ADC_Manager1|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux39~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[4][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[4][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][0]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	combout => \ADC_Manager1|Mux39~0_combout\);

-- Location: LCCOMB_X26_Y7_N0
\ADC_Manager1|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~37_combout\ = (\ADC_Manager1|Decoder0~2_combout\ & (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(5) & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~2_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder0~37_combout\);

-- Location: LCFF_X24_Y12_N1
\ADC_Manager1|c_preamb_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][0]~regout\);

-- Location: LCCOMB_X26_Y9_N22
\ADC_Manager1|Decoder2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~23_combout\ = (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|LessThan1~0_combout\ & (!\ADC_Manager1|LessThan3~2_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|LessThan1~0_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~23_combout\);

-- Location: LCCOMB_X26_Y9_N2
\ADC_Manager1|Decoder2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~24_combout\ = (\ADC_Manager1|Decoder2~0_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder2~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~0_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder2~23_combout\,
	combout => \ADC_Manager1|Decoder2~24_combout\);

-- Location: LCFF_X24_Y12_N27
\ADC_Manager1|c_0_func[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][0]~regout\);

-- Location: LCCOMB_X24_Y12_N0
\ADC_Manager1|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][0]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][0]~regout\,
	datad => \ADC_Manager1|c_0_func[4][0]~regout\,
	combout => \ADC_Manager1|Selector46~0_combout\);

-- Location: LCCOMB_X19_Y11_N14
\ADC_Manager1|Selector46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~2_combout\ = (\ADC_Manager1|Selector46~1_combout\) # ((\ADC_Manager1|Selector46~0_combout\) # ((\ADC_Manager1|Mux39~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector46~1_combout\,
	datab => \ADC_Manager1|Mux39~0_combout\,
	datac => \ADC_Manager1|Selector46~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector46~2_combout\);

-- Location: LCFF_X18_Y11_N21
\ADC_Manager1|c_long_func_input[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector46~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][0]~regout\);

-- Location: LCCOMB_X18_Y5_N28
\ADC_Manager1|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~36_combout\ = (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~13_combout\ & \ADC_Manager1|ram_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~13_combout\,
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~36_combout\);

-- Location: LCFF_X19_Y13_N1
\ADC_Manager1|c_preamb_func[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][0]~regout\);

-- Location: LCCOMB_X19_Y13_N0
\ADC_Manager1|Selector246~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector246~0_combout\ = (\ADC_Manager1|c_preamb_func[29][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector246~0_combout\);

-- Location: LCFF_X17_Y12_N3
\ADC_Manager1|c_long_func_input[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector246~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][0]~regout\);

-- Location: LCCOMB_X17_Y12_N2
\corr_long|input_func_5[32]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[32]~88_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[29][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[32]~88_combout\);

-- Location: LCFF_X19_Y13_N23
\ADC_Manager1|c_preamb_func[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][1]~regout\);

-- Location: LCCOMB_X19_Y13_N22
\ADC_Manager1|Selector245~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector245~0_combout\ = (\ADC_Manager1|c_preamb_func[29][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector245~0_combout\);

-- Location: LCFF_X18_Y12_N19
\ADC_Manager1|c_long_func_input[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector245~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][1]~regout\);

-- Location: LCFF_X24_Y12_N23
\ADC_Manager1|c_preamb_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][1]~regout\);

-- Location: LCFF_X24_Y12_N13
\ADC_Manager1|c_0_func[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][1]~regout\);

-- Location: LCCOMB_X24_Y12_N22
\ADC_Manager1|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][1]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][1]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][1]~regout\,
	datad => \ADC_Manager1|c_0_func[4][1]~regout\,
	combout => \ADC_Manager1|Selector45~0_combout\);

-- Location: LCCOMB_X18_Y12_N0
\ADC_Manager1|Selector45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~1_combout\ = (\ADC_Manager1|Mux38~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[4][1]~regout\)))) # (!\ADC_Manager1|Mux38~2_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux38~2_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	combout => \ADC_Manager1|Selector45~1_combout\);

-- Location: LCCOMB_X18_Y12_N26
\ADC_Manager1|Selector45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~2_combout\ = (\ADC_Manager1|Selector45~0_combout\) # ((\ADC_Manager1|Selector45~1_combout\) # ((\ADC_Manager1|Mux38~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux38~3_combout\,
	datab => \ADC_Manager1|Selector45~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector45~1_combout\,
	combout => \ADC_Manager1|Selector45~2_combout\);

-- Location: LCFF_X18_Y12_N27
\ADC_Manager1|c_long_func_input[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector45~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][1]~regout\);

-- Location: LCCOMB_X18_Y12_N18
\corr_long|input_func_5[33]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[33]~89_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[29][1]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[29][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][1]~regout\,
	combout => \corr_long|input_func_5[33]~89_combout\);

-- Location: LCCOMB_X24_Y11_N22
\ADC_Manager1|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux37~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux37~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][2]~regout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux37~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux37~1_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[4][2]~regout\,
	combout => \ADC_Manager1|Mux37~2_combout\);

-- Location: LCCOMB_X24_Y11_N2
\ADC_Manager1|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux37~3_combout\ = (\ADC_Manager1|Mux37~2_combout\ & (((\ADC_Manager1|c_long_func_input[4][2]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux37~2_combout\ & (\ADC_Manager1|Mux37~0_combout\ & 
-- (\ADC_Manager1|c_short_func_input_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux37~0_combout\,
	datab => \ADC_Manager1|Mux37~2_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	combout => \ADC_Manager1|Mux37~3_combout\);

-- Location: LCCOMB_X21_Y11_N0
\ADC_Manager1|Selector44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[4][2]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux37~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux37~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux37~3_combout\,
	combout => \ADC_Manager1|Selector44~1_combout\);

-- Location: LCFF_X24_Y12_N3
\ADC_Manager1|c_preamb_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][2]~regout\);

-- Location: LCFF_X24_Y12_N17
\ADC_Manager1|c_0_func[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][2]~regout\);

-- Location: LCCOMB_X24_Y12_N2
\ADC_Manager1|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][2]~regout\,
	datad => \ADC_Manager1|c_0_func[4][2]~regout\,
	combout => \ADC_Manager1|Selector44~0_combout\);

-- Location: LCCOMB_X18_Y12_N14
\ADC_Manager1|Selector44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~2_combout\ = (\ADC_Manager1|Selector44~1_combout\) # ((\ADC_Manager1|Selector44~0_combout\) # ((\ADC_Manager1|Mux37~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux37~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector44~1_combout\,
	datad => \ADC_Manager1|Selector44~0_combout\,
	combout => \ADC_Manager1|Selector44~2_combout\);

-- Location: LCCOMB_X15_Y12_N0
\ADC_Manager1|c_long_func_input[4][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[4][2]~feeder_combout\ = \ADC_Manager1|Selector44~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector44~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[4][2]~feeder_combout\);

-- Location: LCFF_X15_Y12_N1
\ADC_Manager1|c_long_func_input[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[4][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][2]~regout\);

-- Location: LCFF_X19_Y13_N21
\ADC_Manager1|c_preamb_func[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][2]~regout\);

-- Location: LCCOMB_X19_Y13_N20
\ADC_Manager1|Selector244~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector244~0_combout\ = (\ADC_Manager1|c_preamb_func[29][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector244~0_combout\);

-- Location: LCFF_X15_Y12_N25
\ADC_Manager1|c_long_func_input[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector244~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][2]~regout\);

-- Location: LCCOMB_X15_Y12_N24
\corr_long|input_func_5[34]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[34]~90_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[29][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[4][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][2]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[34]~90_combout\);

-- Location: LCFF_X24_Y12_N31
\ADC_Manager1|c_0_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][3]~regout\);

-- Location: LCCOMB_X18_Y12_N10
\ADC_Manager1|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux36~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[4][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[4][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datac => \ADC_Manager1|c_0_func[4][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux36~3_combout\);

-- Location: LCFF_X24_Y12_N11
\ADC_Manager1|c_preamb_func[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][3]~regout\);

-- Location: LCCOMB_X24_Y12_N10
\ADC_Manager1|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][3]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][3]~regout\,
	datad => \ADC_Manager1|c_0_func[4][3]~regout\,
	combout => \ADC_Manager1|Selector43~0_combout\);

-- Location: LCCOMB_X18_Y12_N30
\ADC_Manager1|Selector43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~2_combout\ = (\ADC_Manager1|Selector43~1_combout\) # ((\ADC_Manager1|Selector43~0_combout\) # ((\ADC_Manager1|Mux36~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector43~1_combout\,
	datab => \ADC_Manager1|Mux36~3_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector43~0_combout\,
	combout => \ADC_Manager1|Selector43~2_combout\);

-- Location: LCFF_X18_Y12_N31
\ADC_Manager1|c_long_func_input[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector43~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][3]~regout\);

-- Location: LCFF_X19_Y13_N9
\ADC_Manager1|c_preamb_func[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][3]~regout\);

-- Location: LCCOMB_X19_Y13_N8
\ADC_Manager1|Selector243~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector243~0_combout\ = (\ADC_Manager1|c_preamb_func[29][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector243~0_combout\);

-- Location: LCFF_X17_Y12_N7
\ADC_Manager1|c_long_func_input[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector243~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][3]~regout\);

-- Location: LCCOMB_X17_Y12_N6
\corr_long|input_func_5[35]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[35]~91_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[29][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[35]~91_combout\);

-- Location: LCFF_X19_Y13_N27
\ADC_Manager1|c_preamb_func[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][4]~regout\);

-- Location: LCCOMB_X19_Y13_N26
\ADC_Manager1|Selector242~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector242~0_combout\ = (\ADC_Manager1|c_preamb_func[29][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector242~0_combout\);

-- Location: LCFF_X17_Y12_N25
\ADC_Manager1|c_long_func_input[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector242~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][4]~regout\);

-- Location: LCCOMB_X17_Y12_N24
\corr_long|input_func_5[36]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[36]~92_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[29][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[4][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[36]~92_combout\);

-- Location: LCFF_X19_Y13_N13
\ADC_Manager1|c_preamb_func[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][5]~regout\);

-- Location: LCCOMB_X19_Y13_N12
\ADC_Manager1|Selector241~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector241~0_combout\ = (\ADC_Manager1|c_preamb_func[29][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector241~0_combout\);

-- Location: LCFF_X18_Y12_N9
\ADC_Manager1|c_long_func_input[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector241~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][5]~regout\);

-- Location: LCFF_X21_Y12_N7
\ADC_Manager1|c_1_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][5]~regout\);

-- Location: LCCOMB_X20_Y12_N2
\ADC_Manager1|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux34~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[4][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[4][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	datad => \ADC_Manager1|c_1_func[4][5]~regout\,
	combout => \ADC_Manager1|Mux34~1_combout\);

-- Location: LCFF_X24_Y12_N9
\ADC_Manager1|c_0_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][5]~regout\);

-- Location: LCCOMB_X21_Y12_N18
\ADC_Manager1|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux34~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[4][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[4][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	datad => \ADC_Manager1|c_0_func[4][5]~regout\,
	combout => \ADC_Manager1|Mux34~0_combout\);

-- Location: LCCOMB_X20_Y12_N0
\ADC_Manager1|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux34~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux34~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux34~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux34~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux34~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux34~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux34~0_combout\,
	combout => \ADC_Manager1|Mux34~2_combout\);

-- Location: LCCOMB_X20_Y12_N14
\ADC_Manager1|Selector41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux34~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[4][5]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[4][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	datad => \ADC_Manager1|Mux34~2_combout\,
	combout => \ADC_Manager1|Selector41~1_combout\);

-- Location: LCFF_X24_Y12_N21
\ADC_Manager1|c_preamb_func[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][5]~regout\);

-- Location: LCCOMB_X24_Y12_N20
\ADC_Manager1|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][5]~regout\) # ((\ADC_Manager1|c_0_func[4][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[4][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector41~0_combout\);

-- Location: LCCOMB_X18_Y12_N2
\ADC_Manager1|Selector41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~2_combout\ = (\ADC_Manager1|Selector41~1_combout\) # ((\ADC_Manager1|Selector41~0_combout\) # ((\ADC_Manager1|Mux34~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux34~3_combout\,
	datab => \ADC_Manager1|Selector41~1_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector41~0_combout\,
	combout => \ADC_Manager1|Selector41~2_combout\);

-- Location: LCFF_X18_Y12_N3
\ADC_Manager1|c_long_func_input[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector41~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][5]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\corr_long|input_func_5[37]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[37]~93_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[29][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[29][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][5]~regout\,
	combout => \corr_long|input_func_5[37]~93_combout\);

-- Location: LCFF_X19_Y13_N29
\ADC_Manager1|c_preamb_func[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][6]~regout\);

-- Location: LCCOMB_X19_Y13_N28
\ADC_Manager1|Selector240~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector240~0_combout\ = (\ADC_Manager1|c_preamb_func[29][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector240~0_combout\);

-- Location: LCFF_X18_Y12_N17
\ADC_Manager1|c_long_func_input[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector240~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][6]~regout\);

-- Location: LCFF_X21_Y12_N19
\ADC_Manager1|c_1_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[4][6]~regout\);

-- Location: LCCOMB_X24_Y12_N18
\ADC_Manager1|c_0_func[4][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[4][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_0_func[4][6]~feeder_combout\);

-- Location: LCFF_X24_Y12_N19
\ADC_Manager1|c_0_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[4][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][6]~regout\);

-- Location: LCCOMB_X21_Y12_N16
\ADC_Manager1|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux33~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2)) # ((\ADC_Manager1|c_long_func_input[4][6]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[4][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	combout => \ADC_Manager1|Mux33~1_combout\);

-- Location: LCCOMB_X21_Y12_N24
\ADC_Manager1|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux33~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux33~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[4][6]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux33~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[4][6]~regout\,
	datac => \ADC_Manager1|Mux33~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux33~2_combout\);

-- Location: LCCOMB_X21_Y12_N30
\ADC_Manager1|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux33~3_combout\ = (\ADC_Manager1|Mux33~2_combout\ & (((\ADC_Manager1|c_long_func_input[4][6]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux33~2_combout\ & (\ADC_Manager1|Mux33~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux33~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	datac => \ADC_Manager1|Mux33~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux33~3_combout\);

-- Location: LCCOMB_X20_Y12_N30
\ADC_Manager1|Selector40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux33~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[4][6]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	datad => \ADC_Manager1|Mux33~3_combout\,
	combout => \ADC_Manager1|Selector40~1_combout\);

-- Location: LCCOMB_X21_Y12_N12
\ADC_Manager1|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux33~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[4][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[4][6]~regout\,
	datab => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux33~0_combout\);

-- Location: LCFF_X24_Y12_N29
\ADC_Manager1|c_preamb_func[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][6]~regout\);

-- Location: LCCOMB_X24_Y12_N28
\ADC_Manager1|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][6]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[4][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][6]~regout\,
	datad => \ADC_Manager1|c_0_func[4][6]~regout\,
	combout => \ADC_Manager1|Selector40~0_combout\);

-- Location: LCCOMB_X20_Y12_N8
\ADC_Manager1|Selector40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~2_combout\ = (\ADC_Manager1|Selector40~1_combout\) # ((\ADC_Manager1|Selector40~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux33~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector40~1_combout\,
	datac => \ADC_Manager1|Mux33~0_combout\,
	datad => \ADC_Manager1|Selector40~0_combout\,
	combout => \ADC_Manager1|Selector40~2_combout\);

-- Location: LCCOMB_X18_Y12_N28
\ADC_Manager1|c_long_func_input[4][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[4][6]~feeder_combout\ = \ADC_Manager1|Selector40~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector40~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[4][6]~feeder_combout\);

-- Location: LCFF_X18_Y12_N29
\ADC_Manager1|c_long_func_input[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[4][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][6]~regout\);

-- Location: LCCOMB_X18_Y12_N16
\corr_long|input_func_5[38]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[38]~94_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[29][6]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[29][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[4][6]~regout\,
	combout => \corr_long|input_func_5[38]~94_combout\);

-- Location: LCFF_X24_Y12_N25
\ADC_Manager1|c_0_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[4][7]~regout\);

-- Location: LCCOMB_X20_Y12_N26
\ADC_Manager1|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux32~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[4][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[4][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	combout => \ADC_Manager1|Mux32~3_combout\);

-- Location: LCFF_X24_Y12_N7
\ADC_Manager1|c_preamb_func[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[4][7]~regout\);

-- Location: LCCOMB_X24_Y12_N6
\ADC_Manager1|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[4][7]~regout\) # ((\ADC_Manager1|c_0_func[4][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[4][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[4][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[4][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector39~0_combout\);

-- Location: LCCOMB_X20_Y12_N4
\ADC_Manager1|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~2_combout\ = (\ADC_Manager1|Selector39~1_combout\) # ((\ADC_Manager1|Selector39~0_combout\) # ((\ADC_Manager1|Mux32~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector39~1_combout\,
	datab => \ADC_Manager1|Mux32~3_combout\,
	datac => \ADC_Manager1|Selector39~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector39~2_combout\);

-- Location: LCFF_X20_Y12_N5
\ADC_Manager1|c_long_func_input[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector39~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[4][7]~regout\);

-- Location: LCFF_X19_Y13_N15
\ADC_Manager1|c_preamb_func[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[29][7]~regout\);

-- Location: LCCOMB_X19_Y13_N14
\ADC_Manager1|Selector239~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector239~0_combout\ = (\ADC_Manager1|c_preamb_func[29][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[29][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector239~0_combout\);

-- Location: LCFF_X20_Y12_N13
\ADC_Manager1|c_long_func_input[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector239~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[29][7]~regout\);

-- Location: LCCOMB_X20_Y12_N12
\corr_long|input_func_5[39]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[39]~95_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[29][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[4][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[29][7]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[39]~95_combout\);

-- Location: DSPMULT_X16_Y12_N0
\corr_long|gate5|Mult4|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N16
\corr_long|gate5|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~0_combout\ = (\corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ & (\corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate5|Add3~1\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ & \corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate5|Add3~0_combout\,
	cout => \corr_long|gate5|Add3~1\);

-- Location: LCCOMB_X19_Y11_N22
\corr_long|gate5|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~6_combout\ = (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate5|Add3~5\ & VCC)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate5|Add3~5\)))) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Add3~5\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate5|Add3~5\) # (GND)))))
-- \corr_long|gate5|Add3~7\ = CARRY((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate5|Add3~5\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate5|Add3~5\) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~5\,
	combout => \corr_long|gate5|Add3~6_combout\,
	cout => \corr_long|gate5|Add3~7\);

-- Location: LCCOMB_X19_Y10_N0
\corr_long|gate5|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~16_combout\ = ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate5|Add3~15\)))) # (GND)
-- \corr_long|gate5|Add3~17\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate5|Add3~15\))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate5|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~15\,
	combout => \corr_long|gate5|Add3~16_combout\,
	cout => \corr_long|gate5|Add3~17\);

-- Location: LCCOMB_X19_Y10_N2
\corr_long|gate5|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~18_combout\ = (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate5|Add3~17\ & VCC)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate5|Add3~17\)))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Add3~17\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate5|Add3~17\) # (GND)))))
-- \corr_long|gate5|Add3~19\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate5|Add3~17\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate5|Add3~17\) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~17\,
	combout => \corr_long|gate5|Add3~18_combout\,
	cout => \corr_long|gate5|Add3~19\);

-- Location: LCCOMB_X19_Y10_N4
\corr_long|gate5|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~20_combout\ = ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate5|Add3~19\)))) # (GND)
-- \corr_long|gate5|Add3~21\ = CARRY((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate5|Add3~19\))) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate5|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~19\,
	combout => \corr_long|gate5|Add3~20_combout\,
	cout => \corr_long|gate5|Add3~21\);

-- Location: LCCOMB_X15_Y8_N8
\corr_long|input_adc_5[16]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[16]~72_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(88))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(88),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(16),
	combout => \corr_long|input_adc_5[16]~72_combout\);

-- Location: LCCOMB_X12_Y6_N20
\corr_long|input_adc_5[17]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[17]~73_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(89))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(89),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(17),
	combout => \corr_long|input_adc_5[17]~73_combout\);

-- Location: LCCOMB_X12_Y6_N8
\corr_long|input_adc_5[18]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[18]~74_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(90)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(18),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(90),
	combout => \corr_long|input_adc_5[18]~74_combout\);

-- Location: LCCOMB_X14_Y6_N30
\corr_long|input_adc_5[19]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[19]~75_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(91)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(19),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(91),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[19]~75_combout\);

-- Location: LCCOMB_X12_Y6_N28
\corr_long|input_adc_5[20]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[20]~76_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(92)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(92),
	combout => \corr_long|input_adc_5[20]~76_combout\);

-- Location: LCCOMB_X13_Y6_N24
\corr_long|input_adc_5[21]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[21]~77_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(93)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(21),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(93),
	combout => \corr_long|input_adc_5[21]~77_combout\);

-- Location: LCCOMB_X15_Y6_N30
\corr_long|input_adc_5[22]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[22]~78_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(94))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(94),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(22),
	combout => \corr_long|input_adc_5[22]~78_combout\);

-- Location: LCCOMB_X12_Y6_N12
\corr_long|input_adc_5[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[23]~79_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(95))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(95),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(23),
	combout => \corr_long|input_adc_5[23]~79_combout\);

-- Location: LCCOMB_X9_Y1_N0
\ADC_Manager1|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~32_combout\ = (\ADC_Manager1|ram_counter\(2) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~18_combout\ & \ADC_Manager1|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder1~18_combout\,
	datad => \ADC_Manager1|Decoder0~24_combout\,
	combout => \ADC_Manager1|Decoder0~32_combout\);

-- Location: LCFF_X6_Y6_N15
\ADC_Manager1|c_preamb_func[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][0]~regout\);

-- Location: LCCOMB_X6_Y6_N14
\ADC_Manager1|Selector230~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector230~0_combout\ = (\ADC_Manager1|c_preamb_func[27][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector230~0_combout\);

-- Location: LCFF_X13_Y10_N13
\ADC_Manager1|c_long_func_input[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector230~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][0]~regout\);

-- Location: LCCOMB_X13_Y10_N12
\corr_long|input_func_5[16]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[16]~72_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][0]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[27][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[16]~72_combout\);

-- Location: LCFF_X10_Y6_N27
\ADC_Manager1|c_0_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][1]~regout\);

-- Location: LCCOMB_X25_Y7_N28
\ADC_Manager1|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~33_combout\ = (\ADC_Manager1|Decoder0~2_combout\ & (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~2_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Equal0~10_combout\,
	combout => \ADC_Manager1|Decoder0~33_combout\);

-- Location: LCFF_X20_Y5_N1
\ADC_Manager1|c_preamb_func[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][1]~regout\);

-- Location: LCCOMB_X20_Y5_N0
\ADC_Manager1|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][1]~regout\) # ((\ADC_Manager1|c_preamb_func[2][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[2][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[2][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector29~0_combout\);

-- Location: LCCOMB_X14_Y6_N6
\ADC_Manager1|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux22~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[2][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[2][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datac => \ADC_Manager1|c_0_func[2][1]~regout\,
	combout => \ADC_Manager1|Mux22~3_combout\);

-- Location: LCCOMB_X14_Y6_N22
\ADC_Manager1|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~2_combout\ = (\ADC_Manager1|Selector29~1_combout\) # ((\ADC_Manager1|Selector29~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector29~1_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector29~0_combout\,
	datad => \ADC_Manager1|Mux22~3_combout\,
	combout => \ADC_Manager1|Selector29~2_combout\);

-- Location: LCCOMB_X15_Y6_N26
\ADC_Manager1|c_long_func_input[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[2][1]~feeder_combout\ = \ADC_Manager1|Selector29~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector29~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[2][1]~feeder_combout\);

-- Location: LCFF_X15_Y6_N27
\ADC_Manager1|c_long_func_input[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][1]~regout\);

-- Location: LCFF_X6_Y6_N13
\ADC_Manager1|c_preamb_func[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][1]~regout\);

-- Location: LCCOMB_X6_Y6_N12
\ADC_Manager1|Selector229~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector229~0_combout\ = (\ADC_Manager1|c_preamb_func[27][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector229~0_combout\);

-- Location: LCFF_X15_Y6_N25
\ADC_Manager1|c_long_func_input[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector229~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][1]~regout\);

-- Location: LCCOMB_X15_Y6_N24
\corr_long|input_func_5[17]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[17]~73_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[17]~73_combout\);

-- Location: LCFF_X10_Y6_N13
\ADC_Manager1|c_0_func[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][2]~regout\);

-- Location: LCCOMB_X14_Y6_N26
\ADC_Manager1|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux21~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[2][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[2][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	datad => \ADC_Manager1|c_0_func[2][2]~regout\,
	combout => \ADC_Manager1|Mux21~0_combout\);

-- Location: LCCOMB_X14_Y6_N24
\ADC_Manager1|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~1_combout\ = (\ADC_Manager1|Mux21~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[2][2]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux21~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input[2][2]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux21~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector28~1_combout\);

-- Location: LCCOMB_X14_Y6_N18
\ADC_Manager1|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~2_combout\ = (\ADC_Manager1|Selector28~0_combout\) # ((\ADC_Manager1|Selector28~1_combout\) # ((\ADC_Manager1|Mux21~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector28~0_combout\,
	datab => \ADC_Manager1|Mux21~0_combout\,
	datac => \ADC_Manager1|Selector28~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector28~2_combout\);

-- Location: LCCOMB_X15_Y6_N18
\ADC_Manager1|c_long_func_input[2][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[2][2]~feeder_combout\ = \ADC_Manager1|Selector28~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector28~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[2][2]~feeder_combout\);

-- Location: LCFF_X15_Y6_N19
\ADC_Manager1|c_long_func_input[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][2]~regout\);

-- Location: LCFF_X6_Y6_N5
\ADC_Manager1|c_preamb_func[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][2]~regout\);

-- Location: LCCOMB_X6_Y6_N4
\ADC_Manager1|Selector228~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector228~0_combout\ = (\ADC_Manager1|c_preamb_func[27][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector228~0_combout\);

-- Location: LCFF_X15_Y6_N23
\ADC_Manager1|c_long_func_input[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector228~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][2]~regout\);

-- Location: LCCOMB_X15_Y6_N22
\corr_long|input_func_5[18]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[18]~74_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[18]~74_combout\);

-- Location: LCFF_X8_Y2_N11
\ADC_Manager1|c_1_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[2][3]~regout\);

-- Location: LCCOMB_X5_Y5_N30
\ADC_Manager1|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux20~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[2][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[2][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_1_func[2][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux20~1_combout\);

-- Location: LCCOMB_X5_Y5_N26
\ADC_Manager1|c_0_func[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[2][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_0_func[2][3]~feeder_combout\);

-- Location: LCFF_X5_Y5_N27
\ADC_Manager1|c_0_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[2][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][3]~regout\);

-- Location: LCCOMB_X5_Y5_N22
\ADC_Manager1|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux20~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[2][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[2][3]~regout\,
	combout => \ADC_Manager1|Mux20~0_combout\);

-- Location: LCCOMB_X5_Y5_N20
\ADC_Manager1|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux20~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux20~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux20~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux20~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux20~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux20~1_combout\,
	datad => \ADC_Manager1|Mux20~0_combout\,
	combout => \ADC_Manager1|Mux20~2_combout\);

-- Location: LCCOMB_X5_Y5_N14
\ADC_Manager1|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~1_combout\ = (\ADC_Manager1|c_long_func_input[2][3]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux20~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[2][3]~regout\ & (\ADC_Manager1|Mux20~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	datab => \ADC_Manager1|Mux20~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector27~1_combout\);

-- Location: LCFF_X20_Y5_N19
\ADC_Manager1|c_preamb_func[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][3]~regout\);

-- Location: LCCOMB_X20_Y5_N18
\ADC_Manager1|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[2][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][3]~regout\,
	datad => \ADC_Manager1|c_0_func[2][3]~regout\,
	combout => \ADC_Manager1|Selector27~0_combout\);

-- Location: LCCOMB_X9_Y5_N4
\ADC_Manager1|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~2_combout\ = (\ADC_Manager1|Selector27~1_combout\) # ((\ADC_Manager1|Selector27~0_combout\) # ((\ADC_Manager1|Mux20~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux20~3_combout\,
	datab => \ADC_Manager1|Selector27~1_combout\,
	datac => \ADC_Manager1|Selector27~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector27~2_combout\);

-- Location: LCFF_X15_Y6_N31
\ADC_Manager1|c_long_func_input[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector27~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][3]~regout\);

-- Location: LCFF_X6_Y6_N29
\ADC_Manager1|c_preamb_func[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][3]~regout\);

-- Location: LCCOMB_X6_Y6_N28
\ADC_Manager1|Selector227~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector227~0_combout\ = (\ADC_Manager1|c_preamb_func[27][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector227~0_combout\);

-- Location: LCFF_X15_Y6_N21
\ADC_Manager1|c_long_func_input[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector227~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][3]~regout\);

-- Location: LCCOMB_X15_Y6_N20
\corr_long|input_func_5[19]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[19]~75_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[19]~75_combout\);

-- Location: LCFF_X6_Y6_N9
\ADC_Manager1|c_preamb_func[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][4]~regout\);

-- Location: LCCOMB_X6_Y6_N8
\ADC_Manager1|Selector226~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector226~0_combout\ = (\ADC_Manager1|c_preamb_func[27][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector226~0_combout\);

-- Location: LCFF_X17_Y6_N3
\ADC_Manager1|c_long_func_input[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector226~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][4]~regout\);

-- Location: LCCOMB_X7_Y4_N24
\ADC_Manager1|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux19~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[2][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[2][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	combout => \ADC_Manager1|Mux19~0_combout\);

-- Location: LCFF_X10_Y6_N3
\ADC_Manager1|c_0_func[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][4]~regout\);

-- Location: LCCOMB_X7_Y4_N2
\ADC_Manager1|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux19~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[2][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[2][4]~regout\,
	datad => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	combout => \ADC_Manager1|Mux19~1_combout\);

-- Location: LCCOMB_X7_Y4_N20
\ADC_Manager1|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux19~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux19~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[2][4]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[2][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux19~1_combout\,
	combout => \ADC_Manager1|Mux19~2_combout\);

-- Location: LCCOMB_X7_Y4_N10
\ADC_Manager1|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux19~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux19~2_combout\ & ((\ADC_Manager1|c_long_func_input[2][4]~regout\))) # (!\ADC_Manager1|Mux19~2_combout\ & (\ADC_Manager1|Mux19~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux19~2_combout\,
	datac => \ADC_Manager1|Mux19~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	combout => \ADC_Manager1|Mux19~3_combout\);

-- Location: LCCOMB_X14_Y6_N12
\ADC_Manager1|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~1_combout\ = (\ADC_Manager1|c_long_func_input[2][4]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux19~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[2][4]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux19~3_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector26~1_combout\);

-- Location: LCCOMB_X14_Y6_N0
\ADC_Manager1|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~2_combout\ = (\ADC_Manager1|Selector26~0_combout\) # ((\ADC_Manager1|Selector26~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector26~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Mux19~0_combout\,
	datad => \ADC_Manager1|Selector26~1_combout\,
	combout => \ADC_Manager1|Selector26~2_combout\);

-- Location: LCFF_X17_Y6_N11
\ADC_Manager1|c_long_func_input[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector26~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][4]~regout\);

-- Location: LCCOMB_X17_Y6_N10
\corr_long|input_func_5[20]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[20]~76_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[27][4]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[2][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[27][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[2][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[20]~76_combout\);

-- Location: LCFF_X6_Y6_N27
\ADC_Manager1|c_preamb_func[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][5]~regout\);

-- Location: LCCOMB_X6_Y6_N26
\ADC_Manager1|Selector225~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector225~0_combout\ = (\ADC_Manager1|c_preamb_func[27][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector225~0_combout\);

-- Location: LCFF_X14_Y6_N9
\ADC_Manager1|c_long_func_input[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector225~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][5]~regout\);

-- Location: LCCOMB_X14_Y6_N8
\corr_long|input_func_5[21]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[21]~77_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[2][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[21]~77_combout\);

-- Location: LCFF_X9_Y4_N11
\ADC_Manager1|c_0_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[2][6]~regout\);

-- Location: LCCOMB_X21_Y6_N22
\ADC_Manager1|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux17~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[2][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[2][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	datac => \ADC_Manager1|c_0_func[2][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux17~0_combout\);

-- Location: LCFF_X20_Y5_N13
\ADC_Manager1|c_preamb_func[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][6]~regout\);

-- Location: LCCOMB_X20_Y5_N12
\ADC_Manager1|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][6]~regout\) # ((\ADC_Manager1|c_preamb_func[2][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[2][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_0_func[2][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector24~0_combout\);

-- Location: LCCOMB_X24_Y6_N24
\ADC_Manager1|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~1_combout\ = (\ADC_Manager1|Mux17~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[2][6]~regout\)))) # (!\ADC_Manager1|Mux17~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux17~3_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	combout => \ADC_Manager1|Selector24~1_combout\);

-- Location: LCCOMB_X21_Y6_N30
\ADC_Manager1|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~2_combout\ = (\ADC_Manager1|Selector24~0_combout\) # ((\ADC_Manager1|Selector24~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux17~0_combout\,
	datac => \ADC_Manager1|Selector24~0_combout\,
	datad => \ADC_Manager1|Selector24~1_combout\,
	combout => \ADC_Manager1|Selector24~2_combout\);

-- Location: LCFF_X21_Y6_N31
\ADC_Manager1|c_long_func_input[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector24~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][6]~regout\);

-- Location: LCFF_X6_Y6_N23
\ADC_Manager1|c_preamb_func[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][6]~regout\);

-- Location: LCCOMB_X6_Y6_N22
\ADC_Manager1|Selector224~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector224~0_combout\ = (\ADC_Manager1|c_preamb_func[27][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector224~0_combout\);

-- Location: LCFF_X20_Y6_N25
\ADC_Manager1|c_long_func_input[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector224~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][6]~regout\);

-- Location: LCCOMB_X20_Y6_N24
\corr_long|input_func_5[22]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[22]~78_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[22]~78_combout\);

-- Location: LCFF_X24_Y6_N9
\ADC_Manager1|c_preamb_func[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[2][7]~regout\);

-- Location: LCCOMB_X24_Y6_N8
\ADC_Manager1|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[2][7]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[2][7]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[2][7]~regout\,
	datad => \ADC_Manager1|c_0_func[2][7]~regout\,
	combout => \ADC_Manager1|Selector23~0_combout\);

-- Location: LCCOMB_X24_Y6_N28
\ADC_Manager1|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux16~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[2][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datad => \ADC_Manager1|c_1_func[2][7]~regout\,
	combout => \ADC_Manager1|Mux16~1_combout\);

-- Location: LCCOMB_X24_Y6_N22
\ADC_Manager1|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux16~2_combout\ = (\ADC_Manager1|Mux16~0_combout\ & ((\ADC_Manager1|Mux16~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux16~0_combout\ & 
-- (\ADC_Manager1|Mux16~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux16~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux16~1_combout\,
	combout => \ADC_Manager1|Mux16~2_combout\);

-- Location: LCCOMB_X24_Y6_N4
\ADC_Manager1|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux16~2_combout\) # ((\ADC_Manager1|c_long_func_input[2][7]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input[2][7]~regout\ & (\ADC_Manager1|c_long_func_input~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux16~2_combout\,
	combout => \ADC_Manager1|Selector23~1_combout\);

-- Location: LCCOMB_X18_Y6_N30
\ADC_Manager1|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~2_combout\ = (\ADC_Manager1|Selector23~0_combout\) # ((\ADC_Manager1|Selector23~1_combout\) # ((\ADC_Manager1|Mux16~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux16~3_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector23~0_combout\,
	datad => \ADC_Manager1|Selector23~1_combout\,
	combout => \ADC_Manager1|Selector23~2_combout\);

-- Location: LCCOMB_X17_Y6_N8
\ADC_Manager1|c_long_func_input[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[2][7]~feeder_combout\ = \ADC_Manager1|Selector23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector23~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[2][7]~feeder_combout\);

-- Location: LCFF_X17_Y6_N9
\ADC_Manager1|c_long_func_input[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[2][7]~regout\);

-- Location: LCFF_X6_Y6_N19
\ADC_Manager1|c_preamb_func[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[27][7]~regout\);

-- Location: LCCOMB_X6_Y6_N18
\ADC_Manager1|Selector223~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector223~0_combout\ = (\ADC_Manager1|c_preamb_func[27][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[27][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector223~0_combout\);

-- Location: LCFF_X17_Y6_N15
\ADC_Manager1|c_long_func_input[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector223~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[27][7]~regout\);

-- Location: LCCOMB_X17_Y6_N14
\corr_long|input_func_5[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[23]~79_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[27][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[2][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[2][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[27][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[23]~79_combout\);

-- Location: DSPMULT_X16_Y6_N0
\corr_long|gate5|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y8_N26
\corr_long|input_adc_5[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[24]~64_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(96))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(96),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(24),
	combout => \corr_long|input_adc_5[24]~64_combout\);

-- Location: LCCOMB_X12_Y6_N4
\corr_long|input_adc_5[25]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[25]~65_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(97)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(25),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(97),
	combout => \corr_long|input_adc_5[25]~65_combout\);

-- Location: LCCOMB_X12_Y6_N18
\corr_long|input_adc_5[26]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[26]~66_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(98))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(98),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(26),
	combout => \corr_long|input_adc_5[26]~66_combout\);

-- Location: LCCOMB_X12_Y6_N26
\corr_long|input_adc_5[27]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[27]~67_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(99)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(27),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(99),
	combout => \corr_long|input_adc_5[27]~67_combout\);

-- Location: LCCOMB_X12_Y6_N10
\corr_long|input_adc_5[28]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[28]~68_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(100)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(28),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(100),
	combout => \corr_long|input_adc_5[28]~68_combout\);

-- Location: LCCOMB_X14_Y8_N26
\corr_long|input_adc_5[29]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[29]~69_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(101))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(101),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(29),
	combout => \corr_long|input_adc_5[29]~69_combout\);

-- Location: LCCOMB_X14_Y8_N30
\corr_long|input_adc_5[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[30]~70_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(102))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(102),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(30),
	combout => \corr_long|input_adc_5[30]~70_combout\);

-- Location: LCCOMB_X12_Y6_N30
\corr_long|input_adc_5[31]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[31]~71_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(103)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(31),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(103),
	combout => \corr_long|input_adc_5[31]~71_combout\);

-- Location: LCCOMB_X8_Y1_N16
\ADC_Manager1|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~30_combout\ = (\ADC_Manager1|LessThan1~0_combout\ & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan1~0_combout\,
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~30_combout\);

-- Location: LCFF_X7_Y6_N5
\ADC_Manager1|c_preamb_func[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][0]~regout\);

-- Location: LCCOMB_X7_Y6_N4
\ADC_Manager1|Selector238~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector238~0_combout\ = (\ADC_Manager1|c_preamb_func[28][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector238~0_combout\);

-- Location: LCFF_X13_Y10_N11
\ADC_Manager1|c_long_func_input[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector238~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][0]~regout\);

-- Location: LCCOMB_X13_Y10_N10
\corr_long|input_func_5[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[24]~64_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][0]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[28][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[24]~64_combout\);

-- Location: LCCOMB_X13_Y6_N26
\ADC_Manager1|Selector37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~1_combout\ = (\ADC_Manager1|Mux30~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[3][1]~regout\)))) # (!\ADC_Manager1|Mux30~2_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux30~2_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	combout => \ADC_Manager1|Selector37~1_combout\);

-- Location: LCCOMB_X20_Y9_N18
\ADC_Manager1|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~31_combout\ = (\ADC_Manager1|Decoder0~20_combout\ & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~2_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~20_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~31_combout\);

-- Location: LCFF_X8_Y6_N13
\ADC_Manager1|c_preamb_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][1]~regout\);

-- Location: LCCOMB_X8_Y6_N12
\ADC_Manager1|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~0_combout\ = (\ADC_Manager1|c_0_func[3][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[3][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][1]~regout\ & (((\ADC_Manager1|c_preamb_func[3][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][1]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector37~0_combout\);

-- Location: LCFF_X8_Y6_N7
\ADC_Manager1|c_0_func[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][1]~regout\);

-- Location: LCCOMB_X13_Y6_N28
\ADC_Manager1|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux30~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[3][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[3][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	datac => \ADC_Manager1|c_0_func[3][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux30~3_combout\);

-- Location: LCCOMB_X13_Y6_N12
\ADC_Manager1|Selector37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~2_combout\ = (\ADC_Manager1|Selector37~1_combout\) # ((\ADC_Manager1|Selector37~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector37~1_combout\,
	datac => \ADC_Manager1|Selector37~0_combout\,
	datad => \ADC_Manager1|Mux30~3_combout\,
	combout => \ADC_Manager1|Selector37~2_combout\);

-- Location: LCFF_X13_Y6_N13
\ADC_Manager1|c_long_func_input[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector37~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][1]~regout\);

-- Location: LCFF_X7_Y6_N7
\ADC_Manager1|c_preamb_func[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][1]~regout\);

-- Location: LCCOMB_X7_Y6_N6
\ADC_Manager1|Selector237~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector237~0_combout\ = (\ADC_Manager1|c_preamb_func[28][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector237~0_combout\);

-- Location: LCFF_X17_Y6_N7
\ADC_Manager1|c_long_func_input[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector237~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][1]~regout\);

-- Location: LCCOMB_X17_Y6_N6
\corr_long|input_func_5[25]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[25]~65_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[25]~65_combout\);

-- Location: LCFF_X8_Y6_N29
\ADC_Manager1|c_preamb_func[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][2]~regout\);

-- Location: LCCOMB_X8_Y6_N28
\ADC_Manager1|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~0_combout\ = (\ADC_Manager1|c_0_func[3][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[3][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][2]~regout\ & (((\ADC_Manager1|c_preamb_func[3][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][2]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector36~0_combout\);

-- Location: LCCOMB_X8_Y6_N4
\ADC_Manager1|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux29~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[3][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[3][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datac => \ADC_Manager1|c_0_func[3][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux29~1_combout\);

-- Location: LCCOMB_X8_Y5_N0
\ADC_Manager1|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux29~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux29~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[3][2]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[3][2]~regout\,
	datab => \ADC_Manager1|Mux29~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux29~2_combout\);

-- Location: LCCOMB_X13_Y6_N6
\ADC_Manager1|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux29~3_combout\ = (\ADC_Manager1|Mux29~2_combout\ & (((\ADC_Manager1|c_long_func_input[3][2]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux29~2_combout\ & (\ADC_Manager1|Mux29~0_combout\ & 
-- ((\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux29~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datac => \ADC_Manager1|Mux29~2_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux29~3_combout\);

-- Location: LCCOMB_X14_Y6_N14
\ADC_Manager1|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~1_combout\ = (\ADC_Manager1|c_long_func_input[3][2]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux29~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[3][2]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux29~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux29~3_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector36~1_combout\);

-- Location: LCCOMB_X18_Y6_N24
\ADC_Manager1|Selector36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~2_combout\ = (\ADC_Manager1|Selector36~0_combout\) # ((\ADC_Manager1|Selector36~1_combout\) # ((\ADC_Manager1|Mux29~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux29~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector36~0_combout\,
	datad => \ADC_Manager1|Selector36~1_combout\,
	combout => \ADC_Manager1|Selector36~2_combout\);

-- Location: LCCOMB_X17_Y6_N4
\ADC_Manager1|c_long_func_input[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[3][2]~feeder_combout\ = \ADC_Manager1|Selector36~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector36~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[3][2]~feeder_combout\);

-- Location: LCFF_X17_Y6_N5
\ADC_Manager1|c_long_func_input[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][2]~regout\);

-- Location: LCFF_X7_Y6_N17
\ADC_Manager1|c_preamb_func[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][2]~regout\);

-- Location: LCCOMB_X7_Y6_N16
\ADC_Manager1|Selector236~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector236~0_combout\ = (\ADC_Manager1|c_preamb_func[28][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector236~0_combout\);

-- Location: LCFF_X17_Y6_N1
\ADC_Manager1|c_long_func_input[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector236~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][2]~regout\);

-- Location: LCCOMB_X17_Y6_N0
\corr_long|input_func_5[26]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[26]~66_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[26]~66_combout\);

-- Location: LCCOMB_X13_Y6_N0
\ADC_Manager1|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~1_combout\ = (\ADC_Manager1|Mux28~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[3][3]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux28~2_combout\ & 
-- (((\ADC_Manager1|c_long_func_input[3][3]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux28~2_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector35~1_combout\);

-- Location: LCCOMB_X13_Y6_N14
\ADC_Manager1|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux28~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[3][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[3][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datac => \ADC_Manager1|c_0_func[3][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux28~3_combout\);

-- Location: LCCOMB_X13_Y6_N20
\ADC_Manager1|Selector35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~2_combout\ = (\ADC_Manager1|Selector35~0_combout\) # ((\ADC_Manager1|Selector35~1_combout\) # ((\ADC_Manager1|Mux28~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector35~0_combout\,
	datab => \ADC_Manager1|Selector35~1_combout\,
	datac => \ADC_Manager1|Mux28~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector35~2_combout\);

-- Location: LCFF_X13_Y6_N21
\ADC_Manager1|c_long_func_input[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector35~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][3]~regout\);

-- Location: LCFF_X7_Y6_N3
\ADC_Manager1|c_preamb_func[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][3]~regout\);

-- Location: LCCOMB_X7_Y6_N2
\ADC_Manager1|Selector235~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector235~0_combout\ = (\ADC_Manager1|c_preamb_func[28][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector235~0_combout\);

-- Location: LCFF_X13_Y6_N23
\ADC_Manager1|c_long_func_input[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector235~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][3]~regout\);

-- Location: LCCOMB_X13_Y6_N22
\corr_long|input_func_5[27]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[27]~67_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[27]~67_combout\);

-- Location: LCCOMB_X20_Y5_N14
\ADC_Manager1|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux27~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[3][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[3][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][4]~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux27~0_combout\);

-- Location: LCFF_X21_Y5_N27
\ADC_Manager1|c_preamb_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][4]~regout\);

-- Location: LCCOMB_X24_Y3_N28
\ADC_Manager1|c_0_func[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[3][4]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \ADC_Manager1|c_0_func[3][4]~feeder_combout\);

-- Location: LCFF_X24_Y3_N29
\ADC_Manager1|c_0_func[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[3][4]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][4]~regout\);

-- Location: LCCOMB_X21_Y5_N26
\ADC_Manager1|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[3][4]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[3][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][4]~regout\,
	datad => \ADC_Manager1|c_0_func[3][4]~regout\,
	combout => \ADC_Manager1|Selector34~0_combout\);

-- Location: LCCOMB_X13_Y6_N18
\ADC_Manager1|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~2_combout\ = (\ADC_Manager1|Selector34~1_combout\) # ((\ADC_Manager1|Selector34~0_combout\) # ((\ADC_Manager1|Mux27~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector34~1_combout\,
	datab => \ADC_Manager1|Mux27~0_combout\,
	datac => \ADC_Manager1|Selector34~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector34~2_combout\);

-- Location: LCFF_X13_Y6_N19
\ADC_Manager1|c_long_func_input[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][4]~regout\);

-- Location: LCFF_X7_Y6_N1
\ADC_Manager1|c_preamb_func[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][4]~regout\);

-- Location: LCCOMB_X7_Y6_N0
\ADC_Manager1|Selector234~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector234~0_combout\ = (\ADC_Manager1|c_preamb_func[28][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector234~0_combout\);

-- Location: LCFF_X17_Y6_N13
\ADC_Manager1|c_long_func_input[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector234~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][4]~regout\);

-- Location: LCCOMB_X17_Y6_N12
\corr_long|input_func_5[28]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[28]~68_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[28]~68_combout\);

-- Location: LCFF_X24_Y3_N1
\ADC_Manager1|c_0_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][5]~regout\);

-- Location: LCFF_X21_Y5_N19
\ADC_Manager1|c_preamb_func[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][5]~regout\);

-- Location: LCCOMB_X21_Y5_N18
\ADC_Manager1|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[3][5]~regout\) # ((\ADC_Manager1|c_0_func[3][5]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[3][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[3][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector33~0_combout\);

-- Location: LCCOMB_X13_Y6_N8
\ADC_Manager1|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux26~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[3][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[3][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux26~3_combout\);

-- Location: LCCOMB_X13_Y6_N16
\ADC_Manager1|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~2_combout\ = (\ADC_Manager1|Selector33~1_combout\) # ((\ADC_Manager1|Selector33~0_combout\) # ((\ADC_Manager1|Mux26~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector33~1_combout\,
	datab => \ADC_Manager1|Selector33~0_combout\,
	datac => \ADC_Manager1|Mux26~3_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector33~2_combout\);

-- Location: LCFF_X13_Y6_N17
\ADC_Manager1|c_long_func_input[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector33~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][5]~regout\);

-- Location: LCFF_X7_Y6_N29
\ADC_Manager1|c_preamb_func[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][5]~regout\);

-- Location: LCCOMB_X7_Y6_N28
\ADC_Manager1|Selector233~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector233~0_combout\ = (\ADC_Manager1|c_preamb_func[28][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector233~0_combout\);

-- Location: LCFF_X13_Y6_N3
\ADC_Manager1|c_long_func_input[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector233~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][5]~regout\);

-- Location: LCCOMB_X13_Y6_N2
\corr_long|input_func_5[29]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[29]~69_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[29]~69_combout\);

-- Location: LCFF_X8_Y6_N25
\ADC_Manager1|c_preamb_func[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[3][6]~regout\);

-- Location: LCCOMB_X8_Y6_N24
\ADC_Manager1|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~0_combout\ = (\ADC_Manager1|c_0_func[3][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[3][6]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[3][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[3][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[3][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector32~0_combout\);

-- Location: LCCOMB_X17_Y13_N4
\ADC_Manager1|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~1_combout\ = (\ADC_Manager1|Mux25~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input[3][6]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Mux25~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input[3][6]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux25~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input~0_combout\,
	combout => \ADC_Manager1|Selector32~1_combout\);

-- Location: LCCOMB_X6_Y13_N12
\ADC_Manager1|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux25~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[3][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[3][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[3][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	combout => \ADC_Manager1|Mux25~0_combout\);

-- Location: LCCOMB_X17_Y13_N26
\ADC_Manager1|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~2_combout\ = (\ADC_Manager1|Selector32~0_combout\) # ((\ADC_Manager1|Selector32~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector32~0_combout\,
	datac => \ADC_Manager1|Selector32~1_combout\,
	datad => \ADC_Manager1|Mux25~0_combout\,
	combout => \ADC_Manager1|Selector32~2_combout\);

-- Location: LCFF_X17_Y13_N27
\ADC_Manager1|c_long_func_input[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][6]~regout\);

-- Location: LCFF_X7_Y6_N11
\ADC_Manager1|c_preamb_func[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][6]~regout\);

-- Location: LCCOMB_X7_Y6_N10
\ADC_Manager1|Selector232~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector232~0_combout\ = (\ADC_Manager1|c_preamb_func[28][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector232~0_combout\);

-- Location: LCFF_X17_Y9_N9
\ADC_Manager1|c_long_func_input[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector232~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][6]~regout\);

-- Location: LCCOMB_X17_Y9_N8
\corr_long|input_func_5[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[30]~70_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[30]~70_combout\);

-- Location: LCFF_X8_Y6_N23
\ADC_Manager1|c_0_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[3][7]~regout\);

-- Location: LCCOMB_X13_Y11_N24
\ADC_Manager1|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux24~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[3][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[3][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[3][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	combout => \ADC_Manager1|Mux24~3_combout\);

-- Location: LCCOMB_X25_Y10_N2
\ADC_Manager1|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux24~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[3][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[3][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[3][7]~regout\,
	combout => \ADC_Manager1|Mux24~0_combout\);

-- Location: LCFF_X25_Y10_N19
\ADC_Manager1|c_1_func[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[3][7]~regout\);

-- Location: LCCOMB_X25_Y10_N6
\ADC_Manager1|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux24~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[3][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[3][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	datad => \ADC_Manager1|c_1_func[3][7]~regout\,
	combout => \ADC_Manager1|Mux24~1_combout\);

-- Location: LCCOMB_X25_Y10_N0
\ADC_Manager1|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux24~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux24~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux24~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux24~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux24~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux24~1_combout\,
	combout => \ADC_Manager1|Mux24~2_combout\);

-- Location: LCCOMB_X13_Y11_N6
\ADC_Manager1|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux24~2_combout\) # ((\ADC_Manager1|c_long_func_input[3][7]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input[3][7]~regout\ & (\ADC_Manager1|c_long_func_input~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux24~2_combout\,
	combout => \ADC_Manager1|Selector31~1_combout\);

-- Location: LCCOMB_X13_Y11_N18
\ADC_Manager1|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~2_combout\ = (\ADC_Manager1|Selector31~0_combout\) # ((\ADC_Manager1|Selector31~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector31~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Mux24~3_combout\,
	datad => \ADC_Manager1|Selector31~1_combout\,
	combout => \ADC_Manager1|Selector31~2_combout\);

-- Location: LCFF_X13_Y11_N19
\ADC_Manager1|c_long_func_input[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[3][7]~regout\);

-- Location: LCFF_X7_Y6_N25
\ADC_Manager1|c_preamb_func[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[28][7]~regout\);

-- Location: LCCOMB_X7_Y6_N24
\ADC_Manager1|Selector231~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector231~0_combout\ = (\ADC_Manager1|c_preamb_func[28][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[28][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector231~0_combout\);

-- Location: LCFF_X15_Y11_N19
\ADC_Manager1|c_long_func_input[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector231~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[28][7]~regout\);

-- Location: LCCOMB_X15_Y11_N18
\corr_long|input_func_5[31]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[31]~71_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[28][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[3][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[3][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[28][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[31]~71_combout\);

-- Location: DSPMULT_X16_Y6_N1
\corr_long|gate5|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N20
\corr_long|gate5|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~4_combout\ = ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate5|Add1~3\)))) # (GND)
-- \corr_long|gate5|Add1~5\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate5|Add1~3\))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate5|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~3\,
	combout => \corr_long|gate5|Add1~4_combout\,
	cout => \corr_long|gate5|Add1~5\);

-- Location: LCCOMB_X15_Y7_N26
\corr_long|gate5|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~10_combout\ = (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate5|Add1~9\ & VCC)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate5|Add1~9\)))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Add1~9\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate5|Add1~9\) # (GND)))))
-- \corr_long|gate5|Add1~11\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate5|Add1~9\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate5|Add1~9\) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~9\,
	combout => \corr_long|gate5|Add1~10_combout\,
	cout => \corr_long|gate5|Add1~11\);

-- Location: LCCOMB_X15_Y7_N30
\corr_long|gate5|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~14_combout\ = (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate5|Add1~13\ & VCC)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate5|Add1~13\)))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Add1~13\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate5|Add1~13\) # (GND)))))
-- \corr_long|gate5|Add1~15\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate5|Add1~13\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate5|Add1~13\) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~13\,
	combout => \corr_long|gate5|Add1~14_combout\,
	cout => \corr_long|gate5|Add1~15\);

-- Location: LCCOMB_X12_Y11_N10
\corr_long|input_adc_5[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[0]~56_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(72))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(72),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(0),
	combout => \corr_long|input_adc_5[0]~56_combout\);

-- Location: LCCOMB_X12_Y7_N10
\corr_long|input_adc_5[1]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[1]~57_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(73))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(73),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(1),
	combout => \corr_long|input_adc_5[1]~57_combout\);

-- Location: LCCOMB_X12_Y7_N24
\corr_long|input_adc_5[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[2]~58_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(74)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(2),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(74),
	combout => \corr_long|input_adc_5[2]~58_combout\);

-- Location: LCCOMB_X12_Y7_N4
\corr_long|input_adc_5[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[3]~59_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(75))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(75),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(3),
	combout => \corr_long|input_adc_5[3]~59_combout\);

-- Location: LCCOMB_X12_Y7_N22
\corr_long|input_adc_5[4]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[4]~60_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(76)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(4),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(76),
	combout => \corr_long|input_adc_5[4]~60_combout\);

-- Location: LCCOMB_X15_Y8_N18
\corr_long|input_adc_5[5]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[5]~61_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(77))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(77),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(5),
	combout => \corr_long|input_adc_5[5]~61_combout\);

-- Location: LCCOMB_X12_Y7_N18
\corr_long|input_adc_5[6]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[6]~62_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(78)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(6),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(78),
	combout => \corr_long|input_adc_5[6]~62_combout\);

-- Location: LCCOMB_X12_Y8_N16
\corr_long|input_adc_5[7]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[7]~63_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(79)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(79),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[7]~63_combout\);

-- Location: LCCOMB_X26_Y8_N26
\ADC_Manager1|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~28_combout\ = (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder2~13_combout\ & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|Decoder2~13_combout\,
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder0~28_combout\);

-- Location: LCFF_X6_Y11_N29
\ADC_Manager1|c_preamb_func[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][0]~regout\);

-- Location: LCCOMB_X6_Y11_N28
\ADC_Manager1|Selector214~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector214~0_combout\ = (\ADC_Manager1|c_preamb_func[25][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector214~0_combout\);

-- Location: LCFF_X14_Y10_N25
\ADC_Manager1|c_long_func_input[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector214~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][0]~regout\);

-- Location: LCCOMB_X14_Y10_N24
\corr_long|input_func_5[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[0]~56_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[0]~56_combout\);

-- Location: LCFF_X6_Y11_N27
\ADC_Manager1|c_preamb_func[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][1]~regout\);

-- Location: LCCOMB_X6_Y11_N26
\ADC_Manager1|Selector213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector213~0_combout\ = (\ADC_Manager1|c_preamb_func[25][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector213~0_combout\);

-- Location: LCFF_X15_Y7_N11
\ADC_Manager1|c_long_func_input[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector213~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][1]~regout\);

-- Location: LCCOMB_X15_Y7_N10
\corr_long|input_func_5[1]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[1]~57_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[1]~57_combout\);

-- Location: LCFF_X6_Y11_N3
\ADC_Manager1|c_preamb_func[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][2]~regout\);

-- Location: LCCOMB_X6_Y11_N2
\ADC_Manager1|Selector212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector212~0_combout\ = (\ADC_Manager1|c_preamb_func[25][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector212~0_combout\);

-- Location: LCFF_X15_Y7_N5
\ADC_Manager1|c_long_func_input[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector212~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][2]~regout\);

-- Location: LCCOMB_X15_Y7_N4
\corr_long|input_func_5[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[2]~58_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[2]~58_combout\);

-- Location: LCFF_X6_Y11_N23
\ADC_Manager1|c_preamb_func[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][3]~regout\);

-- Location: LCCOMB_X6_Y11_N22
\ADC_Manager1|Selector211~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector211~0_combout\ = (\ADC_Manager1|c_preamb_func[25][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector211~0_combout\);

-- Location: LCFF_X17_Y7_N27
\ADC_Manager1|c_long_func_input[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector211~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][3]~regout\);

-- Location: LCCOMB_X17_Y7_N26
\corr_long|input_func_5[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[3]~59_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[3]~59_combout\);

-- Location: LCCOMB_X18_Y5_N24
\ADC_Manager1|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~29_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~13_combout\ & !\ADC_Manager1|ram_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~13_combout\,
	datad => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~29_combout\);

-- Location: LCFF_X5_Y13_N17
\ADC_Manager1|c_preamb_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[0][4]~regout\);

-- Location: LCCOMB_X25_Y7_N12
\ADC_Manager1|Decoder2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~4_combout\ = (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(2) & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(2),
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder2~4_combout\);

-- Location: LCCOMB_X22_Y7_N8
\ADC_Manager1|Decoder2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~16_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder2~1_combout\ & \ADC_Manager1|Decoder2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder2~1_combout\,
	datad => \ADC_Manager1|Decoder2~4_combout\,
	combout => \ADC_Manager1|Decoder2~16_combout\);

-- Location: LCFF_X5_Y13_N3
\ADC_Manager1|c_0_func[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][4]~regout\);

-- Location: LCCOMB_X5_Y13_N16
\ADC_Manager1|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[0][4]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[0][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[0][4]~regout\,
	datad => \ADC_Manager1|c_0_func[0][4]~regout\,
	combout => \ADC_Manager1|Selector10~0_combout\);

-- Location: LCCOMB_X5_Y13_N18
\ADC_Manager1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux3~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[0][4]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[0][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[0][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	combout => \ADC_Manager1|Mux3~0_combout\);

-- Location: LCCOMB_X5_Y13_N12
\ADC_Manager1|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux3~3_combout\ = (\ADC_Manager1|Mux3~2_combout\ & ((\ADC_Manager1|c_long_func_input[0][4]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux3~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux3~2_combout\,
	datab => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux3~0_combout\,
	combout => \ADC_Manager1|Mux3~3_combout\);

-- Location: LCCOMB_X5_Y13_N6
\ADC_Manager1|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[0][4]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux3~3_combout\)))) # (!\ADC_Manager1|c_long_func_input~0_combout\ 
-- & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux3~3_combout\,
	combout => \ADC_Manager1|Selector10~1_combout\);

-- Location: LCCOMB_X6_Y13_N2
\ADC_Manager1|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector10~2_combout\ = (\ADC_Manager1|Selector10~0_combout\) # ((\ADC_Manager1|Selector10~1_combout\) # ((\ADC_Manager1|Mux3~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux3~0_combout\,
	datab => \ADC_Manager1|Selector10~0_combout\,
	datac => \ADC_Manager1|Selector10~1_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector10~2_combout\);

-- Location: LCFF_X15_Y7_N3
\ADC_Manager1|c_long_func_input[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector10~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][4]~regout\);

-- Location: LCCOMB_X15_Y7_N2
\corr_long|input_func_5[4]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[4]~60_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[25][4]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[25][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[0][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[4]~60_combout\);

-- Location: LCCOMB_X14_Y7_N18
\ADC_Manager1|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux2~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[0][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[0][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[0][5]~regout\,
	datab => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux2~3_combout\);

-- Location: LCCOMB_X7_Y7_N18
\ADC_Manager1|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux2~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[0][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[0][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	combout => \ADC_Manager1|Mux2~1_combout\);

-- Location: LCCOMB_X7_Y7_N20
\ADC_Manager1|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux2~2_combout\ = (\ADC_Manager1|Mux2~0_combout\ & ((\ADC_Manager1|Mux2~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(0) $ (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux2~0_combout\ & 
-- (\ADC_Manager1|Mux2~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(0) $ (\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux2~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux2~1_combout\,
	combout => \ADC_Manager1|Mux2~2_combout\);

-- Location: LCCOMB_X13_Y7_N28
\ADC_Manager1|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[0][5]~regout\) # ((\ADC_Manager1|Mux2~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # (!\ADC_Manager1|c_long_func_input~0_combout\ 
-- & (\ADC_Manager1|Mux2~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux2~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	combout => \ADC_Manager1|Selector9~1_combout\);

-- Location: LCCOMB_X14_Y7_N28
\ADC_Manager1|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector9~2_combout\ = (\ADC_Manager1|Selector9~0_combout\) # ((\ADC_Manager1|Selector9~1_combout\) # ((\ADC_Manager1|Mux2~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector9~0_combout\,
	datab => \ADC_Manager1|Mux2~3_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector9~1_combout\,
	combout => \ADC_Manager1|Selector9~2_combout\);

-- Location: LCFF_X14_Y7_N29
\ADC_Manager1|c_long_func_input[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][5]~regout\);

-- Location: LCFF_X6_Y11_N19
\ADC_Manager1|c_preamb_func[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][5]~regout\);

-- Location: LCCOMB_X6_Y11_N18
\ADC_Manager1|Selector209~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector209~0_combout\ = (\ADC_Manager1|c_preamb_func[25][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector209~0_combout\);

-- Location: LCFF_X14_Y7_N25
\ADC_Manager1|c_long_func_input[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector209~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][5]~regout\);

-- Location: LCCOMB_X14_Y7_N24
\corr_long|input_func_5[5]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[5]~61_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[0][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[5]~61_combout\);

-- Location: LCFF_X6_Y11_N13
\ADC_Manager1|c_preamb_func[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][6]~regout\);

-- Location: LCCOMB_X6_Y11_N12
\ADC_Manager1|Selector208~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector208~0_combout\ = (\ADC_Manager1|c_preamb_func[25][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector208~0_combout\);

-- Location: LCFF_X17_Y7_N21
\ADC_Manager1|c_long_func_input[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector208~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][6]~regout\);

-- Location: LCCOMB_X17_Y7_N20
\corr_long|input_func_5[6]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[6]~62_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][6]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[6]~62_combout\);

-- Location: LCFF_X7_Y7_N23
\ADC_Manager1|c_0_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][7]~regout\);

-- Location: LCCOMB_X18_Y10_N2
\ADC_Manager1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux0~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[0][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[0][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[0][7]~regout\,
	combout => \ADC_Manager1|Mux0~3_combout\);

-- Location: LCCOMB_X7_Y7_N28
\ADC_Manager1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux0~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[0][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[0][7]~regout\,
	combout => \ADC_Manager1|Mux0~0_combout\);

-- Location: LCCOMB_X8_Y5_N22
\ADC_Manager1|Decoder1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~34_combout\ = (!\ADC_Manager1|ram_counter\(3) & (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~34_combout\);

-- Location: LCCOMB_X8_Y5_N16
\ADC_Manager1|Decoder1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~25_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~34_combout\,
	combout => \ADC_Manager1|Decoder1~25_combout\);

-- Location: LCFF_X8_Y13_N25
\ADC_Manager1|c_1_func[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][7]~regout\);

-- Location: LCCOMB_X9_Y11_N20
\ADC_Manager1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux0~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[0][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[0][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[0][7]~regout\,
	combout => \ADC_Manager1|Mux0~1_combout\);

-- Location: LCCOMB_X8_Y10_N14
\ADC_Manager1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux0~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux0~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux0~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux0~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux0~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux0~1_combout\,
	combout => \ADC_Manager1|Mux0~2_combout\);

-- Location: LCCOMB_X18_Y10_N22
\ADC_Manager1|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~1_combout\ = (\ADC_Manager1|c_long_func_input[0][7]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux0~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[0][7]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux0~2_combout\,
	combout => \ADC_Manager1|Selector7~1_combout\);

-- Location: LCCOMB_X18_Y10_N16
\ADC_Manager1|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~2_combout\ = (\ADC_Manager1|Selector7~0_combout\) # ((\ADC_Manager1|Selector7~1_combout\) # ((\ADC_Manager1|Mux0~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector7~0_combout\,
	datab => \ADC_Manager1|Mux0~3_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector7~1_combout\,
	combout => \ADC_Manager1|Selector7~2_combout\);

-- Location: LCFF_X18_Y10_N17
\ADC_Manager1|c_long_func_input[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[0][7]~regout\);

-- Location: LCFF_X6_Y11_N25
\ADC_Manager1|c_preamb_func[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[25][7]~regout\);

-- Location: LCCOMB_X6_Y11_N24
\ADC_Manager1|Selector207~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector207~0_combout\ = (\ADC_Manager1|c_preamb_func[25][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[25][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector207~0_combout\);

-- Location: LCFF_X17_Y7_N19
\ADC_Manager1|c_long_func_input[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector207~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[25][7]~regout\);

-- Location: LCCOMB_X17_Y7_N18
\corr_long|input_func_5[7]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[7]~63_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[25][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[0][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[25][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[7]~63_combout\);

-- Location: DSPMULT_X16_Y7_N1
\corr_long|gate5|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y7_N30
\corr_long|input_adc_5[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[8]~48_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(80)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(8),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(80),
	combout => \corr_long|input_adc_5[8]~48_combout\);

-- Location: LCCOMB_X12_Y7_N14
\corr_long|input_adc_5[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[9]~49_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(81)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(9),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(81),
	combout => \corr_long|input_adc_5[9]~49_combout\);

-- Location: LCCOMB_X12_Y7_N6
\corr_long|input_adc_5[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[10]~50_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(82)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(10),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(82),
	combout => \corr_long|input_adc_5[10]~50_combout\);

-- Location: LCCOMB_X12_Y7_N12
\corr_long|input_adc_5[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[11]~51_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(83)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(11),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(83),
	combout => \corr_long|input_adc_5[11]~51_combout\);

-- Location: LCCOMB_X12_Y7_N26
\corr_long|input_adc_5[12]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[12]~52_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(12),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \corr_long|input_adc_5[12]~52_combout\);

-- Location: LCCOMB_X10_Y7_N4
\corr_long|input_adc_5[13]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[13]~53_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(85)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(13),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(85),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[13]~53_combout\);

-- Location: LCCOMB_X10_Y7_N28
\corr_long|input_adc_5[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[14]~54_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(86))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(86),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(14),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[14]~54_combout\);

-- Location: LCCOMB_X10_Y7_N14
\corr_long|input_adc_5[15]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[15]~55_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(87)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(15),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(87),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[15]~55_combout\);

-- Location: LCCOMB_X26_Y7_N28
\ADC_Manager1|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~25_combout\ = (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~24_combout\ & \ADC_Manager1|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~24_combout\,
	datad => \ADC_Manager1|Equal0~10_combout\,
	combout => \ADC_Manager1|Decoder0~25_combout\);

-- Location: LCFF_X8_Y7_N7
\ADC_Manager1|c_preamb_func[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][0]~regout\);

-- Location: LCCOMB_X8_Y7_N6
\ADC_Manager1|Selector222~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector222~0_combout\ = (\ADC_Manager1|c_preamb_func[26][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector222~0_combout\);

-- Location: LCFF_X14_Y8_N17
\ADC_Manager1|c_long_func_input[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector222~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][0]~regout\);

-- Location: LCCOMB_X14_Y8_N16
\corr_long|input_func_5[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[8]~48_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[1][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[8]~48_combout\);

-- Location: LCCOMB_X26_Y8_N12
\ADC_Manager1|Decoder2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~14_combout\ = (!\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|Decoder2~13_combout\ & (!\ADC_Manager1|LessThan3~2_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|Decoder2~13_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~14_combout\);

-- Location: LCCOMB_X8_Y8_N22
\ADC_Manager1|Decoder2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~15_combout\ = (\ADC_Manager1|Decoder0~6_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder2~0_combout\ & \ADC_Manager1|Decoder2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~6_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder2~0_combout\,
	datad => \ADC_Manager1|Decoder2~14_combout\,
	combout => \ADC_Manager1|Decoder2~15_combout\);

-- Location: LCFF_X7_Y6_N9
\ADC_Manager1|c_0_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][1]~regout\);

-- Location: LCCOMB_X6_Y11_N30
\ADC_Manager1|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux14~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[1][1]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[1][1]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	combout => \ADC_Manager1|Mux14~3_combout\);

-- Location: LCCOMB_X26_Y7_N2
\ADC_Manager1|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~26_combout\ = (!\ADC_Manager1|ram_counter\(3) & !\ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~26_combout\);

-- Location: LCCOMB_X26_Y7_N26
\ADC_Manager1|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~27_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~26_combout\ & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|Decoder0~26_combout\,
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~2_combout\,
	combout => \ADC_Manager1|Decoder0~27_combout\);

-- Location: LCFF_X6_Y6_N25
\ADC_Manager1|c_preamb_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][1]~regout\);

-- Location: LCCOMB_X6_Y6_N24
\ADC_Manager1|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~0_combout\ = (\ADC_Manager1|c_0_func[1][1]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[1][1]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[1][1]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[1][1]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][1]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector21~0_combout\);

-- Location: LCCOMB_X6_Y11_N14
\ADC_Manager1|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux14~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[1][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[1][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[1][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	combout => \ADC_Manager1|Mux14~0_combout\);

-- Location: LCCOMB_X8_Y5_N30
\ADC_Manager1|Decoder1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~33_combout\ = (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|ram_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(3),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|ram_counter\(2),
	combout => \ADC_Manager1|Decoder1~33_combout\);

-- Location: LCCOMB_X8_Y5_N6
\ADC_Manager1|Decoder1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder1~24_combout\ = (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|LessThan3~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder1~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan2~2_combout\,
	datab => \ADC_Manager1|LessThan3~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder1~33_combout\,
	combout => \ADC_Manager1|Decoder1~24_combout\);

-- Location: LCFF_X6_Y11_N5
\ADC_Manager1|c_1_func[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][1]~regout\);

-- Location: LCCOMB_X6_Y11_N10
\ADC_Manager1|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux14~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[1][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[1][1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[1][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	combout => \ADC_Manager1|Mux14~1_combout\);

-- Location: LCCOMB_X6_Y11_N8
\ADC_Manager1|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux14~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux14~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux14~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux14~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux14~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux14~1_combout\,
	combout => \ADC_Manager1|Mux14~2_combout\);

-- Location: LCCOMB_X6_Y11_N0
\ADC_Manager1|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][1]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux14~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Selector86~1_combout\ & (\ADC_Manager1|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|Mux14~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	combout => \ADC_Manager1|Selector21~1_combout\);

-- Location: LCCOMB_X5_Y11_N2
\ADC_Manager1|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~2_combout\ = (\ADC_Manager1|Selector21~0_combout\) # ((\ADC_Manager1|Selector21~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux14~3_combout\,
	datac => \ADC_Manager1|Selector21~0_combout\,
	datad => \ADC_Manager1|Selector21~1_combout\,
	combout => \ADC_Manager1|Selector21~2_combout\);

-- Location: LCFF_X17_Y7_N31
\ADC_Manager1|c_long_func_input[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector21~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][1]~regout\);

-- Location: LCFF_X8_Y7_N21
\ADC_Manager1|c_preamb_func[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][1]~regout\);

-- Location: LCCOMB_X8_Y7_N20
\ADC_Manager1|Selector221~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector221~0_combout\ = (\ADC_Manager1|c_preamb_func[26][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector221~0_combout\);

-- Location: LCFF_X17_Y7_N23
\ADC_Manager1|c_long_func_input[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector221~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][1]~regout\);

-- Location: LCCOMB_X17_Y7_N22
\corr_long|input_func_5[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[9]~49_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[9]~49_combout\);

-- Location: LCFF_X7_Y6_N15
\ADC_Manager1|c_0_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][2]~regout\);

-- Location: LCCOMB_X13_Y9_N26
\ADC_Manager1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux13~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[1][2]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[1][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux13~0_combout\);

-- Location: LCCOMB_X13_Y9_N28
\ADC_Manager1|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux13~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[1][2]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[1][2]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datab => \ADC_Manager1|c_0_func[1][2]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux13~1_combout\);

-- Location: LCFF_X6_Y11_N17
\ADC_Manager1|c_1_func[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][2]~regout\);

-- Location: LCCOMB_X13_Y9_N24
\ADC_Manager1|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux13~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux13~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[1][2]~regout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux13~1_combout\,
	datac => \ADC_Manager1|c_1_func[1][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux13~2_combout\);

-- Location: LCCOMB_X13_Y9_N0
\ADC_Manager1|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux13~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux13~2_combout\ & (\ADC_Manager1|c_long_func_input[1][2]~regout\)) # (!\ADC_Manager1|Mux13~2_combout\ & ((\ADC_Manager1|Mux13~0_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datac => \ADC_Manager1|Mux13~2_combout\,
	datad => \ADC_Manager1|Mux13~0_combout\,
	combout => \ADC_Manager1|Mux13~3_combout\);

-- Location: LCCOMB_X13_Y9_N6
\ADC_Manager1|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~1_combout\ = (\ADC_Manager1|c_long_func_input[1][2]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux13~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[1][2]~regout\ & (\ADC_Manager1|Mux13~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datab => \ADC_Manager1|Mux13~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector20~1_combout\);

-- Location: LCCOMB_X13_Y9_N20
\ADC_Manager1|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~2_combout\ = (\ADC_Manager1|Selector20~0_combout\) # ((\ADC_Manager1|Selector20~1_combout\) # ((\ADC_Manager1|Mux13~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector20~0_combout\,
	datab => \ADC_Manager1|Mux13~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector20~1_combout\,
	combout => \ADC_Manager1|Selector20~2_combout\);

-- Location: LCFF_X13_Y9_N21
\ADC_Manager1|c_long_func_input[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][2]~regout\);

-- Location: LCFF_X8_Y7_N11
\ADC_Manager1|c_preamb_func[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][2]~regout\);

-- Location: LCCOMB_X8_Y7_N10
\ADC_Manager1|Selector220~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector220~0_combout\ = (\ADC_Manager1|c_preamb_func[26][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector220~0_combout\);

-- Location: LCFF_X14_Y7_N15
\ADC_Manager1|c_long_func_input[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector220~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][2]~regout\);

-- Location: LCCOMB_X14_Y7_N14
\corr_long|input_func_5[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[10]~50_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[10]~50_combout\);

-- Location: LCFF_X6_Y6_N3
\ADC_Manager1|c_preamb_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][3]~regout\);

-- Location: LCFF_X7_Y6_N31
\ADC_Manager1|c_0_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][3]~regout\);

-- Location: LCCOMB_X6_Y6_N2
\ADC_Manager1|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[1][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[1][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][3]~regout\,
	datad => \ADC_Manager1|c_0_func[1][3]~regout\,
	combout => \ADC_Manager1|Selector19~0_combout\);

-- Location: LCCOMB_X14_Y7_N10
\ADC_Manager1|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux12~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[1][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[1][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	datad => \ADC_Manager1|c_0_func[1][3]~regout\,
	combout => \ADC_Manager1|Mux12~3_combout\);

-- Location: LCCOMB_X14_Y7_N22
\ADC_Manager1|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~2_combout\ = (\ADC_Manager1|Selector19~1_combout\) # ((\ADC_Manager1|Selector19~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector19~1_combout\,
	datab => \ADC_Manager1|Selector19~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Mux12~3_combout\,
	combout => \ADC_Manager1|Selector19~2_combout\);

-- Location: LCCOMB_X15_Y7_N0
\ADC_Manager1|c_long_func_input[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\ = \ADC_Manager1|Selector19~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector19~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\);

-- Location: LCFF_X15_Y7_N1
\ADC_Manager1|c_long_func_input[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][3]~regout\);

-- Location: LCFF_X8_Y7_N9
\ADC_Manager1|c_preamb_func[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][3]~regout\);

-- Location: LCCOMB_X8_Y7_N8
\ADC_Manager1|Selector219~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector219~0_combout\ = (\ADC_Manager1|c_preamb_func[26][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector219~0_combout\);

-- Location: LCFF_X15_Y7_N9
\ADC_Manager1|c_long_func_input[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector219~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][3]~regout\);

-- Location: LCCOMB_X15_Y7_N8
\corr_long|input_func_5[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[11]~51_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[11]~51_combout\);

-- Location: LCFF_X6_Y6_N21
\ADC_Manager1|c_preamb_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][4]~regout\);

-- Location: LCFF_X7_Y6_N19
\ADC_Manager1|c_0_func[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][4]~regout\);

-- Location: LCCOMB_X6_Y6_N20
\ADC_Manager1|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[1][4]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[1][4]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][4]~regout\,
	datad => \ADC_Manager1|c_0_func[1][4]~regout\,
	combout => \ADC_Manager1|Selector18~0_combout\);

-- Location: LCCOMB_X5_Y6_N16
\ADC_Manager1|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~1_combout\ = (\ADC_Manager1|Mux11~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[1][4]~regout\)))) # (!\ADC_Manager1|Mux11~3_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux11~3_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	combout => \ADC_Manager1|Selector18~1_combout\);

-- Location: LCCOMB_X6_Y6_N0
\ADC_Manager1|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~2_combout\ = (\ADC_Manager1|Selector18~0_combout\) # ((\ADC_Manager1|Selector18~1_combout\) # ((\ADC_Manager1|Mux11~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux11~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector18~0_combout\,
	datad => \ADC_Manager1|Selector18~1_combout\,
	combout => \ADC_Manager1|Selector18~2_combout\);

-- Location: LCFF_X15_Y7_N19
\ADC_Manager1|c_long_func_input[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector18~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][4]~regout\);

-- Location: LCFF_X8_Y7_N15
\ADC_Manager1|c_preamb_func[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][4]~regout\);

-- Location: LCCOMB_X8_Y7_N14
\ADC_Manager1|Selector218~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector218~0_combout\ = (\ADC_Manager1|c_preamb_func[26][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector218~0_combout\);

-- Location: LCFF_X15_Y7_N15
\ADC_Manager1|c_long_func_input[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector218~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][4]~regout\);

-- Location: LCCOMB_X15_Y7_N14
\corr_long|input_func_5[12]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[12]~52_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[12]~52_combout\);

-- Location: LCFF_X6_Y6_N17
\ADC_Manager1|c_preamb_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][5]~regout\);

-- Location: LCFF_X7_Y6_N13
\ADC_Manager1|c_0_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][5]~regout\);

-- Location: LCCOMB_X6_Y6_N16
\ADC_Manager1|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[1][5]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[1][5]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][5]~regout\,
	datad => \ADC_Manager1|c_0_func[1][5]~regout\,
	combout => \ADC_Manager1|Selector17~0_combout\);

-- Location: LCCOMB_X13_Y7_N2
\ADC_Manager1|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux10~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[1][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[1][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	datad => \ADC_Manager1|c_0_func[1][5]~regout\,
	combout => \ADC_Manager1|Mux10~3_combout\);

-- Location: LCCOMB_X13_Y7_N26
\ADC_Manager1|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~2_combout\ = (\ADC_Manager1|Selector17~1_combout\) # ((\ADC_Manager1|Selector17~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector17~1_combout\,
	datab => \ADC_Manager1|Selector17~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Mux10~3_combout\,
	combout => \ADC_Manager1|Selector17~2_combout\);

-- Location: LCFF_X13_Y7_N27
\ADC_Manager1|c_long_func_input[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][5]~regout\);

-- Location: LCFF_X8_Y7_N25
\ADC_Manager1|c_preamb_func[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][5]~regout\);

-- Location: LCCOMB_X8_Y7_N24
\ADC_Manager1|Selector217~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector217~0_combout\ = (\ADC_Manager1|c_preamb_func[26][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector217~0_combout\);

-- Location: LCFF_X13_Y7_N11
\ADC_Manager1|c_long_func_input[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector217~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][5]~regout\);

-- Location: LCCOMB_X13_Y7_N10
\corr_long|input_func_5[13]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[13]~53_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[13]~53_combout\);

-- Location: LCFF_X7_Y6_N27
\ADC_Manager1|c_0_func[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][6]~regout\);

-- Location: LCCOMB_X18_Y10_N14
\ADC_Manager1|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~0_combout\ = (\ADC_Manager1|c_preamb_func[1][6]~regout\ & ((\ADC_Manager1|main_state.finding_preambule~regout\) # ((\ADC_Manager1|c_0_func[1][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|c_preamb_func[1][6]~regout\ & (((\ADC_Manager1|c_0_func[1][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_preamb_func[1][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_0_func[1][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector16~0_combout\);

-- Location: LCCOMB_X18_Y10_N24
\ADC_Manager1|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux9~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[1][6]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[1][6]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	datac => \ADC_Manager1|c_0_func[1][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux9~1_combout\);

-- Location: LCCOMB_X18_Y10_N20
\ADC_Manager1|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux9~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux9~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[1][6]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux9~1_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux9~2_combout\);

-- Location: LCCOMB_X18_Y10_N26
\ADC_Manager1|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux9~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux9~2_combout\ & ((\ADC_Manager1|c_long_func_input[1][6]~regout\))) # (!\ADC_Manager1|Mux9~2_combout\ & (\ADC_Manager1|Mux9~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux9~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux9~2_combout\,
	datad => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	combout => \ADC_Manager1|Mux9~3_combout\);

-- Location: LCCOMB_X18_Y10_N0
\ADC_Manager1|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][6]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux9~3_combout\)))) # (!\ADC_Manager1|c_long_func_input~0_combout\ 
-- & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux9~3_combout\,
	combout => \ADC_Manager1|Selector16~1_combout\);

-- Location: LCCOMB_X18_Y10_N28
\ADC_Manager1|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~2_combout\ = (\ADC_Manager1|Selector16~0_combout\) # ((\ADC_Manager1|Selector16~1_combout\) # ((\ADC_Manager1|Mux9~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux9~0_combout\,
	datab => \ADC_Manager1|Selector16~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector16~1_combout\,
	combout => \ADC_Manager1|Selector16~2_combout\);

-- Location: LCCOMB_X17_Y10_N30
\ADC_Manager1|c_long_func_input[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[1][6]~feeder_combout\ = \ADC_Manager1|Selector16~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector16~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[1][6]~feeder_combout\);

-- Location: LCFF_X17_Y10_N31
\ADC_Manager1|c_long_func_input[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][6]~regout\);

-- Location: LCFF_X24_Y7_N1
\ADC_Manager1|c_preamb_func[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][6]~regout\);

-- Location: LCCOMB_X24_Y7_N0
\ADC_Manager1|Selector216~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector216~0_combout\ = (\ADC_Manager1|c_preamb_func[26][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector216~0_combout\);

-- Location: LCFF_X17_Y10_N23
\ADC_Manager1|c_long_func_input[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector216~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][6]~regout\);

-- Location: LCCOMB_X17_Y10_N22
\corr_long|input_func_5[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[14]~54_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[1][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][6]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[14]~54_combout\);

-- Location: LCFF_X6_Y6_N31
\ADC_Manager1|c_preamb_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[1][7]~regout\);

-- Location: LCCOMB_X6_Y6_N30
\ADC_Manager1|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~0_combout\ = (\ADC_Manager1|c_0_func[1][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[1][7]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[1][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[1][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[1][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector15~0_combout\);

-- Location: LCFF_X5_Y6_N31
\ADC_Manager1|c_0_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[1][7]~regout\);

-- Location: LCCOMB_X5_Y6_N28
\ADC_Manager1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux8~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[1][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[1][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_0_func[1][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	combout => \ADC_Manager1|Mux8~0_combout\);

-- Location: LCCOMB_X5_Y6_N4
\ADC_Manager1|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux8~2_combout\ = (\ADC_Manager1|Mux8~1_combout\ & ((\ADC_Manager1|Mux8~0_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux8~1_combout\ & 
-- (\ADC_Manager1|Mux8~0_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux8~1_combout\,
	datab => \ADC_Manager1|Mux8~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux8~2_combout\);

-- Location: LCCOMB_X13_Y7_N0
\ADC_Manager1|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[1][7]~regout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux8~2_combout\)))) # (!\ADC_Manager1|c_long_func_input~0_combout\ 
-- & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux8~2_combout\,
	combout => \ADC_Manager1|Selector15~1_combout\);

-- Location: LCCOMB_X13_Y7_N14
\ADC_Manager1|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~2_combout\ = (\ADC_Manager1|Selector15~0_combout\) # ((\ADC_Manager1|Selector15~1_combout\) # ((\ADC_Manager1|Mux8~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux8~3_combout\,
	datab => \ADC_Manager1|Selector15~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector15~1_combout\,
	combout => \ADC_Manager1|Selector15~2_combout\);

-- Location: LCFF_X17_Y7_N9
\ADC_Manager1|c_long_func_input[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector15~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[1][7]~regout\);

-- Location: LCFF_X24_Y7_N23
\ADC_Manager1|c_preamb_func[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[26][7]~regout\);

-- Location: LCCOMB_X24_Y7_N22
\ADC_Manager1|Selector215~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector215~0_combout\ = (\ADC_Manager1|c_preamb_func[26][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[26][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector215~0_combout\);

-- Location: LCFF_X17_Y7_N29
\ADC_Manager1|c_long_func_input[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector215~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[26][7]~regout\);

-- Location: LCCOMB_X17_Y7_N28
\corr_long|input_func_5[15]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[15]~55_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[26][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[1][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[26][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[15]~55_combout\);

-- Location: DSPMULT_X16_Y7_N0
\corr_long|gate5|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y7_N16
\corr_long|gate5|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~0_combout\ = (\corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ & (\corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate5|Add0~1\ = CARRY((\corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ & \corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate5|Add0~0_combout\,
	cout => \corr_long|gate5|Add0~1\);

-- Location: LCCOMB_X18_Y7_N18
\corr_long|gate5|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~2_combout\ = (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate5|Add0~1\ & VCC)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate5|Add0~1\)))) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Add0~1\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate5|Add0~1\) # (GND)))))
-- \corr_long|gate5|Add0~3\ = CARRY((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate5|Add0~1\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate5|Add0~1\) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~1\,
	combout => \corr_long|gate5|Add0~2_combout\,
	cout => \corr_long|gate5|Add0~3\);

-- Location: LCCOMB_X18_Y7_N22
\corr_long|gate5|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~6_combout\ = (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate5|Add0~5\ & VCC)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate5|Add0~5\)))) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Add0~5\)) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate5|Add0~5\) # (GND)))))
-- \corr_long|gate5|Add0~7\ = CARRY((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate5|Add0~5\)) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate5|Add0~5\) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~5\,
	combout => \corr_long|gate5|Add0~6_combout\,
	cout => \corr_long|gate5|Add0~7\);

-- Location: LCCOMB_X18_Y7_N24
\corr_long|gate5|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~8_combout\ = ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate5|Add0~7\)))) # (GND)
-- \corr_long|gate5|Add0~9\ = CARRY((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate5|Add0~7\))) # (!\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate5|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~7\,
	combout => \corr_long|gate5|Add0~8_combout\,
	cout => \corr_long|gate5|Add0~9\);

-- Location: LCCOMB_X18_Y7_N28
\corr_long|gate5|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~12_combout\ = ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate5|Add0~11\)))) # (GND)
-- \corr_long|gate5|Add0~13\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate5|Add0~11\))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate5|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~11\,
	combout => \corr_long|gate5|Add0~12_combout\,
	cout => \corr_long|gate5|Add0~13\);

-- Location: LCCOMB_X19_Y7_N16
\corr_long|gate5|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~2_combout\ = (\corr_long|gate5|Add1~2_combout\ & ((\corr_long|gate5|Add0~2_combout\ & (\corr_long|gate5|Add2~1\ & VCC)) # (!\corr_long|gate5|Add0~2_combout\ & (!\corr_long|gate5|Add2~1\)))) # (!\corr_long|gate5|Add1~2_combout\ & 
-- ((\corr_long|gate5|Add0~2_combout\ & (!\corr_long|gate5|Add2~1\)) # (!\corr_long|gate5|Add0~2_combout\ & ((\corr_long|gate5|Add2~1\) # (GND)))))
-- \corr_long|gate5|Add2~3\ = CARRY((\corr_long|gate5|Add1~2_combout\ & (!\corr_long|gate5|Add0~2_combout\ & !\corr_long|gate5|Add2~1\)) # (!\corr_long|gate5|Add1~2_combout\ & ((!\corr_long|gate5|Add2~1\) # (!\corr_long|gate5|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~2_combout\,
	datab => \corr_long|gate5|Add0~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~1\,
	combout => \corr_long|gate5|Add2~2_combout\,
	cout => \corr_long|gate5|Add2~3\);

-- Location: LCCOMB_X19_Y7_N18
\corr_long|gate5|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~4_combout\ = ((\corr_long|gate5|Add0~4_combout\ $ (\corr_long|gate5|Add1~4_combout\ $ (!\corr_long|gate5|Add2~3\)))) # (GND)
-- \corr_long|gate5|Add2~5\ = CARRY((\corr_long|gate5|Add0~4_combout\ & ((\corr_long|gate5|Add1~4_combout\) # (!\corr_long|gate5|Add2~3\))) # (!\corr_long|gate5|Add0~4_combout\ & (\corr_long|gate5|Add1~4_combout\ & !\corr_long|gate5|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~4_combout\,
	datab => \corr_long|gate5|Add1~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~3\,
	combout => \corr_long|gate5|Add2~4_combout\,
	cout => \corr_long|gate5|Add2~5\);

-- Location: LCCOMB_X19_Y7_N22
\corr_long|gate5|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~8_combout\ = ((\corr_long|gate5|Add1~8_combout\ $ (\corr_long|gate5|Add0~8_combout\ $ (!\corr_long|gate5|Add2~7\)))) # (GND)
-- \corr_long|gate5|Add2~9\ = CARRY((\corr_long|gate5|Add1~8_combout\ & ((\corr_long|gate5|Add0~8_combout\) # (!\corr_long|gate5|Add2~7\))) # (!\corr_long|gate5|Add1~8_combout\ & (\corr_long|gate5|Add0~8_combout\ & !\corr_long|gate5|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~8_combout\,
	datab => \corr_long|gate5|Add0~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~7\,
	combout => \corr_long|gate5|Add2~8_combout\,
	cout => \corr_long|gate5|Add2~9\);

-- Location: LCCOMB_X19_Y7_N24
\corr_long|gate5|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~10_combout\ = (\corr_long|gate5|Add0~10_combout\ & ((\corr_long|gate5|Add1~10_combout\ & (\corr_long|gate5|Add2~9\ & VCC)) # (!\corr_long|gate5|Add1~10_combout\ & (!\corr_long|gate5|Add2~9\)))) # (!\corr_long|gate5|Add0~10_combout\ & 
-- ((\corr_long|gate5|Add1~10_combout\ & (!\corr_long|gate5|Add2~9\)) # (!\corr_long|gate5|Add1~10_combout\ & ((\corr_long|gate5|Add2~9\) # (GND)))))
-- \corr_long|gate5|Add2~11\ = CARRY((\corr_long|gate5|Add0~10_combout\ & (!\corr_long|gate5|Add1~10_combout\ & !\corr_long|gate5|Add2~9\)) # (!\corr_long|gate5|Add0~10_combout\ & ((!\corr_long|gate5|Add2~9\) # (!\corr_long|gate5|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~10_combout\,
	datab => \corr_long|gate5|Add1~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~9\,
	combout => \corr_long|gate5|Add2~10_combout\,
	cout => \corr_long|gate5|Add2~11\);

-- Location: LCCOMB_X19_Y7_N26
\corr_long|gate5|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~12_combout\ = ((\corr_long|gate5|Add1~12_combout\ $ (\corr_long|gate5|Add0~12_combout\ $ (!\corr_long|gate5|Add2~11\)))) # (GND)
-- \corr_long|gate5|Add2~13\ = CARRY((\corr_long|gate5|Add1~12_combout\ & ((\corr_long|gate5|Add0~12_combout\) # (!\corr_long|gate5|Add2~11\))) # (!\corr_long|gate5|Add1~12_combout\ & (\corr_long|gate5|Add0~12_combout\ & !\corr_long|gate5|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~12_combout\,
	datab => \corr_long|gate5|Add0~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~11\,
	combout => \corr_long|gate5|Add2~12_combout\,
	cout => \corr_long|gate5|Add2~13\);

-- Location: LCCOMB_X19_Y7_N28
\corr_long|gate5|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~14_combout\ = (\corr_long|gate5|Add0~14_combout\ & ((\corr_long|gate5|Add1~14_combout\ & (\corr_long|gate5|Add2~13\ & VCC)) # (!\corr_long|gate5|Add1~14_combout\ & (!\corr_long|gate5|Add2~13\)))) # (!\corr_long|gate5|Add0~14_combout\ 
-- & ((\corr_long|gate5|Add1~14_combout\ & (!\corr_long|gate5|Add2~13\)) # (!\corr_long|gate5|Add1~14_combout\ & ((\corr_long|gate5|Add2~13\) # (GND)))))
-- \corr_long|gate5|Add2~15\ = CARRY((\corr_long|gate5|Add0~14_combout\ & (!\corr_long|gate5|Add1~14_combout\ & !\corr_long|gate5|Add2~13\)) # (!\corr_long|gate5|Add0~14_combout\ & ((!\corr_long|gate5|Add2~13\) # (!\corr_long|gate5|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~14_combout\,
	datab => \corr_long|gate5|Add1~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~13\,
	combout => \corr_long|gate5|Add2~14_combout\,
	cout => \corr_long|gate5|Add2~15\);

-- Location: LCCOMB_X20_Y7_N16
\corr_long|gate5|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~2_combout\ = (\corr_long|gate5|Add3~2_combout\ & ((\corr_long|gate5|Add2~2_combout\ & (\corr_long|gate5|Add4~1\ & VCC)) # (!\corr_long|gate5|Add2~2_combout\ & (!\corr_long|gate5|Add4~1\)))) # (!\corr_long|gate5|Add3~2_combout\ & 
-- ((\corr_long|gate5|Add2~2_combout\ & (!\corr_long|gate5|Add4~1\)) # (!\corr_long|gate5|Add2~2_combout\ & ((\corr_long|gate5|Add4~1\) # (GND)))))
-- \corr_long|gate5|Add4~3\ = CARRY((\corr_long|gate5|Add3~2_combout\ & (!\corr_long|gate5|Add2~2_combout\ & !\corr_long|gate5|Add4~1\)) # (!\corr_long|gate5|Add3~2_combout\ & ((!\corr_long|gate5|Add4~1\) # (!\corr_long|gate5|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~2_combout\,
	datab => \corr_long|gate5|Add2~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~1\,
	combout => \corr_long|gate5|Add4~2_combout\,
	cout => \corr_long|gate5|Add4~3\);

-- Location: LCCOMB_X20_Y7_N22
\corr_long|gate5|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~8_combout\ = ((\corr_long|gate5|Add3~8_combout\ $ (\corr_long|gate5|Add2~8_combout\ $ (!\corr_long|gate5|Add4~7\)))) # (GND)
-- \corr_long|gate5|Add4~9\ = CARRY((\corr_long|gate5|Add3~8_combout\ & ((\corr_long|gate5|Add2~8_combout\) # (!\corr_long|gate5|Add4~7\))) # (!\corr_long|gate5|Add3~8_combout\ & (\corr_long|gate5|Add2~8_combout\ & !\corr_long|gate5|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~8_combout\,
	datab => \corr_long|gate5|Add2~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~7\,
	combout => \corr_long|gate5|Add4~8_combout\,
	cout => \corr_long|gate5|Add4~9\);

-- Location: LCCOMB_X20_Y7_N24
\corr_long|gate5|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~10_combout\ = (\corr_long|gate5|Add3~10_combout\ & ((\corr_long|gate5|Add2~10_combout\ & (\corr_long|gate5|Add4~9\ & VCC)) # (!\corr_long|gate5|Add2~10_combout\ & (!\corr_long|gate5|Add4~9\)))) # (!\corr_long|gate5|Add3~10_combout\ & 
-- ((\corr_long|gate5|Add2~10_combout\ & (!\corr_long|gate5|Add4~9\)) # (!\corr_long|gate5|Add2~10_combout\ & ((\corr_long|gate5|Add4~9\) # (GND)))))
-- \corr_long|gate5|Add4~11\ = CARRY((\corr_long|gate5|Add3~10_combout\ & (!\corr_long|gate5|Add2~10_combout\ & !\corr_long|gate5|Add4~9\)) # (!\corr_long|gate5|Add3~10_combout\ & ((!\corr_long|gate5|Add4~9\) # (!\corr_long|gate5|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~10_combout\,
	datab => \corr_long|gate5|Add2~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~9\,
	combout => \corr_long|gate5|Add4~10_combout\,
	cout => \corr_long|gate5|Add4~11\);

-- Location: LCCOMB_X20_Y7_N26
\corr_long|gate5|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~12_combout\ = ((\corr_long|gate5|Add3~12_combout\ $ (\corr_long|gate5|Add2~12_combout\ $ (!\corr_long|gate5|Add4~11\)))) # (GND)
-- \corr_long|gate5|Add4~13\ = CARRY((\corr_long|gate5|Add3~12_combout\ & ((\corr_long|gate5|Add2~12_combout\) # (!\corr_long|gate5|Add4~11\))) # (!\corr_long|gate5|Add3~12_combout\ & (\corr_long|gate5|Add2~12_combout\ & !\corr_long|gate5|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~12_combout\,
	datab => \corr_long|gate5|Add2~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~11\,
	combout => \corr_long|gate5|Add4~12_combout\,
	cout => \corr_long|gate5|Add4~13\);

-- Location: LCCOMB_X20_Y6_N2
\corr_long|gate5|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~20_combout\ = ((\corr_long|gate5|Add2~20_combout\ $ (\corr_long|gate5|Add3~20_combout\ $ (!\corr_long|gate5|Add4~19\)))) # (GND)
-- \corr_long|gate5|Add4~21\ = CARRY((\corr_long|gate5|Add2~20_combout\ & ((\corr_long|gate5|Add3~20_combout\) # (!\corr_long|gate5|Add4~19\))) # (!\corr_long|gate5|Add2~20_combout\ & (\corr_long|gate5|Add3~20_combout\ & !\corr_long|gate5|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~20_combout\,
	datab => \corr_long|gate5|Add3~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~19\,
	combout => \corr_long|gate5|Add4~20_combout\,
	cout => \corr_long|gate5|Add4~21\);

-- Location: LCCOMB_X12_Y12_N20
\corr_long|input_adc_5[80]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[80]~40_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(24))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(24),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(80),
	combout => \corr_long|input_adc_5[80]~40_combout\);

-- Location: LCCOMB_X12_Y12_N8
\corr_long|input_adc_5[81]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[81]~41_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(25)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(81),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(25),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[81]~41_combout\);

-- Location: LCCOMB_X12_Y12_N10
\corr_long|input_adc_5[82]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[82]~42_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(26)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(82),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(26),
	combout => \corr_long|input_adc_5[82]~42_combout\);

-- Location: LCCOMB_X12_Y9_N14
\corr_long|input_adc_5[83]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[83]~43_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(27)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(83),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(27),
	combout => \corr_long|input_adc_5[83]~43_combout\);

-- Location: LCCOMB_X13_Y12_N0
\corr_long|input_adc_5[84]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[84]~44_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(28))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(28),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(84),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[84]~44_combout\);

-- Location: LCCOMB_X13_Y7_N22
\corr_long|input_adc_5[85]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[85]~45_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(29)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(85),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(29),
	combout => \corr_long|input_adc_5[85]~45_combout\);

-- Location: LCCOMB_X14_Y9_N30
\corr_long|input_adc_5[86]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[86]~46_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(30)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(30),
	combout => \corr_long|input_adc_5[86]~46_combout\);

-- Location: LCCOMB_X10_Y7_N6
\corr_long|input_adc_5[87]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[87]~47_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(31))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(31),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(87),
	combout => \corr_long|input_adc_5[87]~47_combout\);

-- Location: LCCOMB_X20_Y9_N14
\ADC_Manager1|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~21_combout\ = (\ADC_Manager1|Decoder0~20_combout\ & (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~2_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~20_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~21_combout\);

-- Location: LCFF_X20_Y9_N9
\ADC_Manager1|c_preamb_func[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][0]~regout\);

-- Location: LCCOMB_X20_Y9_N8
\ADC_Manager1|Selector294~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector294~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][0]~regout\,
	combout => \ADC_Manager1|Selector294~0_combout\);

-- Location: LCFF_X20_Y9_N31
\ADC_Manager1|c_long_func_input[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector294~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][0]~regout\);

-- Location: LCCOMB_X25_Y7_N20
\ADC_Manager1|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~22_combout\ = (\ADC_Manager1|Decoder0~2_combout\ & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~2_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Equal0~10_combout\,
	combout => \ADC_Manager1|Decoder0~22_combout\);

-- Location: LCFF_X22_Y9_N27
\ADC_Manager1|c_preamb_func[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][0]~regout\);

-- Location: LCFF_X22_Y11_N27
\ADC_Manager1|c_1_func[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][0]~regout\);

-- Location: LCCOMB_X22_Y9_N26
\ADC_Manager1|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][0]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][0]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][0]~regout\,
	datad => \ADC_Manager1|c_1_func[0][0]~regout\,
	combout => \ADC_Manager1|Selector94~0_combout\);

-- Location: LCCOMB_X19_Y9_N0
\ADC_Manager1|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~1_combout\ = (\ADC_Manager1|Selector94~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][0]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][0]~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector94~0_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector94~1_combout\);

-- Location: LCCOMB_X19_Y10_N26
\ADC_Manager1|Selector94~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[0][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[10][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[0][0]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[10][0]~regout\,
	combout => \ADC_Manager1|Selector94~2_combout\);

-- Location: LCCOMB_X19_Y10_N18
\ADC_Manager1|Selector94~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector94~5_combout\ = (\ADC_Manager1|Selector94~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector94~4_combout\) # (\ADC_Manager1|Selector94~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector94~4_combout\,
	datab => \ADC_Manager1|Selector94~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector94~2_combout\,
	combout => \ADC_Manager1|Selector94~5_combout\);

-- Location: LCFF_X19_Y10_N19
\ADC_Manager1|c_long_func_input[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector94~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][0]~regout\);

-- Location: LCCOMB_X20_Y9_N30
\corr_long|input_func_5[80]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[80]~40_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[35][0]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[10][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][0]~regout\,
	datad => \ADC_Manager1|c_long_func_input[10][0]~regout\,
	combout => \corr_long|input_func_5[80]~40_combout\);

-- Location: LCFF_X20_Y9_N11
\ADC_Manager1|c_preamb_func[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][1]~regout\);

-- Location: LCCOMB_X20_Y9_N10
\ADC_Manager1|Selector293~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector293~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][1]~regout\,
	combout => \ADC_Manager1|Selector293~0_combout\);

-- Location: LCFF_X17_Y9_N1
\ADC_Manager1|c_long_func_input[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector293~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][1]~regout\);

-- Location: LCCOMB_X22_Y11_N18
\ADC_Manager1|c_1_func[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][1]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \ADC_Manager1|c_1_func[0][1]~feeder_combout\);

-- Location: LCFF_X22_Y11_N19
\ADC_Manager1|c_1_func[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][1]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][1]~regout\);

-- Location: LCFF_X22_Y9_N29
\ADC_Manager1|c_preamb_func[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][1]~regout\);

-- Location: LCCOMB_X22_Y9_N28
\ADC_Manager1|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][1]~regout\) # ((\ADC_Manager1|c_preamb_func[10][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[10][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[0][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector93~0_combout\);

-- Location: LCCOMB_X18_Y9_N4
\ADC_Manager1|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~1_combout\ = (\ADC_Manager1|Selector93~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][1]~regout\,
	datab => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|Selector93~0_combout\,
	combout => \ADC_Manager1|Selector93~1_combout\);

-- Location: LCCOMB_X19_Y9_N30
\ADC_Manager1|Selector93~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[0][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[10][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[10][1]~regout\,
	datad => \ADC_Manager1|c_1_func[0][1]~regout\,
	combout => \ADC_Manager1|Selector93~2_combout\);

-- Location: LCCOMB_X18_Y9_N6
\ADC_Manager1|Selector93~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector93~5_combout\ = (\ADC_Manager1|Selector93~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector93~4_combout\) # (\ADC_Manager1|Selector93~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector93~4_combout\,
	datab => \ADC_Manager1|Selector93~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector93~2_combout\,
	combout => \ADC_Manager1|Selector93~5_combout\);

-- Location: LCFF_X18_Y9_N7
\ADC_Manager1|c_long_func_input[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector93~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][1]~regout\);

-- Location: LCCOMB_X17_Y9_N0
\corr_long|input_func_5[81]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[81]~41_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[35][1]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[10][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[35][1]~regout\,
	datad => \ADC_Manager1|c_long_func_input[10][1]~regout\,
	combout => \corr_long|input_func_5[81]~41_combout\);

-- Location: LCCOMB_X25_Y11_N10
\ADC_Manager1|c_1_func[0][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][2]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \ADC_Manager1|c_1_func[0][2]~feeder_combout\);

-- Location: LCFF_X25_Y11_N11
\ADC_Manager1|c_1_func[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][2]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][2]~regout\);

-- Location: LCCOMB_X19_Y9_N14
\ADC_Manager1|Selector92~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[0][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[10][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_1_func[0][2]~regout\,
	combout => \ADC_Manager1|Selector92~2_combout\);

-- Location: LCFF_X21_Y8_N21
\ADC_Manager1|c_preamb_func[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][2]~regout\);

-- Location: LCCOMB_X21_Y8_N20
\ADC_Manager1|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[10][2]~regout\) # ((\ADC_Manager1|c_1_func[0][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_1_func[0][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_1_func[0][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector92~0_combout\);

-- Location: LCCOMB_X18_Y9_N0
\ADC_Manager1|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~1_combout\ = (\ADC_Manager1|Selector92~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|c_long_func_input[10][2]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector92~0_combout\,
	combout => \ADC_Manager1|Selector92~1_combout\);

-- Location: LCCOMB_X18_Y9_N14
\ADC_Manager1|Selector92~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector92~5_combout\ = (\ADC_Manager1|Selector92~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector92~4_combout\) # (\ADC_Manager1|Selector92~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector92~4_combout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Selector92~2_combout\,
	datad => \ADC_Manager1|Selector92~1_combout\,
	combout => \ADC_Manager1|Selector92~5_combout\);

-- Location: LCFF_X18_Y9_N15
\ADC_Manager1|c_long_func_input[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector92~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][2]~regout\);

-- Location: LCFF_X8_Y12_N5
\ADC_Manager1|c_preamb_func[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][2]~regout\);

-- Location: LCCOMB_X8_Y12_N4
\ADC_Manager1|Selector292~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector292~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][2]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][2]~regout\,
	combout => \ADC_Manager1|Selector292~0_combout\);

-- Location: LCFF_X15_Y9_N17
\ADC_Manager1|c_long_func_input[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector292~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][2]~regout\);

-- Location: LCCOMB_X15_Y9_N16
\corr_long|input_func_5[82]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[82]~42_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[35][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[10][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[10][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[82]~42_combout\);

-- Location: LCFF_X20_Y9_N25
\ADC_Manager1|c_preamb_func[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][3]~regout\);

-- Location: LCCOMB_X20_Y9_N24
\ADC_Manager1|Selector291~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector291~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][3]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][3]~regout\,
	combout => \ADC_Manager1|Selector291~0_combout\);

-- Location: LCFF_X20_Y9_N3
\ADC_Manager1|c_long_func_input[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector291~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][3]~regout\);

-- Location: LCFF_X22_Y9_N25
\ADC_Manager1|c_preamb_func[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][3]~regout\);

-- Location: LCFF_X8_Y13_N27
\ADC_Manager1|c_1_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][3]~regout\);

-- Location: LCCOMB_X22_Y9_N24
\ADC_Manager1|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][3]~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][3]~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][3]~regout\,
	datad => \ADC_Manager1|c_1_func[0][3]~regout\,
	combout => \ADC_Manager1|Selector91~0_combout\);

-- Location: LCCOMB_X18_Y9_N26
\ADC_Manager1|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~1_combout\ = (\ADC_Manager1|Selector91~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][3]~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|Selector91~0_combout\,
	combout => \ADC_Manager1|Selector91~1_combout\);

-- Location: LCFF_X5_Y13_N25
\ADC_Manager1|c_0_func[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][3]~regout\);

-- Location: LCCOMB_X8_Y13_N20
\ADC_Manager1|Selector91~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_1_func[0][3]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_0_func[0][3]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[0][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_1_func[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[0][3]~regout\,
	datad => \ADC_Manager1|c_1_func[0][3]~regout\,
	combout => \ADC_Manager1|Selector91~3_combout\);

-- Location: LCCOMB_X18_Y9_N20
\ADC_Manager1|Selector91~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector91~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[10][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][3]~regout\,
	datab => \ADC_Manager1|Selector91~3_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector91~4_combout\);

-- Location: LCCOMB_X18_Y9_N10
\ADC_Manager1|Selector91~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector91~5_combout\ = (\ADC_Manager1|Selector91~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector91~2_combout\) # (\ADC_Manager1|Selector91~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector91~2_combout\,
	datab => \ADC_Manager1|Selector91~1_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector91~4_combout\,
	combout => \ADC_Manager1|Selector91~5_combout\);

-- Location: LCFF_X18_Y9_N11
\ADC_Manager1|c_long_func_input[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector91~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][3]~regout\);

-- Location: LCCOMB_X20_Y9_N2
\corr_long|input_func_5[83]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[83]~43_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[35][3]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[10][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[35][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[10][3]~regout\,
	combout => \corr_long|input_func_5[83]~43_combout\);

-- Location: LCCOMB_X5_Y13_N22
\ADC_Manager1|Selector90~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~3_combout\ = (\ADC_Manager1|c_1_func[0][4]~regout\ & ((\ADC_Manager1|c_0_func[0][4]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_1_func[0][4]~regout\ 
-- & (\ADC_Manager1|c_0_func[0][4]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][4]~regout\,
	datab => \ADC_Manager1|c_0_func[0][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector90~3_combout\);

-- Location: LCCOMB_X18_Y9_N28
\ADC_Manager1|Selector90~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|Selector90~3_combout\))) # (!\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|c_long_func_input[10][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[10][4]~regout\,
	datac => \ADC_Manager1|Selector90~3_combout\,
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector90~4_combout\);

-- Location: LCCOMB_X18_Y9_N22
\ADC_Manager1|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~1_combout\ = (\ADC_Manager1|Selector90~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][4]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector90~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[10][4]~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector90~1_combout\);

-- Location: LCCOMB_X18_Y9_N18
\ADC_Manager1|Selector90~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector90~5_combout\ = (\ADC_Manager1|Selector90~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector90~2_combout\) # (\ADC_Manager1|Selector90~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector90~2_combout\,
	datab => \ADC_Manager1|Selector90~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector90~1_combout\,
	combout => \ADC_Manager1|Selector90~5_combout\);

-- Location: LCFF_X18_Y9_N19
\ADC_Manager1|c_long_func_input[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector90~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][4]~regout\);

-- Location: LCFF_X20_Y9_N21
\ADC_Manager1|c_preamb_func[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][4]~regout\);

-- Location: LCCOMB_X20_Y9_N20
\ADC_Manager1|Selector290~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector290~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][4]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][4]~regout\,
	combout => \ADC_Manager1|Selector290~0_combout\);

-- Location: LCFF_X17_Y9_N7
\ADC_Manager1|c_long_func_input[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector290~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][4]~regout\);

-- Location: LCCOMB_X17_Y9_N6
\corr_long|input_func_5[84]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[84]~44_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[35][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[10][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[10][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[35][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[84]~44_combout\);

-- Location: LCFF_X20_Y9_N29
\ADC_Manager1|c_preamb_func[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][5]~regout\);

-- Location: LCCOMB_X20_Y9_N28
\ADC_Manager1|Selector289~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector289~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][5]~regout\,
	combout => \ADC_Manager1|Selector289~0_combout\);

-- Location: LCFF_X17_Y9_N23
\ADC_Manager1|c_long_func_input[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector289~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][5]~regout\);

-- Location: LCCOMB_X7_Y7_N16
\ADC_Manager1|c_0_func[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[0][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_0_func[0][5]~feeder_combout\);

-- Location: LCFF_X7_Y7_N17
\ADC_Manager1|c_0_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[0][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[0][5]~regout\);

-- Location: LCCOMB_X7_Y7_N24
\ADC_Manager1|c_1_func[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[0][5]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	combout => \ADC_Manager1|c_1_func[0][5]~feeder_combout\);

-- Location: LCFF_X7_Y7_N25
\ADC_Manager1|c_1_func[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[0][5]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][5]~regout\);

-- Location: LCCOMB_X22_Y9_N20
\ADC_Manager1|Selector89~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[0][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|c_0_func[0][5]~regout\)))) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_0_func[0][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & 
-- ((\ADC_Manager1|c_1_func[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_0_func[0][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[0][5]~regout\,
	combout => \ADC_Manager1|Selector89~3_combout\);

-- Location: LCCOMB_X22_Y9_N18
\ADC_Manager1|Selector89~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector89~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[10][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector89~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[10][5]~regout\,
	combout => \ADC_Manager1|Selector89~4_combout\);

-- Location: LCCOMB_X22_Y9_N4
\ADC_Manager1|Selector89~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[0][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[10][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_1_func[0][5]~regout\,
	datac => \ADC_Manager1|Equal4~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[10][5]~regout\,
	combout => \ADC_Manager1|Selector89~2_combout\);

-- Location: LCFF_X22_Y9_N31
\ADC_Manager1|c_preamb_func[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][5]~regout\);

-- Location: LCCOMB_X22_Y9_N30
\ADC_Manager1|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[0][5]~regout\) # ((\ADC_Manager1|c_preamb_func[10][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[10][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[0][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector89~0_combout\);

-- Location: LCCOMB_X22_Y9_N2
\ADC_Manager1|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~1_combout\ = (\ADC_Manager1|Selector89~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][5]~regout\,
	datab => \ADC_Manager1|Selector89~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector89~1_combout\);

-- Location: LCCOMB_X22_Y9_N12
\ADC_Manager1|Selector89~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector89~5_combout\ = (\ADC_Manager1|Selector89~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector89~4_combout\) # (\ADC_Manager1|Selector89~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector89~4_combout\,
	datac => \ADC_Manager1|Selector89~2_combout\,
	datad => \ADC_Manager1|Selector89~1_combout\,
	combout => \ADC_Manager1|Selector89~5_combout\);

-- Location: LCFF_X22_Y9_N13
\ADC_Manager1|c_long_func_input[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector89~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][5]~regout\);

-- Location: LCCOMB_X17_Y9_N22
\corr_long|input_func_5[85]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[85]~45_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[35][5]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[10][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[35][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[10][5]~regout\,
	combout => \corr_long|input_func_5[85]~45_combout\);

-- Location: LCFF_X20_Y9_N5
\ADC_Manager1|c_preamb_func[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][6]~regout\);

-- Location: LCCOMB_X20_Y9_N4
\ADC_Manager1|Selector288~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector288~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][6]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][6]~regout\,
	combout => \ADC_Manager1|Selector288~0_combout\);

-- Location: LCFF_X20_Y9_N23
\ADC_Manager1|c_long_func_input[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector288~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][6]~regout\);

-- Location: LCFF_X8_Y13_N17
\ADC_Manager1|c_1_func[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[0][6]~regout\);

-- Location: LCCOMB_X9_Y12_N30
\ADC_Manager1|Selector88~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[0][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[10][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[10][6]~regout\,
	datac => \ADC_Manager1|c_1_func[0][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector88~2_combout\);

-- Location: LCFF_X8_Y13_N23
\ADC_Manager1|c_preamb_func[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[10][6]~regout\);

-- Location: LCCOMB_X8_Y13_N22
\ADC_Manager1|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~0_combout\ = (\ADC_Manager1|c_1_func[0][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[10][6]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[0][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[10][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[0][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[10][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector88~0_combout\);

-- Location: LCCOMB_X9_Y12_N6
\ADC_Manager1|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~1_combout\ = (\ADC_Manager1|Selector88~0_combout\) # ((\ADC_Manager1|c_long_func_input[10][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[10][6]~regout\,
	datac => \ADC_Manager1|Selector88~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector88~1_combout\);

-- Location: LCCOMB_X9_Y12_N28
\ADC_Manager1|Selector88~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector88~5_combout\ = (\ADC_Manager1|Selector88~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector88~4_combout\) # (\ADC_Manager1|Selector88~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector88~4_combout\,
	datab => \ADC_Manager1|Selector88~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector88~1_combout\,
	combout => \ADC_Manager1|Selector88~5_combout\);

-- Location: LCFF_X9_Y12_N29
\ADC_Manager1|c_long_func_input[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector88~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[10][6]~regout\);

-- Location: LCCOMB_X20_Y9_N22
\corr_long|input_func_5[86]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[86]~46_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[35][6]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[10][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[35][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[10][6]~regout\,
	combout => \corr_long|input_func_5[86]~46_combout\);

-- Location: LCFF_X20_Y9_N27
\ADC_Manager1|c_preamb_func[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[35][7]~regout\);

-- Location: LCCOMB_X20_Y9_N26
\ADC_Manager1|Selector287~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector287~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[35][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[35][7]~regout\,
	combout => \ADC_Manager1|Selector287~0_combout\);

-- Location: LCFF_X18_Y9_N3
\ADC_Manager1|c_long_func_input[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector287~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[35][7]~regout\);

-- Location: LCCOMB_X18_Y9_N2
\corr_long|input_func_5[87]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[87]~47_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[35][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[10][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[10][7]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[35][7]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[87]~47_combout\);

-- Location: DSPMULT_X16_Y9_N1
\corr_long|gate5|Mult10|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X13_Y10_N26
\corr_long|input_adc_5[88]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[88]~32_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(32)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(88),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(32),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[88]~32_combout\);

-- Location: LCCOMB_X17_Y9_N18
\corr_long|input_adc_5[89]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[89]~33_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(33))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(33),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(89),
	combout => \corr_long|input_adc_5[89]~33_combout\);

-- Location: LCCOMB_X12_Y10_N16
\corr_long|input_adc_5[90]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[90]~34_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(34)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(90),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(34),
	combout => \corr_long|input_adc_5[90]~34_combout\);

-- Location: LCCOMB_X12_Y9_N4
\corr_long|input_adc_5[91]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[91]~35_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(35))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(35),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(91),
	combout => \corr_long|input_adc_5[91]~35_combout\);

-- Location: LCCOMB_X12_Y9_N24
\corr_long|input_adc_5[92]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[92]~36_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(36)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(92),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(36),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[92]~36_combout\);

-- Location: LCCOMB_X12_Y12_N18
\corr_long|input_adc_5[93]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[93]~37_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(37))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(37),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(93),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[93]~37_combout\);

-- Location: LCCOMB_X15_Y10_N6
\corr_long|input_adc_5[94]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[94]~38_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(38))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(38),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(94),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[94]~38_combout\);

-- Location: LCCOMB_X12_Y12_N26
\corr_long|input_adc_5[95]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[95]~39_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(39)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(95),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(39),
	datac => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[95]~39_combout\);

-- Location: LCCOMB_X8_Y1_N4
\ADC_Manager1|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~18_combout\ = (\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(3) & (\ADC_Manager1|Decoder0~2_combout\ & \ADC_Manager1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|Decoder0~2_combout\,
	datad => \ADC_Manager1|LessThan1~0_combout\,
	combout => \ADC_Manager1|Decoder0~18_combout\);

-- Location: LCFF_X7_Y9_N13
\ADC_Manager1|c_preamb_func[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][0]~regout\);

-- Location: LCCOMB_X7_Y9_N12
\ADC_Manager1|Selector302~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector302~0_combout\ = (\ADC_Manager1|c_preamb_func[36][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector302~0_combout\);

-- Location: LCFF_X15_Y9_N3
\ADC_Manager1|c_long_func_input[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector302~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][0]~regout\);

-- Location: LCCOMB_X15_Y9_N2
\corr_long|input_func_5[88]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[88]~32_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[88]~32_combout\);

-- Location: LCCOMB_X9_Y1_N20
\ADC_Manager1|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~19_combout\ = (!\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder1~18_combout\ & \ADC_Manager1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder1~18_combout\,
	datad => \ADC_Manager1|Decoder0~2_combout\,
	combout => \ADC_Manager1|Decoder0~19_combout\);

-- Location: LCFF_X8_Y10_N7
\ADC_Manager1|c_preamb_func[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][1]~regout\);

-- Location: LCCOMB_X8_Y10_N6
\ADC_Manager1|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][1]~regout\) # ((\ADC_Manager1|c_preamb_func[11][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[11][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[1][1]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector101~0_combout\);

-- Location: LCCOMB_X19_Y12_N14
\ADC_Manager1|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~1_combout\ = (\ADC_Manager1|Selector101~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][1]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|Selector101~0_combout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|c_long_func_input[11][1]~regout\,
	combout => \ADC_Manager1|Selector101~1_combout\);

-- Location: LCCOMB_X9_Y12_N16
\ADC_Manager1|Selector101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~3_combout\ = (\ADC_Manager1|c_1_func[1][1]~regout\ & ((\ADC_Manager1|c_0_func[1][1]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # 
-- (!\ADC_Manager1|c_1_func[1][1]~regout\ & (\ADC_Manager1|c_0_func[1][1]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][1]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_0_func[1][1]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector101~3_combout\);

-- Location: LCCOMB_X19_Y12_N16
\ADC_Manager1|Selector101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector101~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[11][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector101~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][1]~regout\,
	combout => \ADC_Manager1|Selector101~4_combout\);

-- Location: LCCOMB_X19_Y12_N24
\ADC_Manager1|Selector101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[1][1]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[11][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[11][1]~regout\,
	datac => \ADC_Manager1|c_1_func[1][1]~regout\,
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector101~2_combout\);

-- Location: LCCOMB_X19_Y12_N28
\ADC_Manager1|Selector101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector101~5_combout\ = (\ADC_Manager1|Selector101~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector101~4_combout\) # (\ADC_Manager1|Selector101~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector101~1_combout\,
	datac => \ADC_Manager1|Selector101~4_combout\,
	datad => \ADC_Manager1|Selector101~2_combout\,
	combout => \ADC_Manager1|Selector101~5_combout\);

-- Location: LCFF_X19_Y12_N29
\ADC_Manager1|c_long_func_input[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector101~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][1]~regout\);

-- Location: LCFF_X7_Y9_N11
\ADC_Manager1|c_preamb_func[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][1]~regout\);

-- Location: LCCOMB_X7_Y9_N10
\ADC_Manager1|Selector301~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector301~0_combout\ = (\ADC_Manager1|c_preamb_func[36][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector301~0_combout\);

-- Location: LCFF_X15_Y9_N29
\ADC_Manager1|c_long_func_input[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector301~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][1]~regout\);

-- Location: LCCOMB_X15_Y9_N28
\corr_long|input_func_5[89]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[89]~33_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][1]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[89]~33_combout\);

-- Location: LCFF_X7_Y9_N9
\ADC_Manager1|c_preamb_func[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][2]~regout\);

-- Location: LCCOMB_X7_Y9_N8
\ADC_Manager1|Selector300~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector300~0_combout\ = (\ADC_Manager1|c_preamb_func[36][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector300~0_combout\);

-- Location: LCFF_X17_Y9_N31
\ADC_Manager1|c_long_func_input[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector300~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][2]~regout\);

-- Location: LCCOMB_X22_Y9_N22
\ADC_Manager1|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~1_combout\ = (\ADC_Manager1|Selector100~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][2]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector100~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[11][2]~regout\,
	datac => \ADC_Manager1|main_state.read_init_mem~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector100~1_combout\);

-- Location: LCCOMB_X22_Y9_N16
\ADC_Manager1|Selector100~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[1][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|c_long_func_input[11][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[11][2]~regout\,
	datac => \ADC_Manager1|c_1_func[1][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector100~2_combout\);

-- Location: LCCOMB_X22_Y9_N8
\ADC_Manager1|Selector100~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector100~5_combout\ = (\ADC_Manager1|Selector100~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector100~4_combout\) # (\ADC_Manager1|Selector100~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector100~4_combout\,
	datab => \ADC_Manager1|Selector100~1_combout\,
	datac => \ADC_Manager1|Selector100~2_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector100~5_combout\);

-- Location: LCFF_X22_Y9_N9
\ADC_Manager1|c_long_func_input[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector100~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][2]~regout\);

-- Location: LCCOMB_X17_Y9_N30
\corr_long|input_func_5[90]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[90]~34_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[36][2]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[11][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[36][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[11][2]~regout\,
	combout => \corr_long|input_func_5[90]~34_combout\);

-- Location: LCCOMB_X5_Y6_N22
\ADC_Manager1|c_1_func[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_1_func[1][3]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \ADC_Manager1|c_1_func[1][3]~feeder_combout\);

-- Location: LCFF_X5_Y6_N23
\ADC_Manager1|c_1_func[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_1_func[1][3]~feeder_combout\,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][3]~regout\);

-- Location: LCCOMB_X8_Y10_N30
\ADC_Manager1|Selector99~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[1][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[11][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal4~0_combout\,
	datab => \ADC_Manager1|c_1_func[1][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[11][3]~regout\,
	combout => \ADC_Manager1|Selector99~2_combout\);

-- Location: LCCOMB_X8_Y10_N8
\ADC_Manager1|Selector99~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector99~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[11][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector99~3_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Mux88~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][3]~regout\,
	combout => \ADC_Manager1|Selector99~4_combout\);

-- Location: LCCOMB_X8_Y10_N0
\ADC_Manager1|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~1_combout\ = (\ADC_Manager1|Selector99~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][3]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector99~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[11][3]~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \ADC_Manager1|Selector99~1_combout\);

-- Location: LCCOMB_X8_Y10_N20
\ADC_Manager1|Selector99~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector99~5_combout\ = (\ADC_Manager1|Selector99~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector99~2_combout\) # (\ADC_Manager1|Selector99~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector99~2_combout\,
	datac => \ADC_Manager1|Selector99~4_combout\,
	datad => \ADC_Manager1|Selector99~1_combout\,
	combout => \ADC_Manager1|Selector99~5_combout\);

-- Location: LCFF_X15_Y10_N9
\ADC_Manager1|c_long_func_input[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector99~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][3]~regout\);

-- Location: LCFF_X7_Y9_N27
\ADC_Manager1|c_preamb_func[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][3]~regout\);

-- Location: LCCOMB_X7_Y9_N26
\ADC_Manager1|Selector299~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector299~0_combout\ = (\ADC_Manager1|c_preamb_func[36][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector299~0_combout\);

-- Location: LCFF_X15_Y9_N31
\ADC_Manager1|c_long_func_input[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector299~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][3]~regout\);

-- Location: LCCOMB_X15_Y9_N30
\corr_long|input_func_5[91]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[91]~35_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][3]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[91]~35_combout\);

-- Location: LCFF_X7_Y9_N15
\ADC_Manager1|c_preamb_func[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][4]~regout\);

-- Location: LCCOMB_X7_Y9_N14
\ADC_Manager1|Selector298~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector298~0_combout\ = (\ADC_Manager1|c_preamb_func[36][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector298~0_combout\);

-- Location: LCFF_X18_Y9_N13
\ADC_Manager1|c_long_func_input[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector298~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][4]~regout\);

-- Location: LCCOMB_X18_Y9_N12
\corr_long|input_func_5[92]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[92]~36_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[11][4]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[36][4]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[92]~36_combout\);

-- Location: LCFF_X6_Y5_N3
\ADC_Manager1|c_1_func[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][5]~regout\);

-- Location: LCFF_X8_Y10_N5
\ADC_Manager1|c_preamb_func[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][5]~regout\);

-- Location: LCCOMB_X8_Y10_N4
\ADC_Manager1|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][5]~regout\) # ((\ADC_Manager1|c_preamb_func[11][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[11][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[1][5]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector97~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\ADC_Manager1|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~1_combout\ = (\ADC_Manager1|Selector97~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][5]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|Selector97~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][5]~regout\,
	combout => \ADC_Manager1|Selector97~1_combout\);

-- Location: LCCOMB_X17_Y12_N14
\ADC_Manager1|Selector97~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector97~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[11][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector97~3_combout\,
	datab => \ADC_Manager1|c_long_func_input[11][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Mux88~0_combout\,
	combout => \ADC_Manager1|Selector97~4_combout\);

-- Location: LCCOMB_X17_Y12_N0
\ADC_Manager1|Selector97~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector97~5_combout\ = (\ADC_Manager1|Selector97~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector97~2_combout\) # (\ADC_Manager1|Selector97~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector97~2_combout\,
	datab => \ADC_Manager1|Selector97~1_combout\,
	datac => \ADC_Manager1|Selector97~4_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector97~5_combout\);

-- Location: LCFF_X17_Y12_N1
\ADC_Manager1|c_long_func_input[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector97~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][5]~regout\);

-- Location: LCFF_X7_Y9_N7
\ADC_Manager1|c_preamb_func[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][5]~regout\);

-- Location: LCCOMB_X7_Y9_N6
\ADC_Manager1|Selector297~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector297~0_combout\ = (\ADC_Manager1|c_preamb_func[36][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector297~0_combout\);

-- Location: LCFF_X17_Y13_N25
\ADC_Manager1|c_long_func_input[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector297~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][5]~regout\);

-- Location: LCCOMB_X17_Y13_N24
\corr_long|input_func_5[93]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[93]~37_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[93]~37_combout\);

-- Location: LCCOMB_X20_Y13_N20
\ADC_Manager1|Selector96~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~2_combout\ = (\ADC_Manager1|Equal4~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[1][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- ((\ADC_Manager1|c_long_func_input[11][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][6]~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Equal4~0_combout\,
	combout => \ADC_Manager1|Selector96~2_combout\);

-- Location: LCFF_X7_Y10_N1
\ADC_Manager1|c_preamb_func[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][6]~regout\);

-- Location: LCCOMB_X7_Y10_N0
\ADC_Manager1|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~0_combout\ = (\ADC_Manager1|c_1_func[1][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[11][6]~regout\)))) # 
-- (!\ADC_Manager1|c_1_func[1][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[11][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector96~0_combout\);

-- Location: LCCOMB_X19_Y12_N30
\ADC_Manager1|Selector96~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~1_combout\ = (\ADC_Manager1|Selector96~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][6]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][6]~regout\,
	datac => \ADC_Manager1|Selector96~0_combout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector96~1_combout\);

-- Location: LCCOMB_X19_Y12_N18
\ADC_Manager1|Selector96~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector96~5_combout\ = (\ADC_Manager1|Selector96~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector96~4_combout\) # (\ADC_Manager1|Selector96~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector96~4_combout\,
	datab => \ADC_Manager1|Selector96~2_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector96~1_combout\,
	combout => \ADC_Manager1|Selector96~5_combout\);

-- Location: LCFF_X19_Y12_N19
\ADC_Manager1|c_long_func_input[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector96~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][6]~regout\);

-- Location: LCFF_X7_Y9_N21
\ADC_Manager1|c_preamb_func[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][6]~regout\);

-- Location: LCCOMB_X7_Y9_N20
\ADC_Manager1|Selector296~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector296~0_combout\ = (\ADC_Manager1|c_preamb_func[36][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector296~0_combout\);

-- Location: LCFF_X15_Y9_N13
\ADC_Manager1|c_long_func_input[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector296~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][6]~regout\);

-- Location: LCCOMB_X15_Y9_N12
\corr_long|input_func_5[94]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[94]~38_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[94]~38_combout\);

-- Location: LCCOMB_X20_Y8_N8
\ADC_Manager1|Selector95~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~3_combout\ = (\ADC_Manager1|c_1_func[1][7]~regout\ & ((\ADC_Manager1|c_0_func[1][7]~regout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_1_func[1][7]~regout\ 
-- & (\ADC_Manager1|c_0_func[1][7]~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[1][7]~regout\,
	datab => \ADC_Manager1|c_0_func[1][7]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector95~3_combout\);

-- Location: LCCOMB_X20_Y8_N4
\ADC_Manager1|Selector95~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~4_combout\ = (!\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Mux88~0_combout\ & (\ADC_Manager1|Selector95~3_combout\)) # (!\ADC_Manager1|Mux88~0_combout\ & ((\ADC_Manager1|c_long_func_input[11][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux88~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(3),
	datac => \ADC_Manager1|Selector95~3_combout\,
	datad => \ADC_Manager1|c_long_func_input[11][7]~regout\,
	combout => \ADC_Manager1|Selector95~4_combout\);

-- Location: LCFF_X5_Y6_N21
\ADC_Manager1|c_1_func[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[1][7]~regout\);

-- Location: LCFF_X8_Y10_N19
\ADC_Manager1|c_preamb_func[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[11][7]~regout\);

-- Location: LCCOMB_X8_Y10_N18
\ADC_Manager1|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~0_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_1_func[1][7]~regout\) # ((\ADC_Manager1|c_preamb_func[11][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & (((\ADC_Manager1|c_preamb_func[11][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_bits~regout\,
	datab => \ADC_Manager1|c_1_func[1][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[11][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector95~0_combout\);

-- Location: LCCOMB_X20_Y8_N10
\ADC_Manager1|Selector95~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~1_combout\ = (\ADC_Manager1|Selector95~0_combout\) # ((\ADC_Manager1|c_long_func_input[11][7]~regout\ & ((\ADC_Manager1|main_state.sending_bits~regout\) # (!\ADC_Manager1|main_state.read_init_mem~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][7]~regout\,
	datac => \ADC_Manager1|main_state.sending_bits~regout\,
	datad => \ADC_Manager1|Selector95~0_combout\,
	combout => \ADC_Manager1|Selector95~1_combout\);

-- Location: LCCOMB_X20_Y8_N0
\ADC_Manager1|Selector95~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector95~5_combout\ = (\ADC_Manager1|Selector95~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|Selector95~2_combout\) # (\ADC_Manager1|Selector95~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector95~2_combout\,
	datab => \ADC_Manager1|Selector95~4_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector95~1_combout\,
	combout => \ADC_Manager1|Selector95~5_combout\);

-- Location: LCFF_X20_Y8_N1
\ADC_Manager1|c_long_func_input[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector95~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[11][7]~regout\);

-- Location: LCFF_X7_Y9_N1
\ADC_Manager1|c_preamb_func[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[36][7]~regout\);

-- Location: LCCOMB_X7_Y9_N0
\ADC_Manager1|Selector295~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector295~0_combout\ = (\ADC_Manager1|c_preamb_func[36][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[36][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector295~0_combout\);

-- Location: LCFF_X17_Y9_N11
\ADC_Manager1|c_long_func_input[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector295~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[36][7]~regout\);

-- Location: LCCOMB_X17_Y9_N10
\corr_long|input_func_5[95]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[95]~39_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[36][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[11][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[11][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[36][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[95]~39_combout\);

-- Location: DSPMULT_X16_Y9_N0
\corr_long|gate5|Mult11|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y9_N16
\corr_long|gate5|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~0_combout\ = (\corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ & (\corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate5|Add9~1\ = CARRY((\corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ & \corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate5|Add9~0_combout\,
	cout => \corr_long|gate5|Add9~1\);

-- Location: LCCOMB_X21_Y9_N24
\corr_long|gate5|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~8_combout\ = ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate5|Add9~7\)))) # (GND)
-- \corr_long|gate5|Add9~9\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate5|Add9~7\))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate5|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~7\,
	combout => \corr_long|gate5|Add9~8_combout\,
	cout => \corr_long|gate5|Add9~9\);

-- Location: LCCOMB_X21_Y9_N28
\corr_long|gate5|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~12_combout\ = ((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate5|Add9~11\)))) # (GND)
-- \corr_long|gate5|Add9~13\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate5|Add9~11\))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate5|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~11\,
	combout => \corr_long|gate5|Add9~12_combout\,
	cout => \corr_long|gate5|Add9~13\);

-- Location: LCCOMB_X21_Y9_N30
\corr_long|gate5|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~14_combout\ = (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate5|Add9~13\ & VCC)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ 
-- & (!\corr_long|gate5|Add9~13\)))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Add9~13\)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate5|Add9~13\) # (GND)))))
-- \corr_long|gate5|Add9~15\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate5|Add9~13\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate5|Add9~13\) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~13\,
	combout => \corr_long|gate5|Add9~14_combout\,
	cout => \corr_long|gate5|Add9~15\);

-- Location: LCCOMB_X21_Y8_N2
\corr_long|gate5|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~18_combout\ = (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate5|Add9~17\ & VCC)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ 
-- & (!\corr_long|gate5|Add9~17\)))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Add9~17\)) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate5|Add9~17\) # (GND)))))
-- \corr_long|gate5|Add9~19\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate5|Add9~17\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate5|Add9~17\) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~17\,
	combout => \corr_long|gate5|Add9~18_combout\,
	cout => \corr_long|gate5|Add9~19\);

-- Location: LCCOMB_X15_Y13_N12
\corr_long|input_adc_5[56]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[56]~16_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(0))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(0),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(56),
	combout => \corr_long|input_adc_5[56]~16_combout\);

-- Location: LCCOMB_X14_Y10_N10
\corr_long|input_adc_5[57]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[57]~17_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(1)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(57),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(1),
	combout => \corr_long|input_adc_5[57]~17_combout\);

-- Location: LCCOMB_X15_Y10_N14
\corr_long|input_adc_5[58]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[58]~18_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(2))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(2),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(58),
	combout => \corr_long|input_adc_5[58]~18_combout\);

-- Location: LCCOMB_X15_Y9_N20
\corr_long|input_adc_5[59]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[59]~19_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(3))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(3),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(59),
	combout => \corr_long|input_adc_5[59]~19_combout\);

-- Location: LCCOMB_X12_Y10_N8
\corr_long|input_adc_5[60]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[60]~20_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(4))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(4),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(60),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[60]~20_combout\);

-- Location: LCCOMB_X12_Y10_N18
\corr_long|input_adc_5[61]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[61]~21_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(5))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(5),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(61),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[61]~21_combout\);

-- Location: LCCOMB_X12_Y10_N30
\corr_long|input_adc_5[62]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[62]~22_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(6)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(62),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(6),
	combout => \corr_long|input_adc_5[62]~22_combout\);

-- Location: LCCOMB_X12_Y9_N20
\corr_long|input_adc_5[63]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[63]~23_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(7))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(7),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(63),
	combout => \corr_long|input_adc_5[63]~23_combout\);

-- Location: LCCOMB_X26_Y9_N10
\ADC_Manager1|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~14_combout\ = (\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~13_combout\,
	combout => \ADC_Manager1|Decoder0~14_combout\);

-- Location: LCFF_X20_Y10_N21
\ADC_Manager1|c_preamb_func[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][0]~regout\);

-- Location: LCCOMB_X20_Y10_N20
\ADC_Manager1|Selector270~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector270~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][0]~regout\,
	combout => \ADC_Manager1|Selector270~0_combout\);

-- Location: LCFF_X13_Y10_N1
\ADC_Manager1|c_long_func_input[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector270~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][0]~regout\);

-- Location: LCCOMB_X13_Y10_N0
\corr_long|input_func_5[56]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[56]~16_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[56]~16_combout\);

-- Location: LCFF_X20_Y10_N27
\ADC_Manager1|c_preamb_func[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][1]~regout\);

-- Location: LCCOMB_X20_Y10_N26
\ADC_Manager1|Selector269~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector269~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][1]~regout\,
	combout => \ADC_Manager1|Selector269~0_combout\);

-- Location: LCFF_X15_Y10_N19
\ADC_Manager1|c_long_func_input[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector269~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][1]~regout\);

-- Location: LCCOMB_X15_Y10_N18
\corr_long|input_func_5[57]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[57]~17_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[57]~17_combout\);

-- Location: LCFF_X21_Y10_N29
\ADC_Manager1|c_preamb_func[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][2]~regout\);

-- Location: LCCOMB_X21_Y10_N28
\ADC_Manager1|Selector268~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector268~0_combout\ = (\ADC_Manager1|c_preamb_func[32][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[32][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector268~0_combout\);

-- Location: LCFF_X15_Y10_N29
\ADC_Manager1|c_long_func_input[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector268~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][2]~regout\);

-- Location: LCCOMB_X15_Y10_N28
\corr_long|input_func_5[58]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[58]~18_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[58]~18_combout\);

-- Location: LCFF_X21_Y10_N27
\ADC_Manager1|c_preamb_func[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][3]~regout\);

-- Location: LCCOMB_X21_Y10_N26
\ADC_Manager1|Selector267~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector267~0_combout\ = (\ADC_Manager1|c_preamb_func[32][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[32][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector267~0_combout\);

-- Location: LCFF_X15_Y10_N31
\ADC_Manager1|c_long_func_input[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector267~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][3]~regout\);

-- Location: LCCOMB_X15_Y10_N30
\corr_long|input_func_5[59]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[59]~19_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[59]~19_combout\);

-- Location: LCFF_X21_Y10_N31
\ADC_Manager1|c_preamb_func[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][4]~regout\);

-- Location: LCCOMB_X21_Y10_N30
\ADC_Manager1|Selector266~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector266~0_combout\ = (\ADC_Manager1|c_preamb_func[32][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[32][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector266~0_combout\);

-- Location: LCFF_X17_Y13_N7
\ADC_Manager1|c_long_func_input[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector266~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][4]~regout\);

-- Location: LCCOMB_X17_Y13_N6
\corr_long|input_func_5[60]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[60]~20_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[60]~20_combout\);

-- Location: LCFF_X20_Y10_N23
\ADC_Manager1|c_preamb_func[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][5]~regout\);

-- Location: LCCOMB_X20_Y10_N22
\ADC_Manager1|Selector265~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector265~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][5]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][5]~regout\,
	combout => \ADC_Manager1|Selector265~0_combout\);

-- Location: LCFF_X15_Y10_N23
\ADC_Manager1|c_long_func_input[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector265~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][5]~regout\);

-- Location: LCCOMB_X15_Y10_N22
\corr_long|input_func_5[61]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[61]~21_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][5]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[32][5]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[61]~21_combout\);

-- Location: LCCOMB_X9_Y10_N26
\ADC_Manager1|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux57~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[7][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[7][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	combout => \ADC_Manager1|Mux57~0_combout\);

-- Location: LCCOMB_X9_Y10_N6
\ADC_Manager1|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux57~3_combout\ = (\ADC_Manager1|Mux57~2_combout\ & (((\ADC_Manager1|c_long_func_input[7][6]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2)))) # (!\ADC_Manager1|Mux57~2_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) & 
-- (\ADC_Manager1|Mux57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux57~2_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|Mux57~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	combout => \ADC_Manager1|Mux57~3_combout\);

-- Location: LCCOMB_X9_Y10_N8
\ADC_Manager1|Selector64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux57~3_combout\) # ((\ADC_Manager1|c_long_func_input[7][6]~regout\ & \ADC_Manager1|c_long_func_input~0_combout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input[7][6]~regout\ & (\ADC_Manager1|c_long_func_input~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux57~3_combout\,
	combout => \ADC_Manager1|Selector64~1_combout\);

-- Location: LCCOMB_X26_Y9_N6
\ADC_Manager1|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~15_combout\ = (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~15_combout\);

-- Location: LCFF_X18_Y8_N9
\ADC_Manager1|c_preamb_func[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[7][6]~regout\);

-- Location: LCCOMB_X18_Y8_N8
\ADC_Manager1|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~0_combout\ = (\ADC_Manager1|c_0_func[7][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[7][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[7][6]~regout\ & (((\ADC_Manager1|c_preamb_func[7][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[7][6]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[7][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector64~0_combout\);

-- Location: LCCOMB_X17_Y10_N28
\ADC_Manager1|Selector64~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~2_combout\ = (\ADC_Manager1|Selector64~1_combout\) # ((\ADC_Manager1|Selector64~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Mux57~0_combout\,
	datac => \ADC_Manager1|Selector64~1_combout\,
	datad => \ADC_Manager1|Selector64~0_combout\,
	combout => \ADC_Manager1|Selector64~2_combout\);

-- Location: LCFF_X17_Y10_N29
\ADC_Manager1|c_long_func_input[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector64~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][6]~regout\);

-- Location: LCFF_X20_Y10_N19
\ADC_Manager1|c_preamb_func[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][6]~regout\);

-- Location: LCCOMB_X20_Y10_N18
\ADC_Manager1|Selector264~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector264~0_combout\ = (\ADC_Manager1|c_preamb_func[32][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[32][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector264~0_combout\);

-- Location: LCFF_X17_Y10_N27
\ADC_Manager1|c_long_func_input[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector264~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][6]~regout\);

-- Location: LCCOMB_X17_Y10_N26
\corr_long|input_func_5[62]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[62]~22_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[7][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][6]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[62]~22_combout\);

-- Location: LCFF_X8_Y10_N17
\ADC_Manager1|c_1_func[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[7][7]~regout\);

-- Location: LCCOMB_X9_Y10_N0
\ADC_Manager1|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux56~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[7][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[7][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[7][7]~regout\,
	datad => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	combout => \ADC_Manager1|Mux56~1_combout\);

-- Location: LCCOMB_X9_Y10_N4
\ADC_Manager1|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux56~2_combout\ = (\ADC_Manager1|Mux56~0_combout\ & ((\ADC_Manager1|Mux56~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux56~0_combout\ & 
-- (\ADC_Manager1|Mux56~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux56~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux56~1_combout\,
	combout => \ADC_Manager1|Mux56~2_combout\);

-- Location: LCCOMB_X9_Y10_N14
\ADC_Manager1|Selector63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~1_combout\ = (\ADC_Manager1|c_long_func_input[7][7]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux56~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[7][7]~regout\ & (((\ADC_Manager1|Mux56~2_combout\ & \ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Mux56~2_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector63~1_combout\);

-- Location: LCCOMB_X14_Y10_N2
\ADC_Manager1|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux56~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_0_func[7][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_long_func_input[7][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_0_func[7][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	combout => \ADC_Manager1|Mux56~3_combout\);

-- Location: LCCOMB_X14_Y10_N4
\ADC_Manager1|Selector63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~2_combout\ = (\ADC_Manager1|Selector63~0_combout\) # ((\ADC_Manager1|Selector63~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux56~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector63~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector63~1_combout\,
	datad => \ADC_Manager1|Mux56~3_combout\,
	combout => \ADC_Manager1|Selector63~2_combout\);

-- Location: LCFF_X14_Y10_N5
\ADC_Manager1|c_long_func_input[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector63~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[7][7]~regout\);

-- Location: LCFF_X20_Y10_N31
\ADC_Manager1|c_preamb_func[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[32][7]~regout\);

-- Location: LCCOMB_X20_Y10_N30
\ADC_Manager1|Selector263~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector263~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[32][7]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[32][7]~regout\,
	combout => \ADC_Manager1|Selector263~0_combout\);

-- Location: LCFF_X14_Y10_N9
\ADC_Manager1|c_long_func_input[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector263~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[32][7]~regout\);

-- Location: LCCOMB_X14_Y10_N8
\corr_long|input_func_5[63]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[63]~23_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[32][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[7][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[7][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[32][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[63]~23_combout\);

-- Location: DSPMULT_X16_Y10_N0
\corr_long|gate5|Mult7|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y9_N14
\corr_long|input_adc_5[48]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[48]~24_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(120)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(120),
	combout => \corr_long|input_adc_5[48]~24_combout\);

-- Location: LCCOMB_X15_Y13_N18
\corr_long|input_adc_5[49]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[49]~25_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(121)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(49),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(121),
	combout => \corr_long|input_adc_5[49]~25_combout\);

-- Location: LCCOMB_X12_Y9_N0
\corr_long|input_adc_5[50]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[50]~26_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(122))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(122),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(50),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[50]~26_combout\);

-- Location: LCCOMB_X15_Y10_N26
\corr_long|input_adc_5[51]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[51]~27_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(123))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(51),
	combout => \corr_long|input_adc_5[51]~27_combout\);

-- Location: LCCOMB_X12_Y10_N22
\corr_long|input_adc_5[52]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[52]~28_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(124))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(52),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[52]~28_combout\);

-- Location: LCCOMB_X12_Y10_N0
\corr_long|input_adc_5[53]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[53]~29_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(125)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(53),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[53]~29_combout\);

-- Location: LCCOMB_X12_Y10_N28
\corr_long|input_adc_5[54]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[54]~30_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(126))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(126),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(54),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[54]~30_combout\);

-- Location: LCCOMB_X12_Y10_N6
\corr_long|input_adc_5[55]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[55]~31_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(127)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(55),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(127),
	combout => \corr_long|input_adc_5[55]~31_combout\);

-- Location: LCCOMB_X26_Y9_N8
\ADC_Manager1|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~16_combout\ = (\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|ram_counter\(1) & \ADC_Manager1|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|ram_counter\(1),
	datad => \ADC_Manager1|Decoder0~13_combout\,
	combout => \ADC_Manager1|Decoder0~16_combout\);

-- Location: LCFF_X7_Y12_N7
\ADC_Manager1|c_preamb_func[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][0]~regout\);

-- Location: LCCOMB_X7_Y12_N6
\ADC_Manager1|Selector262~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector262~0_combout\ = (\ADC_Manager1|c_preamb_func[31][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector262~0_combout\);

-- Location: LCFF_X13_Y10_N5
\ADC_Manager1|c_long_func_input[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector262~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][0]~regout\);

-- Location: LCCOMB_X13_Y10_N4
\corr_long|input_func_5[48]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[48]~24_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][0]~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[31][0]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[48]~24_combout\);

-- Location: LCFF_X7_Y12_N9
\ADC_Manager1|c_preamb_func[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][1]~regout\);

-- Location: LCCOMB_X7_Y12_N8
\ADC_Manager1|Selector261~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector261~0_combout\ = (\ADC_Manager1|c_preamb_func[31][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector261~0_combout\);

-- Location: LCFF_X15_Y12_N31
\ADC_Manager1|c_long_func_input[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector261~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][1]~regout\);

-- Location: LCCOMB_X15_Y12_N30
\corr_long|input_func_5[49]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[49]~25_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[49]~25_combout\);

-- Location: LCFF_X7_Y12_N31
\ADC_Manager1|c_preamb_func[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][2]~regout\);

-- Location: LCCOMB_X7_Y12_N30
\ADC_Manager1|Selector260~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector260~0_combout\ = (\ADC_Manager1|c_preamb_func[31][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector260~0_combout\);

-- Location: LCFF_X15_Y12_N3
\ADC_Manager1|c_long_func_input[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector260~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][2]~regout\);

-- Location: LCCOMB_X15_Y12_N2
\corr_long|input_func_5[50]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[50]~26_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][2]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[50]~26_combout\);

-- Location: LCFF_X7_Y12_N27
\ADC_Manager1|c_preamb_func[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][3]~regout\);

-- Location: LCCOMB_X7_Y12_N26
\ADC_Manager1|Selector259~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector259~0_combout\ = (\ADC_Manager1|c_preamb_func[31][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector259~0_combout\);

-- Location: LCFF_X15_Y12_N27
\ADC_Manager1|c_long_func_input[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector259~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][3]~regout\);

-- Location: LCCOMB_X15_Y12_N26
\corr_long|input_func_5[51]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[51]~27_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[51]~27_combout\);

-- Location: LCFF_X7_Y12_N19
\ADC_Manager1|c_preamb_func[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][4]~regout\);

-- Location: LCCOMB_X7_Y12_N18
\ADC_Manager1|Selector258~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector258~0_combout\ = (\ADC_Manager1|c_preamb_func[31][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector258~0_combout\);

-- Location: LCFF_X15_Y10_N3
\ADC_Manager1|c_long_func_input[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector258~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][4]~regout\);

-- Location: LCCOMB_X15_Y10_N2
\corr_long|input_func_5[52]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[52]~28_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][4]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[52]~28_combout\);

-- Location: LCFF_X21_Y9_N15
\ADC_Manager1|c_preamb_func[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][5]~regout\);

-- Location: LCCOMB_X21_Y9_N14
\ADC_Manager1|Selector257~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector257~0_combout\ = (\ADC_Manager1|c_preamb_func[31][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector257~0_combout\);

-- Location: LCFF_X15_Y10_N5
\ADC_Manager1|c_long_func_input[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector257~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][5]~regout\);

-- Location: LCCOMB_X15_Y10_N4
\corr_long|input_func_5[53]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[53]~29_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][5]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[53]~29_combout\);

-- Location: LCCOMB_X8_Y9_N10
\ADC_Manager1|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~17_combout\ = (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|Decoder0~10_combout\ & \ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|Decoder0~10_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~17_combout\);

-- Location: LCFF_X8_Y12_N7
\ADC_Manager1|c_preamb_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[6][6]~regout\);

-- Location: LCCOMB_X13_Y12_N4
\ADC_Manager1|Decoder2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~12_combout\ = (\ADC_Manager1|Decoder2~11_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & \ADC_Manager1|Decoder2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~11_combout\,
	datab => \ADC_Manager1|Decoder0~6_combout\,
	datac => \ADC_Manager1|LessThan2~2_combout\,
	datad => \ADC_Manager1|Decoder2~0_combout\,
	combout => \ADC_Manager1|Decoder2~12_combout\);

-- Location: LCFF_X8_Y7_N27
\ADC_Manager1|c_0_func[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[6][6]~regout\);

-- Location: LCCOMB_X8_Y12_N6
\ADC_Manager1|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[6][6]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[6][6]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[6][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[6][6]~regout\,
	datad => \ADC_Manager1|c_0_func[6][6]~regout\,
	combout => \ADC_Manager1|Selector56~0_combout\);

-- Location: LCCOMB_X13_Y9_N22
\ADC_Manager1|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux49~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[6][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[6][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	datab => \ADC_Manager1|c_0_func[6][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux49~0_combout\);

-- Location: LCCOMB_X13_Y9_N30
\ADC_Manager1|Selector56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~2_combout\ = (\ADC_Manager1|Selector56~1_combout\) # ((\ADC_Manager1|Selector56~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux49~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector56~1_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector56~0_combout\,
	datad => \ADC_Manager1|Mux49~0_combout\,
	combout => \ADC_Manager1|Selector56~2_combout\);

-- Location: LCCOMB_X17_Y10_N20
\ADC_Manager1|c_long_func_input[6][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[6][6]~feeder_combout\ = \ADC_Manager1|Selector56~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector56~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[6][6]~feeder_combout\);

-- Location: LCFF_X17_Y10_N21
\ADC_Manager1|c_long_func_input[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[6][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[6][6]~regout\);

-- Location: LCFF_X21_Y9_N11
\ADC_Manager1|c_preamb_func[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][6]~regout\);

-- Location: LCCOMB_X21_Y9_N10
\ADC_Manager1|Selector256~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector256~0_combout\ = (\ADC_Manager1|c_preamb_func[31][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector256~0_combout\);

-- Location: LCFF_X17_Y10_N19
\ADC_Manager1|c_long_func_input[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector256~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][6]~regout\);

-- Location: LCCOMB_X17_Y10_N18
\corr_long|input_func_5[54]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[54]~30_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_en~combout\,
	datab => \ADC_Manager1|c_long_func_input[6][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][6]~regout\,
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_func_5[54]~30_combout\);

-- Location: LCFF_X7_Y12_N15
\ADC_Manager1|c_preamb_func[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[31][7]~regout\);

-- Location: LCCOMB_X7_Y12_N14
\ADC_Manager1|Selector255~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector255~0_combout\ = (\ADC_Manager1|c_preamb_func[31][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[31][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector255~0_combout\);

-- Location: LCFF_X14_Y10_N27
\ADC_Manager1|c_long_func_input[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector255~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[31][7]~regout\);

-- Location: LCCOMB_X14_Y10_N26
\corr_long|input_func_5[55]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[55]~31_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[31][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[6][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[6][7]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[31][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[55]~31_combout\);

-- Location: DSPMULT_X16_Y10_N1
\corr_long|gate5|Mult6|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y11_N18
\corr_long|gate5|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~2_combout\ = (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ & (\corr_long|gate5|Add5~1\ & VCC)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\corr_long|gate5|Add5~1\)))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Add5~1\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ & 
-- ((\corr_long|gate5|Add5~1\) # (GND)))))
-- \corr_long|gate5|Add5~3\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ & (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ & !\corr_long|gate5|Add5~1\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\corr_long|gate5|Add5~1\) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~1\,
	combout => \corr_long|gate5|Add5~2_combout\,
	cout => \corr_long|gate5|Add5~3\);

-- Location: LCCOMB_X17_Y11_N20
\corr_long|gate5|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~4_combout\ = ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ $ (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\ $ (!\corr_long|gate5|Add5~3\)))) # (GND)
-- \corr_long|gate5|Add5~5\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\) # (!\corr_long|gate5|Add5~3\))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ & 
-- (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\ & !\corr_long|gate5|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~3\,
	combout => \corr_long|gate5|Add5~4_combout\,
	cout => \corr_long|gate5|Add5~5\);

-- Location: LCCOMB_X17_Y10_N0
\corr_long|gate5|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~16_combout\ = ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate5|Add5~15\)))) # (GND)
-- \corr_long|gate5|Add5~17\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate5|Add5~15\))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate5|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~15\,
	combout => \corr_long|gate5|Add5~16_combout\,
	cout => \corr_long|gate5|Add5~17\);

-- Location: LCCOMB_X12_Y11_N22
\corr_long|input_adc_5[72]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[72]~0_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(16)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(72),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(16),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[72]~0_combout\);

-- Location: LCCOMB_X15_Y11_N22
\corr_long|input_adc_5[73]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[73]~1_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(17))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(17),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(73),
	combout => \corr_long|input_adc_5[73]~1_combout\);

-- Location: LCCOMB_X13_Y11_N30
\corr_long|input_adc_5[74]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[74]~2_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(18)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(74),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(18),
	combout => \corr_long|input_adc_5[74]~2_combout\);

-- Location: LCCOMB_X15_Y11_N14
\corr_long|input_adc_5[75]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[75]~3_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(19))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \corr_long|input_adc_5[75]~3_combout\);

-- Location: LCCOMB_X12_Y11_N0
\corr_long|input_adc_5[76]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[76]~4_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(20))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(20),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(76),
	combout => \corr_long|input_adc_5[76]~4_combout\);

-- Location: LCCOMB_X12_Y11_N16
\corr_long|input_adc_5[77]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[77]~5_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(21))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(21),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(77),
	combout => \corr_long|input_adc_5[77]~5_combout\);

-- Location: LCCOMB_X12_Y11_N14
\corr_long|input_adc_5[78]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[78]~6_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(22))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(22),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(78),
	combout => \corr_long|input_adc_5[78]~6_combout\);

-- Location: LCCOMB_X12_Y11_N26
\corr_long|input_adc_5[79]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[79]~7_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(23))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(23),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(79),
	combout => \corr_long|input_adc_5[79]~7_combout\);

-- Location: LCFF_X9_Y13_N17
\ADC_Manager1|c_0_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][0]~regout\);

-- Location: LCCOMB_X5_Y12_N10
\ADC_Manager1|Mux79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux79~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[9][0]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[9][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datad => \ADC_Manager1|c_0_func[9][0]~regout\,
	combout => \ADC_Manager1|Mux79~0_combout\);

-- Location: LCCOMB_X5_Y12_N18
\ADC_Manager1|Mux79~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux79~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- (\ADC_Manager1|c_long_func_input[9][0]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[9][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datad => \ADC_Manager1|c_0_func[9][0]~regout\,
	combout => \ADC_Manager1|Mux79~1_combout\);

-- Location: LCFF_X9_Y9_N29
\ADC_Manager1|c_1_func[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][0]~regout\);

-- Location: LCCOMB_X5_Y12_N28
\ADC_Manager1|Mux79~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux79~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux79~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_1_func[9][0]~regout\))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux79~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|Mux79~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_1_func[9][0]~regout\,
	combout => \ADC_Manager1|Mux79~2_combout\);

-- Location: LCCOMB_X5_Y12_N2
\ADC_Manager1|Mux79~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux79~3_combout\ = (\ADC_Manager1|Mux79~2_combout\ & ((\ADC_Manager1|c_long_func_input[9][0]~regout\) # ((!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux79~2_combout\ & (((\ADC_Manager1|c_short_func_input_index\(2) & 
-- \ADC_Manager1|Mux79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datab => \ADC_Manager1|Mux79~2_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux79~0_combout\,
	combout => \ADC_Manager1|Mux79~3_combout\);

-- Location: LCCOMB_X5_Y12_N24
\ADC_Manager1|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~2_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[9][0]~regout\) # ((\ADC_Manager1|Mux79~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux79~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux79~3_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector86~2_combout\);

-- Location: LCCOMB_X14_Y8_N0
\ADC_Manager1|Selector86~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~4_combout\ = (\ADC_Manager1|Selector86~0_combout\) # ((\ADC_Manager1|Selector86~2_combout\) # ((\ADC_Manager1|Mux79~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~0_combout\,
	datab => \ADC_Manager1|Mux79~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector86~2_combout\,
	combout => \ADC_Manager1|Selector86~4_combout\);

-- Location: LCFF_X14_Y8_N1
\ADC_Manager1|c_long_func_input[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector86~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][0]~regout\);

-- Location: LCCOMB_X25_Y7_N0
\ADC_Manager1|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~3_combout\ = (\ADC_Manager1|Decoder0~2_combout\ & (\ADC_Manager1|ram_counter\(5) & (!\ADC_Manager1|ram_counter\(3) & \ADC_Manager1|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder0~2_combout\,
	datab => \ADC_Manager1|ram_counter\(5),
	datac => \ADC_Manager1|ram_counter\(3),
	datad => \ADC_Manager1|Equal0~10_combout\,
	combout => \ADC_Manager1|Decoder0~3_combout\);

-- Location: LCFF_X25_Y8_N25
\ADC_Manager1|c_preamb_func[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][0]~regout\);

-- Location: LCCOMB_X25_Y8_N24
\ADC_Manager1|Selector286~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector286~0_combout\ = (\ADC_Manager1|c_preamb_func[34][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector286~0_combout\);

-- Location: LCFF_X14_Y8_N19
\ADC_Manager1|c_long_func_input[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector286~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][0]~regout\);

-- Location: LCCOMB_X14_Y8_N18
\corr_long|input_func_5[72]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[72]~0_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][0]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[72]~0_combout\);

-- Location: LCFF_X25_Y8_N23
\ADC_Manager1|c_preamb_func[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][1]~regout\);

-- Location: LCCOMB_X25_Y8_N22
\ADC_Manager1|Selector285~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector285~0_combout\ = (\ADC_Manager1|c_preamb_func[34][1]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][1]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector285~0_combout\);

-- Location: LCFF_X17_Y13_N17
\ADC_Manager1|c_long_func_input[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector285~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][1]~regout\);

-- Location: LCCOMB_X17_Y13_N16
\corr_long|input_func_5[73]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[73]~1_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[73]~1_combout\);

-- Location: LCCOMB_X25_Y7_N16
\ADC_Manager1|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~4_combout\ = (\ADC_Manager1|ram_counter\(3) & !\ADC_Manager1|ram_counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|ram_counter\(3),
	datac => \ADC_Manager1|ram_counter\(5),
	combout => \ADC_Manager1|Decoder0~4_combout\);

-- Location: LCCOMB_X25_Y7_N22
\ADC_Manager1|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~5_combout\ = (!\ADC_Manager1|ram_counter\(1) & (!\ADC_Manager1|ram_counter\(0) & (\ADC_Manager1|Decoder0~4_combout\ & \ADC_Manager1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|ram_counter\(0),
	datac => \ADC_Manager1|Decoder0~4_combout\,
	datad => \ADC_Manager1|Decoder0~2_combout\,
	combout => \ADC_Manager1|Decoder0~5_combout\);

-- Location: LCFF_X21_Y10_N23
\ADC_Manager1|c_preamb_func[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][2]~regout\);

-- Location: LCCOMB_X21_Y10_N22
\ADC_Manager1|Selector84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][2]~regout\) # ((\ADC_Manager1|c_0_func[9][2]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][2]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[9][2]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][2]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector84~0_combout\);

-- Location: LCCOMB_X13_Y11_N0
\ADC_Manager1|Mux77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux77~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[9][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[9][2]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	datab => \ADC_Manager1|c_0_func[9][2]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux77~0_combout\);

-- Location: LCCOMB_X13_Y11_N22
\ADC_Manager1|Selector84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~2_combout\ = (\ADC_Manager1|Selector84~1_combout\) # ((\ADC_Manager1|Selector84~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux77~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector84~1_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector84~0_combout\,
	datad => \ADC_Manager1|Mux77~0_combout\,
	combout => \ADC_Manager1|Selector84~2_combout\);

-- Location: LCCOMB_X17_Y11_N2
\ADC_Manager1|c_long_func_input[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[9][2]~feeder_combout\ = \ADC_Manager1|Selector84~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector84~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[9][2]~feeder_combout\);

-- Location: LCFF_X17_Y11_N3
\ADC_Manager1|c_long_func_input[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[9][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][2]~regout\);

-- Location: LCFF_X25_Y8_N9
\ADC_Manager1|c_preamb_func[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][2]~regout\);

-- Location: LCCOMB_X25_Y8_N8
\ADC_Manager1|Selector284~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector284~0_combout\ = (\ADC_Manager1|c_preamb_func[34][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector284~0_combout\);

-- Location: LCFF_X17_Y11_N11
\ADC_Manager1|c_long_func_input[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector284~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][2]~regout\);

-- Location: LCCOMB_X17_Y11_N10
\corr_long|input_func_5[74]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[74]~2_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][2]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][2]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][2]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[74]~2_combout\);

-- Location: LCFF_X25_Y8_N5
\ADC_Manager1|c_preamb_func[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][3]~regout\);

-- Location: LCCOMB_X25_Y8_N4
\ADC_Manager1|Selector283~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector283~0_combout\ = (\ADC_Manager1|c_preamb_func[34][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector283~0_combout\);

-- Location: LCFF_X13_Y11_N3
\ADC_Manager1|c_long_func_input[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector283~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][3]~regout\);

-- Location: LCCOMB_X13_Y11_N2
\corr_long|input_func_5[75]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[75]~3_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][3]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][3]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][3]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[75]~3_combout\);

-- Location: LCCOMB_X9_Y13_N16
\ADC_Manager1|Mux75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux75~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[9][4]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[9][4]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	datad => \ADC_Manager1|c_0_func[9][4]~regout\,
	combout => \ADC_Manager1|Mux75~0_combout\);

-- Location: LCFF_X21_Y10_N21
\ADC_Manager1|c_preamb_func[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][4]~regout\);

-- Location: LCCOMB_X21_Y10_N20
\ADC_Manager1|Selector82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[9][4]~regout\) # ((\ADC_Manager1|c_0_func[9][4]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[9][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[9][4]~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][4]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector82~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\ADC_Manager1|Selector82~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~2_combout\ = (\ADC_Manager1|Selector82~1_combout\) # ((\ADC_Manager1|Selector82~0_combout\) # ((\ADC_Manager1|Mux75~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector82~1_combout\,
	datab => \ADC_Manager1|Mux75~0_combout\,
	datac => \ADC_Manager1|Selector82~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector82~2_combout\);

-- Location: LCFF_X17_Y11_N29
\ADC_Manager1|c_long_func_input[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector82~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][4]~regout\);

-- Location: LCFF_X25_Y8_N21
\ADC_Manager1|c_preamb_func[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][4]~regout\);

-- Location: LCCOMB_X25_Y8_N20
\ADC_Manager1|Selector282~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector282~0_combout\ = (\ADC_Manager1|c_preamb_func[34][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector282~0_combout\);

-- Location: LCFF_X17_Y11_N15
\ADC_Manager1|c_long_func_input[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector282~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][4]~regout\);

-- Location: LCCOMB_X17_Y11_N14
\corr_long|input_func_5[76]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[76]~4_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[76]~4_combout\);

-- Location: LCFF_X9_Y9_N21
\ADC_Manager1|c_1_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[9][5]~regout\);

-- Location: LCCOMB_X24_Y13_N22
\ADC_Manager1|Mux74~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux74~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[9][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_1_func[9][5]~regout\,
	combout => \ADC_Manager1|Mux74~1_combout\);

-- Location: LCFF_X24_Y13_N13
\ADC_Manager1|c_0_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][5]~regout\);

-- Location: LCCOMB_X24_Y13_N6
\ADC_Manager1|Mux74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux74~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[9][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_0_func[9][5]~regout\,
	combout => \ADC_Manager1|Mux74~0_combout\);

-- Location: LCCOMB_X24_Y13_N16
\ADC_Manager1|Mux74~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux74~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux74~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux74~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux74~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux74~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux74~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux74~0_combout\,
	combout => \ADC_Manager1|Mux74~2_combout\);

-- Location: LCCOMB_X24_Y13_N2
\ADC_Manager1|Selector81~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~1_combout\ = (\ADC_Manager1|c_long_func_input[9][5]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux74~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[9][5]~regout\ & (((\ADC_Manager1|Mux74~2_combout\ & \ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Mux74~2_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector81~1_combout\);

-- Location: LCFF_X24_Y13_N25
\ADC_Manager1|c_preamb_func[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][5]~regout\);

-- Location: LCCOMB_X24_Y13_N24
\ADC_Manager1|Selector81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~0_combout\ = (\ADC_Manager1|c_0_func[9][5]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[9][5]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[9][5]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][5]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][5]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector81~0_combout\);

-- Location: LCCOMB_X18_Y13_N16
\ADC_Manager1|Selector81~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~2_combout\ = (\ADC_Manager1|Selector81~1_combout\) # ((\ADC_Manager1|Selector81~0_combout\) # ((\ADC_Manager1|Mux74~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux74~3_combout\,
	datab => \ADC_Manager1|Selector81~1_combout\,
	datac => \ADC_Manager1|Selector81~0_combout\,
	datad => \ADC_Manager1|Selector86~3_combout\,
	combout => \ADC_Manager1|Selector81~2_combout\);

-- Location: LCCOMB_X17_Y11_N4
\ADC_Manager1|c_long_func_input[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[9][5]~feeder_combout\ = \ADC_Manager1|Selector81~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector81~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[9][5]~feeder_combout\);

-- Location: LCFF_X17_Y11_N5
\ADC_Manager1|c_long_func_input[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[9][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][5]~regout\);

-- Location: LCFF_X25_Y8_N1
\ADC_Manager1|c_preamb_func[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][5]~regout\);

-- Location: LCCOMB_X25_Y8_N0
\ADC_Manager1|Selector281~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector281~0_combout\ = (\ADC_Manager1|c_preamb_func[34][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector281~0_combout\);

-- Location: LCFF_X17_Y11_N9
\ADC_Manager1|c_long_func_input[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector281~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][5]~regout\);

-- Location: LCCOMB_X17_Y11_N8
\corr_long|input_func_5[77]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[77]~5_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[77]~5_combout\);

-- Location: LCFF_X18_Y11_N9
\ADC_Manager1|c_preamb_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][6]~regout\);

-- Location: LCCOMB_X18_Y11_N8
\ADC_Manager1|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~0_combout\ = (\ADC_Manager1|c_0_func[9][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[9][6]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[9][6]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][6]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector80~0_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ADC_Manager1|c_0_func[9][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[9][6]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \ADC_Manager1|c_0_func[9][6]~feeder_combout\);

-- Location: LCFF_X24_Y13_N27
\ADC_Manager1|c_0_func[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[9][6]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][6]~regout\);

-- Location: LCCOMB_X18_Y11_N22
\ADC_Manager1|Mux73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux73~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[9][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[9][6]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[9][6]~regout\,
	combout => \ADC_Manager1|Mux73~0_combout\);

-- Location: LCCOMB_X18_Y11_N12
\ADC_Manager1|Mux73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux73~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[9][6]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((\ADC_Manager1|c_0_func[9][6]~regout\ & !\ADC_Manager1|c_short_func_input_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_0_func[9][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux73~1_combout\);

-- Location: LCCOMB_X18_Y11_N28
\ADC_Manager1|Mux73~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux73~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux73~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[9][6]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux73~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_1_func[9][6]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux73~1_combout\,
	combout => \ADC_Manager1|Mux73~2_combout\);

-- Location: LCCOMB_X18_Y11_N16
\ADC_Manager1|Mux73~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux73~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux73~2_combout\ & (\ADC_Manager1|c_long_func_input[9][6]~regout\)) # (!\ADC_Manager1|Mux73~2_combout\ & ((\ADC_Manager1|Mux73~0_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux73~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datab => \ADC_Manager1|Mux73~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux73~2_combout\,
	combout => \ADC_Manager1|Mux73~3_combout\);

-- Location: LCCOMB_X14_Y11_N22
\ADC_Manager1|Selector80~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~1_combout\ = (\ADC_Manager1|c_long_func_input[9][6]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux73~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[9][6]~regout\ & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux73~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux73~3_combout\,
	combout => \ADC_Manager1|Selector80~1_combout\);

-- Location: LCCOMB_X18_Y11_N30
\ADC_Manager1|Selector80~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~2_combout\ = (\ADC_Manager1|Selector80~0_combout\) # ((\ADC_Manager1|Selector80~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux73~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector80~0_combout\,
	datac => \ADC_Manager1|Selector80~1_combout\,
	datad => \ADC_Manager1|Mux73~0_combout\,
	combout => \ADC_Manager1|Selector80~2_combout\);

-- Location: LCCOMB_X17_Y11_N0
\ADC_Manager1|c_long_func_input[9][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_long_func_input[9][6]~feeder_combout\ = \ADC_Manager1|Selector80~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector80~2_combout\,
	combout => \ADC_Manager1|c_long_func_input[9][6]~feeder_combout\);

-- Location: LCFF_X17_Y11_N1
\ADC_Manager1|c_long_func_input[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_long_func_input[9][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][6]~regout\);

-- Location: LCFF_X25_Y8_N15
\ADC_Manager1|c_preamb_func[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][6]~regout\);

-- Location: LCCOMB_X25_Y8_N14
\ADC_Manager1|Selector280~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector280~0_combout\ = (\ADC_Manager1|c_preamb_func[34][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector280~0_combout\);

-- Location: LCFF_X17_Y11_N7
\ADC_Manager1|c_long_func_input[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector280~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][6]~regout\);

-- Location: LCCOMB_X17_Y11_N6
\corr_long|input_func_5[78]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[78]~6_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][6]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][6]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[78]~6_combout\);

-- Location: LCFF_X24_Y13_N21
\ADC_Manager1|c_0_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[9][7]~regout\);

-- Location: LCCOMB_X18_Y11_N18
\ADC_Manager1|Mux72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux72~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[9][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[9][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	datac => \ADC_Manager1|c_0_func[9][7]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux72~0_combout\);

-- Location: LCCOMB_X18_Y11_N24
\ADC_Manager1|Mux72~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux72~2_combout\ = (\ADC_Manager1|Mux72~1_combout\ & ((\ADC_Manager1|Mux72~0_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux72~1_combout\ & 
-- (\ADC_Manager1|Mux72~0_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux72~1_combout\,
	datab => \ADC_Manager1|Mux72~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux72~2_combout\);

-- Location: LCCOMB_X18_Y11_N26
\ADC_Manager1|Selector79~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[9][7]~regout\) # ((\ADC_Manager1|Mux72~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux72~2_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux72~2_combout\,
	datac => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector79~1_combout\);

-- Location: LCFF_X24_Y13_N15
\ADC_Manager1|c_preamb_func[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[9][7]~regout\);

-- Location: LCCOMB_X24_Y13_N14
\ADC_Manager1|Selector79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~0_combout\ = (\ADC_Manager1|c_0_func[9][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[9][7]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[9][7]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[9][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[9][7]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[9][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector79~0_combout\);

-- Location: LCCOMB_X18_Y11_N0
\ADC_Manager1|Mux72~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux72~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[9][7]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[9][7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_0_func[9][7]~regout\,
	combout => \ADC_Manager1|Mux72~3_combout\);

-- Location: LCCOMB_X18_Y11_N14
\ADC_Manager1|Selector79~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~2_combout\ = (\ADC_Manager1|Selector79~1_combout\) # ((\ADC_Manager1|Selector79~0_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux72~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~3_combout\,
	datab => \ADC_Manager1|Selector79~1_combout\,
	datac => \ADC_Manager1|Selector79~0_combout\,
	datad => \ADC_Manager1|Mux72~3_combout\,
	combout => \ADC_Manager1|Selector79~2_combout\);

-- Location: LCFF_X17_Y11_N19
\ADC_Manager1|c_long_func_input[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector79~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[9][7]~regout\);

-- Location: LCFF_X25_Y8_N17
\ADC_Manager1|c_preamb_func[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[34][7]~regout\);

-- Location: LCCOMB_X25_Y8_N16
\ADC_Manager1|Selector279~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector279~0_combout\ = (\ADC_Manager1|c_preamb_func[34][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[34][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector279~0_combout\);

-- Location: LCFF_X17_Y11_N13
\ADC_Manager1|c_long_func_input[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector279~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[34][7]~regout\);

-- Location: LCCOMB_X17_Y11_N12
\corr_long|input_func_5[79]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[79]~7_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[34][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[9][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[9][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[34][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[79]~7_combout\);

-- Location: DSPMULT_X16_Y11_N0
\corr_long|gate5|Mult9|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y11_N30
\corr_long|input_adc_5[64]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[64]~8_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(8)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(64),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(8),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[64]~8_combout\);

-- Location: LCCOMB_X15_Y13_N6
\corr_long|input_adc_5[65]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[65]~9_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(9))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(9),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(65),
	combout => \corr_long|input_adc_5[65]~9_combout\);

-- Location: LCCOMB_X15_Y11_N2
\corr_long|input_adc_5[66]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[66]~10_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(10)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(66),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(10),
	combout => \corr_long|input_adc_5[66]~10_combout\);

-- Location: LCCOMB_X15_Y11_N8
\corr_long|input_adc_5[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[67]~11_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(11))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(11),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(67),
	combout => \corr_long|input_adc_5[67]~11_combout\);

-- Location: LCCOMB_X12_Y11_N4
\corr_long|input_adc_5[68]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[68]~12_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(12))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(12),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(68),
	combout => \corr_long|input_adc_5[68]~12_combout\);

-- Location: LCCOMB_X12_Y11_N6
\corr_long|input_adc_5[69]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[69]~13_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(13))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(69),
	combout => \corr_long|input_adc_5[69]~13_combout\);

-- Location: LCCOMB_X12_Y13_N4
\corr_long|input_adc_5[70]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[70]~14_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(14))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(14),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(70),
	combout => \corr_long|input_adc_5[70]~14_combout\);

-- Location: LCCOMB_X12_Y11_N18
\corr_long|input_adc_5[71]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[71]~15_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(15)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(71),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(15),
	combout => \corr_long|input_adc_5[71]~15_combout\);

-- Location: LCCOMB_X8_Y8_N14
\ADC_Manager1|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~7_combout\ = (\ADC_Manager1|ram_counter\(5) & !\ADC_Manager1|ram_counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|ram_counter\(5),
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder0~7_combout\);

-- Location: LCCOMB_X8_Y8_N4
\ADC_Manager1|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~8_combout\ = (!\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|Decoder0~2_combout\ & (\ADC_Manager1|Decoder0~7_combout\ & !\ADC_Manager1|ram_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(1),
	datab => \ADC_Manager1|Decoder0~2_combout\,
	datac => \ADC_Manager1|Decoder0~7_combout\,
	datad => \ADC_Manager1|ram_counter\(0),
	combout => \ADC_Manager1|Decoder0~8_combout\);

-- Location: LCFF_X7_Y8_N11
\ADC_Manager1|c_preamb_func[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][0]~regout\);

-- Location: LCCOMB_X7_Y8_N10
\ADC_Manager1|Selector278~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector278~0_combout\ = (\ADC_Manager1|c_preamb_func[33][0]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][0]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector278~0_combout\);

-- Location: LCFF_X14_Y8_N15
\ADC_Manager1|c_long_func_input[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector278~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][0]~regout\);

-- Location: LCCOMB_X14_Y8_N14
\corr_long|input_func_5[64]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[64]~8_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[33][0]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][0]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][0]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[64]~8_combout\);

-- Location: LCFF_X9_Y8_N19
\ADC_Manager1|c_preamb_func[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][1]~regout\);

-- Location: LCCOMB_X9_Y8_N18
\ADC_Manager1|Selector277~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector277~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[33][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[33][1]~regout\,
	combout => \ADC_Manager1|Selector277~0_combout\);

-- Location: LCFF_X13_Y8_N7
\ADC_Manager1|c_long_func_input[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector277~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][1]~regout\);

-- Location: LCCOMB_X13_Y8_N6
\corr_long|input_func_5[65]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[65]~9_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[33][1]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][1]~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][1]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[65]~9_combout\);

-- Location: LCFF_X7_Y8_N31
\ADC_Manager1|c_preamb_func[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][2]~regout\);

-- Location: LCCOMB_X7_Y8_N30
\ADC_Manager1|Selector276~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector276~0_combout\ = (\ADC_Manager1|c_preamb_func[33][2]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][2]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector276~0_combout\);

-- Location: LCFF_X15_Y11_N5
\ADC_Manager1|c_long_func_input[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector276~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][2]~regout\);

-- Location: LCCOMB_X24_Y11_N8
\ADC_Manager1|Mux69~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux69~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[8][2]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	combout => \ADC_Manager1|Mux69~1_combout\);

-- Location: LCCOMB_X20_Y11_N6
\ADC_Manager1|Mux69~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux69~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux69~1_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_1_func[8][2]~regout\)) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux69~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][2]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|Mux69~1_combout\,
	combout => \ADC_Manager1|Mux69~2_combout\);

-- Location: LCCOMB_X20_Y11_N8
\ADC_Manager1|Mux69~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux69~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux69~2_combout\ & ((\ADC_Manager1|c_long_func_input[8][2]~regout\))) # (!\ADC_Manager1|Mux69~2_combout\ & (\ADC_Manager1|Mux69~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux69~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux69~0_combout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	datad => \ADC_Manager1|Mux69~2_combout\,
	combout => \ADC_Manager1|Mux69~3_combout\);

-- Location: LCCOMB_X14_Y11_N4
\ADC_Manager1|Selector76~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux69~3_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[8][2]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|Mux69~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	combout => \ADC_Manager1|Selector76~1_combout\);

-- Location: LCCOMB_X26_Y9_N30
\ADC_Manager1|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder0~11_combout\ = (!\ADC_Manager1|ram_counter\(5) & (\ADC_Manager1|ram_counter\(1) & (\ADC_Manager1|ram_counter\(0) & \ADC_Manager1|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(5),
	datab => \ADC_Manager1|ram_counter\(1),
	datac => \ADC_Manager1|ram_counter\(0),
	datad => \ADC_Manager1|Decoder0~10_combout\,
	combout => \ADC_Manager1|Decoder0~11_combout\);

-- Location: LCFF_X25_Y9_N15
\ADC_Manager1|c_preamb_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][2]~regout\);

-- Location: LCCOMB_X26_Y9_N28
\ADC_Manager1|Decoder2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~6_combout\ = (\ADC_Manager1|ram_counter\(2) & (\ADC_Manager1|LessThan1~0_combout\ & (!\ADC_Manager1|LessThan3~2_combout\ & !\ADC_Manager1|ram_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|ram_counter\(2),
	datab => \ADC_Manager1|LessThan1~0_combout\,
	datac => \ADC_Manager1|LessThan3~2_combout\,
	datad => \ADC_Manager1|ram_counter\(3),
	combout => \ADC_Manager1|Decoder2~6_combout\);

-- Location: LCCOMB_X26_Y9_N14
\ADC_Manager1|Decoder2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Decoder2~7_combout\ = (\ADC_Manager1|Decoder2~0_combout\ & (!\ADC_Manager1|LessThan2~2_combout\ & (\ADC_Manager1|Decoder0~6_combout\ & \ADC_Manager1|Decoder2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Decoder2~0_combout\,
	datab => \ADC_Manager1|LessThan2~2_combout\,
	datac => \ADC_Manager1|Decoder0~6_combout\,
	datad => \ADC_Manager1|Decoder2~6_combout\,
	combout => \ADC_Manager1|Decoder2~7_combout\);

-- Location: LCFF_X25_Y9_N19
\ADC_Manager1|c_0_func[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][2]~regout\);

-- Location: LCCOMB_X25_Y9_N14
\ADC_Manager1|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][2]~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|c_0_func[8][2]~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|c_0_func[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][2]~regout\,
	datad => \ADC_Manager1|c_0_func[8][2]~regout\,
	combout => \ADC_Manager1|Selector76~0_combout\);

-- Location: LCCOMB_X14_Y11_N2
\ADC_Manager1|Selector76~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~2_combout\ = (\ADC_Manager1|Selector76~1_combout\) # ((\ADC_Manager1|Selector76~0_combout\) # ((\ADC_Manager1|Mux69~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux69~0_combout\,
	datab => \ADC_Manager1|Selector76~1_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector76~0_combout\,
	combout => \ADC_Manager1|Selector76~2_combout\);

-- Location: LCFF_X14_Y11_N3
\ADC_Manager1|c_long_func_input[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector76~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][2]~regout\);

-- Location: LCCOMB_X15_Y11_N4
\corr_long|input_func_5[66]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[66]~10_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[33][2]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[33][2]~regout\,
	datad => \ADC_Manager1|c_long_func_input[8][2]~regout\,
	combout => \corr_long|input_func_5[66]~10_combout\);

-- Location: LCFF_X7_Y8_N15
\ADC_Manager1|c_preamb_func[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][3]~regout\);

-- Location: LCCOMB_X7_Y8_N14
\ADC_Manager1|Selector275~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector275~0_combout\ = (\ADC_Manager1|c_preamb_func[33][3]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][3]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector275~0_combout\);

-- Location: LCFF_X15_Y11_N31
\ADC_Manager1|c_long_func_input[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector275~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][3]~regout\);

-- Location: LCFF_X25_Y9_N29
\ADC_Manager1|c_preamb_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][3]~regout\);

-- Location: LCCOMB_X25_Y9_N28
\ADC_Manager1|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~0_combout\ = (\ADC_Manager1|c_0_func[8][3]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|c_preamb_func[8][3]~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[8][3]~regout\ & (\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_preamb_func[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][3]~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][3]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector75~0_combout\);

-- Location: LCFF_X25_Y9_N1
\ADC_Manager1|c_0_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][3]~regout\);

-- Location: LCCOMB_X14_Y11_N30
\ADC_Manager1|Mux68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux68~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[8][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	datab => \ADC_Manager1|c_0_func[8][3]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux68~0_combout\);

-- Location: LCFF_X24_Y9_N25
\ADC_Manager1|c_1_func[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][3]~regout\);

-- Location: LCCOMB_X14_Y11_N28
\ADC_Manager1|Mux68~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux68~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[8][3]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	datab => \ADC_Manager1|c_1_func[8][3]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	combout => \ADC_Manager1|Mux68~1_combout\);

-- Location: LCCOMB_X13_Y11_N26
\ADC_Manager1|Mux68~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux68~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux68~0_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux68~1_combout\))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux68~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|Mux68~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Mux68~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux68~1_combout\,
	combout => \ADC_Manager1|Mux68~2_combout\);

-- Location: LCCOMB_X14_Y11_N18
\ADC_Manager1|Selector75~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~1_combout\ = (\ADC_Manager1|c_long_func_input[8][3]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux68~2_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[8][3]~regout\ & (((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux68~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|Mux68~2_combout\,
	combout => \ADC_Manager1|Selector75~1_combout\);

-- Location: LCCOMB_X14_Y11_N10
\ADC_Manager1|Selector75~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~2_combout\ = (\ADC_Manager1|Selector75~0_combout\) # ((\ADC_Manager1|Selector75~1_combout\) # ((\ADC_Manager1|Mux68~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux68~3_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector75~0_combout\,
	datad => \ADC_Manager1|Selector75~1_combout\,
	combout => \ADC_Manager1|Selector75~2_combout\);

-- Location: LCFF_X14_Y11_N11
\ADC_Manager1|c_long_func_input[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector75~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][3]~regout\);

-- Location: LCCOMB_X15_Y11_N30
\corr_long|input_func_5[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[67]~11_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[33][3]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[33][3]~regout\,
	datad => \ADC_Manager1|c_long_func_input[8][3]~regout\,
	combout => \corr_long|input_func_5[67]~11_combout\);

-- Location: LCFF_X25_Y9_N3
\ADC_Manager1|c_preamb_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][4]~regout\);

-- Location: LCCOMB_X25_Y9_N2
\ADC_Manager1|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~0_combout\ = (\ADC_Manager1|c_0_func[8][4]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|c_preamb_func[8][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)))) # 
-- (!\ADC_Manager1|c_0_func[8][4]~regout\ & (((\ADC_Manager1|c_preamb_func[8][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_0_func[8][4]~regout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector74~0_combout\);

-- Location: LCFF_X25_Y9_N21
\ADC_Manager1|c_0_func[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][4]~regout\);

-- Location: LCCOMB_X9_Y11_N10
\ADC_Manager1|Mux67~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux67~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_long_func_input[8][4]~regout\) # ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (((!\ADC_Manager1|c_short_func_input_index\(2) & \ADC_Manager1|c_0_func[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(1),
	datab => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_0_func[8][4]~regout\,
	combout => \ADC_Manager1|Mux67~1_combout\);

-- Location: LCCOMB_X9_Y11_N28
\ADC_Manager1|Mux67~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux67~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux67~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[8][4]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux67~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][4]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux67~1_combout\,
	combout => \ADC_Manager1|Mux67~2_combout\);

-- Location: LCCOMB_X9_Y11_N2
\ADC_Manager1|Mux67~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux67~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux67~2_combout\ & ((\ADC_Manager1|c_long_func_input[8][4]~regout\))) # (!\ADC_Manager1|Mux67~2_combout\ & (\ADC_Manager1|Mux67~0_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|Mux67~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux67~0_combout\,
	datab => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux67~2_combout\,
	combout => \ADC_Manager1|Mux67~3_combout\);

-- Location: LCCOMB_X9_Y11_N4
\ADC_Manager1|Selector74~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~1_combout\ = (\ADC_Manager1|c_long_func_input[8][4]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Mux67~3_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[8][4]~regout\ & (\ADC_Manager1|Mux67~3_combout\ & ((\ADC_Manager1|Selector86~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	datab => \ADC_Manager1|Mux67~3_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Selector86~1_combout\,
	combout => \ADC_Manager1|Selector74~1_combout\);

-- Location: LCCOMB_X14_Y11_N6
\ADC_Manager1|Selector74~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~2_combout\ = (\ADC_Manager1|Selector74~0_combout\) # ((\ADC_Manager1|Selector74~1_combout\) # ((\ADC_Manager1|Mux67~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux67~0_combout\,
	datab => \ADC_Manager1|Selector74~0_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Selector74~1_combout\,
	combout => \ADC_Manager1|Selector74~2_combout\);

-- Location: LCFF_X14_Y11_N7
\ADC_Manager1|c_long_func_input[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector74~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][4]~regout\);

-- Location: LCFF_X7_Y8_N5
\ADC_Manager1|c_preamb_func[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][4]~regout\);

-- Location: LCCOMB_X7_Y8_N4
\ADC_Manager1|Selector274~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector274~0_combout\ = (\ADC_Manager1|c_preamb_func[33][4]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][4]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector274~0_combout\);

-- Location: LCFF_X15_Y11_N25
\ADC_Manager1|c_long_func_input[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector274~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][4]~regout\);

-- Location: LCCOMB_X15_Y11_N24
\corr_long|input_func_5[68]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[68]~12_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[33][4]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[8][4]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][4]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[68]~12_combout\);

-- Location: LCFF_X24_Y9_N31
\ADC_Manager1|c_1_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][5]~regout\);

-- Location: LCCOMB_X24_Y11_N0
\ADC_Manager1|Mux66~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux66~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_long_func_input[8][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[8][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[8][5]~regout\,
	datad => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	combout => \ADC_Manager1|Mux66~1_combout\);

-- Location: LCFF_X25_Y9_N13
\ADC_Manager1|c_0_func[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][5]~regout\);

-- Location: LCCOMB_X25_Y11_N12
\ADC_Manager1|Mux66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux66~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_long_func_input[8][5]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|c_0_func[8][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	datad => \ADC_Manager1|c_0_func[8][5]~regout\,
	combout => \ADC_Manager1|Mux66~0_combout\);

-- Location: LCCOMB_X25_Y11_N26
\ADC_Manager1|Mux66~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux66~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux66~0_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux66~1_combout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|Mux66~1_combout\)) # (!\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|Mux66~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|Mux66~1_combout\,
	datad => \ADC_Manager1|Mux66~0_combout\,
	combout => \ADC_Manager1|Mux66~2_combout\);

-- Location: LCCOMB_X14_Y11_N14
\ADC_Manager1|Selector73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~1_combout\ = (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux66~2_combout\) # ((\ADC_Manager1|c_long_func_input~0_combout\ & \ADC_Manager1|c_long_func_input[8][5]~regout\)))) # (!\ADC_Manager1|Selector86~1_combout\ & 
-- (\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|c_long_func_input[8][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector86~1_combout\,
	datab => \ADC_Manager1|c_long_func_input~0_combout\,
	datac => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	datad => \ADC_Manager1|Mux66~2_combout\,
	combout => \ADC_Manager1|Selector73~1_combout\);

-- Location: LCCOMB_X25_Y11_N20
\ADC_Manager1|Mux66~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux66~3_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_0_func[8][5]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_long_func_input[8][5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	datad => \ADC_Manager1|c_0_func[8][5]~regout\,
	combout => \ADC_Manager1|Mux66~3_combout\);

-- Location: LCCOMB_X14_Y11_N24
\ADC_Manager1|Selector73~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~2_combout\ = (\ADC_Manager1|Selector73~0_combout\) # ((\ADC_Manager1|Selector73~1_combout\) # ((\ADC_Manager1|Selector86~3_combout\ & \ADC_Manager1|Mux66~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector73~0_combout\,
	datab => \ADC_Manager1|Selector73~1_combout\,
	datac => \ADC_Manager1|Selector86~3_combout\,
	datad => \ADC_Manager1|Mux66~3_combout\,
	combout => \ADC_Manager1|Selector73~2_combout\);

-- Location: LCFF_X14_Y11_N25
\ADC_Manager1|c_long_func_input[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector73~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][5]~regout\);

-- Location: LCFF_X7_Y8_N25
\ADC_Manager1|c_preamb_func[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][5]~regout\);

-- Location: LCCOMB_X7_Y8_N24
\ADC_Manager1|Selector273~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector273~0_combout\ = (\ADC_Manager1|c_preamb_func[33][5]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][5]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector273~0_combout\);

-- Location: LCFF_X15_Y11_N29
\ADC_Manager1|c_long_func_input[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector273~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][5]~regout\);

-- Location: LCCOMB_X15_Y11_N28
\corr_long|input_func_5[69]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[69]~13_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[33][5]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[8][5]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][5]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[69]~13_combout\);

-- Location: LCFF_X7_Y8_N9
\ADC_Manager1|c_preamb_func[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][6]~regout\);

-- Location: LCCOMB_X7_Y8_N8
\ADC_Manager1|Selector272~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector272~0_combout\ = (\ADC_Manager1|c_preamb_func[33][6]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][6]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector272~0_combout\);

-- Location: LCFF_X15_Y11_N13
\ADC_Manager1|c_long_func_input[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector272~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][6]~regout\);

-- Location: LCFF_X25_Y9_N23
\ADC_Manager1|c_0_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][6]~regout\);

-- Location: LCFF_X25_Y9_N31
\ADC_Manager1|c_preamb_func[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][6]~regout\);

-- Location: LCCOMB_X25_Y9_N30
\ADC_Manager1|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][6]~regout\) # ((\ADC_Manager1|c_0_func[8][6]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][6]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[8][6]~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][6]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector72~0_combout\);

-- Location: LCCOMB_X14_Y11_N12
\ADC_Manager1|Mux65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux65~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (((\ADC_Manager1|c_short_func_input_index\(1))))) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|c_long_func_input[8][6]~regout\))) # (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|c_0_func[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|c_0_func[8][6]~regout\,
	datac => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Mux65~1_combout\);

-- Location: LCCOMB_X9_Y11_N22
\ADC_Manager1|Mux65~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux65~2_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & ((\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|Mux65~1_combout\))) # (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_1_func[8][6]~regout\)))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(0) & (((\ADC_Manager1|Mux65~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_1_func[8][6]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|Mux65~1_combout\,
	combout => \ADC_Manager1|Mux65~2_combout\);

-- Location: LCCOMB_X9_Y11_N12
\ADC_Manager1|Mux65~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux65~3_combout\ = (\ADC_Manager1|Mux65~2_combout\ & (((\ADC_Manager1|c_long_func_input[8][6]~regout\) # (!\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|Mux65~2_combout\ & (\ADC_Manager1|Mux65~0_combout\ & 
-- (\ADC_Manager1|c_short_func_input_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux65~0_combout\,
	datab => \ADC_Manager1|Mux65~2_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	combout => \ADC_Manager1|Mux65~3_combout\);

-- Location: LCCOMB_X9_Y11_N26
\ADC_Manager1|Selector72~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~1_combout\ = (\ADC_Manager1|c_long_func_input[8][6]~regout\ & ((\ADC_Manager1|c_long_func_input~0_combout\) # ((\ADC_Manager1|Selector86~1_combout\ & \ADC_Manager1|Mux65~3_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input[8][6]~regout\ & (\ADC_Manager1|Selector86~1_combout\ & ((\ADC_Manager1|Mux65~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	datab => \ADC_Manager1|Selector86~1_combout\,
	datac => \ADC_Manager1|c_long_func_input~0_combout\,
	datad => \ADC_Manager1|Mux65~3_combout\,
	combout => \ADC_Manager1|Selector72~1_combout\);

-- Location: LCCOMB_X14_Y11_N8
\ADC_Manager1|Selector72~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~2_combout\ = (\ADC_Manager1|Selector72~0_combout\) # ((\ADC_Manager1|Selector72~1_combout\) # ((\ADC_Manager1|Mux65~0_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux65~0_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector72~0_combout\,
	datad => \ADC_Manager1|Selector72~1_combout\,
	combout => \ADC_Manager1|Selector72~2_combout\);

-- Location: LCFF_X14_Y11_N9
\ADC_Manager1|c_long_func_input[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector72~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][6]~regout\);

-- Location: LCCOMB_X15_Y11_N12
\corr_long|input_func_5[70]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[70]~14_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[33][6]~regout\)) # (!\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_en~combout\,
	datac => \ADC_Manager1|c_long_func_input[33][6]~regout\,
	datad => \ADC_Manager1|c_long_func_input[8][6]~regout\,
	combout => \corr_long|input_func_5[70]~14_combout\);

-- Location: LCFF_X9_Y11_N21
\ADC_Manager1|c_1_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_1_func[8][7]~regout\);

-- Location: LCCOMB_X9_Y11_N30
\ADC_Manager1|Mux64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux64~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_long_func_input[8][7]~regout\)) # (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|c_1_func[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_1_func[8][7]~regout\,
	combout => \ADC_Manager1|Mux64~1_combout\);

-- Location: LCCOMB_X7_Y11_N2
\ADC_Manager1|Mux64~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux64~2_combout\ = (\ADC_Manager1|Mux64~0_combout\ & ((\ADC_Manager1|Mux64~1_combout\) # (\ADC_Manager1|c_short_func_input_index\(2) $ (!\ADC_Manager1|c_short_func_input_index\(0))))) # (!\ADC_Manager1|Mux64~0_combout\ & 
-- (\ADC_Manager1|Mux64~1_combout\ & (\ADC_Manager1|c_short_func_input_index\(2) $ (\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux64~0_combout\,
	datab => \ADC_Manager1|Mux64~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Mux64~2_combout\);

-- Location: LCCOMB_X7_Y11_N0
\ADC_Manager1|Selector71~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~1_combout\ = (\ADC_Manager1|c_long_func_input~0_combout\ & ((\ADC_Manager1|c_long_func_input[8][7]~regout\) # ((\ADC_Manager1|Mux64~2_combout\ & \ADC_Manager1|Selector86~1_combout\)))) # 
-- (!\ADC_Manager1|c_long_func_input~0_combout\ & (\ADC_Manager1|Mux64~2_combout\ & (\ADC_Manager1|Selector86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_long_func_input~0_combout\,
	datab => \ADC_Manager1|Mux64~2_combout\,
	datac => \ADC_Manager1|Selector86~1_combout\,
	datad => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	combout => \ADC_Manager1|Selector71~1_combout\);

-- Location: LCCOMB_X26_Y9_N24
\ADC_Manager1|c_0_func[8][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_0_func[8][7]~feeder_combout\ = \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \ADC_Manager1|c_0_func[8][7]~feeder_combout\);

-- Location: LCFF_X26_Y9_N25
\ADC_Manager1|c_0_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_0_func[8][7]~feeder_combout\,
	ena => \ADC_Manager1|Decoder2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_0_func[8][7]~regout\);

-- Location: LCFF_X25_Y9_N27
\ADC_Manager1|c_preamb_func[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[8][7]~regout\);

-- Location: LCCOMB_X25_Y9_N26
\ADC_Manager1|Selector71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~0_combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\ & ((\ADC_Manager1|c_preamb_func[8][7]~regout\) # ((\ADC_Manager1|c_0_func[8][7]~regout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))) # 
-- (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|c_0_func[8][7]~regout\ & ((\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|c_0_func[8][7]~regout\,
	datac => \ADC_Manager1|c_preamb_func[8][7]~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector71~0_combout\);

-- Location: LCCOMB_X14_Y11_N16
\ADC_Manager1|Selector71~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~2_combout\ = (\ADC_Manager1|Selector71~1_combout\) # ((\ADC_Manager1|Selector71~0_combout\) # ((\ADC_Manager1|Mux64~3_combout\ & \ADC_Manager1|Selector86~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Mux64~3_combout\,
	datab => \ADC_Manager1|Selector86~3_combout\,
	datac => \ADC_Manager1|Selector71~1_combout\,
	datad => \ADC_Manager1|Selector71~0_combout\,
	combout => \ADC_Manager1|Selector71~2_combout\);

-- Location: LCFF_X14_Y11_N17
\ADC_Manager1|c_long_func_input[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector71~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[8][7]~regout\);

-- Location: LCFF_X7_Y8_N23
\ADC_Manager1|c_preamb_func[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \wizard_ram_1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ADC_Manager1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_preamb_func[33][7]~regout\);

-- Location: LCCOMB_X7_Y8_N22
\ADC_Manager1|Selector271~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector271~0_combout\ = (\ADC_Manager1|c_preamb_func[33][7]~regout\ & \ADC_Manager1|main_state.finding_preambule~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_preamb_func[33][7]~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector271~0_combout\);

-- Location: LCFF_X15_Y11_N1
\ADC_Manager1|c_long_func_input[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|Selector271~0_combout\,
	sload => VCC,
	ena => \ADC_Manager1|Selector406~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_long_func_input[33][7]~regout\);

-- Location: LCCOMB_X15_Y11_N0
\corr_long|input_func_5[71]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_5[71]~15_combout\ = (\ADC_Manager1|c_en~combout\ & ((\corr_long|f~regout\ & ((\ADC_Manager1|c_long_func_input[33][7]~regout\))) # (!\corr_long|f~regout\ & (\ADC_Manager1|c_long_func_input[8][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ADC_Manager1|c_long_func_input[8][7]~regout\,
	datac => \ADC_Manager1|c_long_func_input[33][7]~regout\,
	datad => \ADC_Manager1|c_en~combout\,
	combout => \corr_long|input_func_5[71]~15_combout\);

-- Location: DSPMULT_X16_Y11_N1
\corr_long|gate5|Mult8|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X20_Y11_N16
\corr_long|gate5|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~0_combout\ = (\corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ & (\corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\ $ (VCC))) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ & 
-- (\corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\ & VCC))
-- \corr_long|gate5|Add7~1\ = CARRY((\corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ & \corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\,
	datad => VCC,
	combout => \corr_long|gate5|Add7~0_combout\,
	cout => \corr_long|gate5|Add7~1\);

-- Location: LCCOMB_X20_Y11_N22
\corr_long|gate5|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~6_combout\ = (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ & (\corr_long|gate5|Add7~5\ & VCC)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\corr_long|gate5|Add7~5\)))) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Add7~5\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\corr_long|gate5|Add7~5\) # (GND)))))
-- \corr_long|gate5|Add7~7\ = CARRY((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ & (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ & !\corr_long|gate5|Add7~5\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ & 
-- ((!\corr_long|gate5|Add7~5\) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~5\,
	combout => \corr_long|gate5|Add7~6_combout\,
	cout => \corr_long|gate5|Add7~7\);

-- Location: LCCOMB_X20_Y11_N24
\corr_long|gate5|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~8_combout\ = ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ $ (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\ $ (!\corr_long|gate5|Add7~7\)))) # (GND)
-- \corr_long|gate5|Add7~9\ = CARRY((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\) # (!\corr_long|gate5|Add7~7\))) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ & 
-- (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\ & !\corr_long|gate5|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~7\,
	combout => \corr_long|gate5|Add7~8_combout\,
	cout => \corr_long|gate5|Add7~9\);

-- Location: LCCOMB_X20_Y11_N26
\corr_long|gate5|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~10_combout\ = (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ & (\corr_long|gate5|Add7~9\ & VCC)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\corr_long|gate5|Add7~9\)))) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Add7~9\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ & 
-- ((\corr_long|gate5|Add7~9\) # (GND)))))
-- \corr_long|gate5|Add7~11\ = CARRY((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ & (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ & !\corr_long|gate5|Add7~9\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\corr_long|gate5|Add7~9\) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~9\,
	combout => \corr_long|gate5|Add7~10_combout\,
	cout => \corr_long|gate5|Add7~11\);

-- Location: LCCOMB_X20_Y11_N28
\corr_long|gate5|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~12_combout\ = ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ $ (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\ $ (!\corr_long|gate5|Add7~11\)))) # (GND)
-- \corr_long|gate5|Add7~13\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\) # (!\corr_long|gate5|Add7~11\))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ & 
-- (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\ & !\corr_long|gate5|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~11\,
	combout => \corr_long|gate5|Add7~12_combout\,
	cout => \corr_long|gate5|Add7~13\);

-- Location: LCCOMB_X20_Y11_N30
\corr_long|gate5|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~14_combout\ = (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ & (\corr_long|gate5|Add7~13\ & VCC)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\corr_long|gate5|Add7~13\)))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Add7~13\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\corr_long|gate5|Add7~13\) # (GND)))))
-- \corr_long|gate5|Add7~15\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ & (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ & !\corr_long|gate5|Add7~13\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ & 
-- ((!\corr_long|gate5|Add7~13\) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~13\,
	combout => \corr_long|gate5|Add7~14_combout\,
	cout => \corr_long|gate5|Add7~15\);

-- Location: LCCOMB_X21_Y11_N16
\corr_long|gate5|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~2_combout\ = (\corr_long|gate5|Add7~2_combout\ & ((\corr_long|gate5|Add5~2_combout\ & (\corr_long|gate5|Add6~1\ & VCC)) # (!\corr_long|gate5|Add5~2_combout\ & (!\corr_long|gate5|Add6~1\)))) # (!\corr_long|gate5|Add7~2_combout\ & 
-- ((\corr_long|gate5|Add5~2_combout\ & (!\corr_long|gate5|Add6~1\)) # (!\corr_long|gate5|Add5~2_combout\ & ((\corr_long|gate5|Add6~1\) # (GND)))))
-- \corr_long|gate5|Add6~3\ = CARRY((\corr_long|gate5|Add7~2_combout\ & (!\corr_long|gate5|Add5~2_combout\ & !\corr_long|gate5|Add6~1\)) # (!\corr_long|gate5|Add7~2_combout\ & ((!\corr_long|gate5|Add6~1\) # (!\corr_long|gate5|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~2_combout\,
	datab => \corr_long|gate5|Add5~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~1\,
	combout => \corr_long|gate5|Add6~2_combout\,
	cout => \corr_long|gate5|Add6~3\);

-- Location: LCCOMB_X21_Y11_N18
\corr_long|gate5|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~4_combout\ = ((\corr_long|gate5|Add7~4_combout\ $ (\corr_long|gate5|Add5~4_combout\ $ (!\corr_long|gate5|Add6~3\)))) # (GND)
-- \corr_long|gate5|Add6~5\ = CARRY((\corr_long|gate5|Add7~4_combout\ & ((\corr_long|gate5|Add5~4_combout\) # (!\corr_long|gate5|Add6~3\))) # (!\corr_long|gate5|Add7~4_combout\ & (\corr_long|gate5|Add5~4_combout\ & !\corr_long|gate5|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~4_combout\,
	datab => \corr_long|gate5|Add5~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~3\,
	combout => \corr_long|gate5|Add6~4_combout\,
	cout => \corr_long|gate5|Add6~5\);

-- Location: LCCOMB_X21_Y11_N20
\corr_long|gate5|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~6_combout\ = (\corr_long|gate5|Add5~6_combout\ & ((\corr_long|gate5|Add7~6_combout\ & (\corr_long|gate5|Add6~5\ & VCC)) # (!\corr_long|gate5|Add7~6_combout\ & (!\corr_long|gate5|Add6~5\)))) # (!\corr_long|gate5|Add5~6_combout\ & 
-- ((\corr_long|gate5|Add7~6_combout\ & (!\corr_long|gate5|Add6~5\)) # (!\corr_long|gate5|Add7~6_combout\ & ((\corr_long|gate5|Add6~5\) # (GND)))))
-- \corr_long|gate5|Add6~7\ = CARRY((\corr_long|gate5|Add5~6_combout\ & (!\corr_long|gate5|Add7~6_combout\ & !\corr_long|gate5|Add6~5\)) # (!\corr_long|gate5|Add5~6_combout\ & ((!\corr_long|gate5|Add6~5\) # (!\corr_long|gate5|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~6_combout\,
	datab => \corr_long|gate5|Add7~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~5\,
	combout => \corr_long|gate5|Add6~6_combout\,
	cout => \corr_long|gate5|Add6~7\);

-- Location: LCCOMB_X21_Y11_N24
\corr_long|gate5|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~10_combout\ = (\corr_long|gate5|Add5~10_combout\ & ((\corr_long|gate5|Add7~10_combout\ & (\corr_long|gate5|Add6~9\ & VCC)) # (!\corr_long|gate5|Add7~10_combout\ & (!\corr_long|gate5|Add6~9\)))) # (!\corr_long|gate5|Add5~10_combout\ & 
-- ((\corr_long|gate5|Add7~10_combout\ & (!\corr_long|gate5|Add6~9\)) # (!\corr_long|gate5|Add7~10_combout\ & ((\corr_long|gate5|Add6~9\) # (GND)))))
-- \corr_long|gate5|Add6~11\ = CARRY((\corr_long|gate5|Add5~10_combout\ & (!\corr_long|gate5|Add7~10_combout\ & !\corr_long|gate5|Add6~9\)) # (!\corr_long|gate5|Add5~10_combout\ & ((!\corr_long|gate5|Add6~9\) # (!\corr_long|gate5|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~10_combout\,
	datab => \corr_long|gate5|Add7~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~9\,
	combout => \corr_long|gate5|Add6~10_combout\,
	cout => \corr_long|gate5|Add6~11\);

-- Location: LCCOMB_X21_Y11_N30
\corr_long|gate5|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~16_combout\ = ((\corr_long|gate5|Add7~16_combout\ $ (\corr_long|gate5|Add5~16_combout\ $ (!\corr_long|gate5|Add6~15\)))) # (GND)
-- \corr_long|gate5|Add6~17\ = CARRY((\corr_long|gate5|Add7~16_combout\ & ((\corr_long|gate5|Add5~16_combout\) # (!\corr_long|gate5|Add6~15\))) # (!\corr_long|gate5|Add7~16_combout\ & (\corr_long|gate5|Add5~16_combout\ & !\corr_long|gate5|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~16_combout\,
	datab => \corr_long|gate5|Add5~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~15\,
	combout => \corr_long|gate5|Add6~16_combout\,
	cout => \corr_long|gate5|Add6~17\);

-- Location: LCCOMB_X22_Y7_N14
\corr_long|gate5|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~0_combout\ = (\corr_long|gate5|Add6~0_combout\ & (\corr_long|gate5|Add9~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add6~0_combout\ & (\corr_long|gate5|Add9~0_combout\ & VCC))
-- \corr_long|gate5|Add8~1\ = CARRY((\corr_long|gate5|Add6~0_combout\ & \corr_long|gate5|Add9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~0_combout\,
	datab => \corr_long|gate5|Add9~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add8~0_combout\,
	cout => \corr_long|gate5|Add8~1\);

-- Location: LCCOMB_X22_Y7_N18
\corr_long|gate5|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~4_combout\ = ((\corr_long|gate5|Add9~4_combout\ $ (\corr_long|gate5|Add6~4_combout\ $ (!\corr_long|gate5|Add8~3\)))) # (GND)
-- \corr_long|gate5|Add8~5\ = CARRY((\corr_long|gate5|Add9~4_combout\ & ((\corr_long|gate5|Add6~4_combout\) # (!\corr_long|gate5|Add8~3\))) # (!\corr_long|gate5|Add9~4_combout\ & (\corr_long|gate5|Add6~4_combout\ & !\corr_long|gate5|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~4_combout\,
	datab => \corr_long|gate5|Add6~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~3\,
	combout => \corr_long|gate5|Add8~4_combout\,
	cout => \corr_long|gate5|Add8~5\);

-- Location: LCCOMB_X22_Y7_N20
\corr_long|gate5|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~6_combout\ = (\corr_long|gate5|Add9~6_combout\ & ((\corr_long|gate5|Add6~6_combout\ & (\corr_long|gate5|Add8~5\ & VCC)) # (!\corr_long|gate5|Add6~6_combout\ & (!\corr_long|gate5|Add8~5\)))) # (!\corr_long|gate5|Add9~6_combout\ & 
-- ((\corr_long|gate5|Add6~6_combout\ & (!\corr_long|gate5|Add8~5\)) # (!\corr_long|gate5|Add6~6_combout\ & ((\corr_long|gate5|Add8~5\) # (GND)))))
-- \corr_long|gate5|Add8~7\ = CARRY((\corr_long|gate5|Add9~6_combout\ & (!\corr_long|gate5|Add6~6_combout\ & !\corr_long|gate5|Add8~5\)) # (!\corr_long|gate5|Add9~6_combout\ & ((!\corr_long|gate5|Add8~5\) # (!\corr_long|gate5|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~6_combout\,
	datab => \corr_long|gate5|Add6~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~5\,
	combout => \corr_long|gate5|Add8~6_combout\,
	cout => \corr_long|gate5|Add8~7\);

-- Location: LCCOMB_X22_Y7_N28
\corr_long|gate5|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~14_combout\ = (\corr_long|gate5|Add6~14_combout\ & ((\corr_long|gate5|Add9~14_combout\ & (\corr_long|gate5|Add8~13\ & VCC)) # (!\corr_long|gate5|Add9~14_combout\ & (!\corr_long|gate5|Add8~13\)))) # (!\corr_long|gate5|Add6~14_combout\ 
-- & ((\corr_long|gate5|Add9~14_combout\ & (!\corr_long|gate5|Add8~13\)) # (!\corr_long|gate5|Add9~14_combout\ & ((\corr_long|gate5|Add8~13\) # (GND)))))
-- \corr_long|gate5|Add8~15\ = CARRY((\corr_long|gate5|Add6~14_combout\ & (!\corr_long|gate5|Add9~14_combout\ & !\corr_long|gate5|Add8~13\)) # (!\corr_long|gate5|Add6~14_combout\ & ((!\corr_long|gate5|Add8~13\) # (!\corr_long|gate5|Add9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~14_combout\,
	datab => \corr_long|gate5|Add9~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~13\,
	combout => \corr_long|gate5|Add8~14_combout\,
	cout => \corr_long|gate5|Add8~15\);

-- Location: LCCOMB_X22_Y7_N30
\corr_long|gate5|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~16_combout\ = ((\corr_long|gate5|Add9~16_combout\ $ (\corr_long|gate5|Add6~16_combout\ $ (!\corr_long|gate5|Add8~15\)))) # (GND)
-- \corr_long|gate5|Add8~17\ = CARRY((\corr_long|gate5|Add9~16_combout\ & ((\corr_long|gate5|Add6~16_combout\) # (!\corr_long|gate5|Add8~15\))) # (!\corr_long|gate5|Add9~16_combout\ & (\corr_long|gate5|Add6~16_combout\ & !\corr_long|gate5|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~16_combout\,
	datab => \corr_long|gate5|Add6~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~15\,
	combout => \corr_long|gate5|Add8~16_combout\,
	cout => \corr_long|gate5|Add8~17\);

-- Location: LCCOMB_X22_Y6_N0
\corr_long|gate5|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~18_combout\ = (\corr_long|gate5|Add6~18_combout\ & ((\corr_long|gate5|Add9~18_combout\ & (\corr_long|gate5|Add8~17\ & VCC)) # (!\corr_long|gate5|Add9~18_combout\ & (!\corr_long|gate5|Add8~17\)))) # (!\corr_long|gate5|Add6~18_combout\ 
-- & ((\corr_long|gate5|Add9~18_combout\ & (!\corr_long|gate5|Add8~17\)) # (!\corr_long|gate5|Add9~18_combout\ & ((\corr_long|gate5|Add8~17\) # (GND)))))
-- \corr_long|gate5|Add8~19\ = CARRY((\corr_long|gate5|Add6~18_combout\ & (!\corr_long|gate5|Add9~18_combout\ & !\corr_long|gate5|Add8~17\)) # (!\corr_long|gate5|Add6~18_combout\ & ((!\corr_long|gate5|Add8~17\) # (!\corr_long|gate5|Add9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~18_combout\,
	datab => \corr_long|gate5|Add9~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~17\,
	combout => \corr_long|gate5|Add8~18_combout\,
	cout => \corr_long|gate5|Add8~19\);

-- Location: LCCOMB_X21_Y7_N14
\corr_long|gate5|output[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[0]~19_combout\ = (\corr_long|gate5|Add4~0_combout\ & (\corr_long|gate5|Add8~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add4~0_combout\ & (\corr_long|gate5|Add8~0_combout\ & VCC))
-- \corr_long|gate5|output[0]~20\ = CARRY((\corr_long|gate5|Add4~0_combout\ & \corr_long|gate5|Add8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~0_combout\,
	datab => \corr_long|gate5|Add8~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|output[0]~19_combout\,
	cout => \corr_long|gate5|output[0]~20\);

-- Location: LCCOMB_X21_Y7_N18
\corr_long|gate5|output[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[2]~23_combout\ = ((\corr_long|gate5|Add4~4_combout\ $ (\corr_long|gate5|Add8~4_combout\ $ (!\corr_long|gate5|output[1]~22\)))) # (GND)
-- \corr_long|gate5|output[2]~24\ = CARRY((\corr_long|gate5|Add4~4_combout\ & ((\corr_long|gate5|Add8~4_combout\) # (!\corr_long|gate5|output[1]~22\))) # (!\corr_long|gate5|Add4~4_combout\ & (\corr_long|gate5|Add8~4_combout\ & 
-- !\corr_long|gate5|output[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~4_combout\,
	datab => \corr_long|gate5|Add8~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[1]~22\,
	combout => \corr_long|gate5|output[2]~23_combout\,
	cout => \corr_long|gate5|output[2]~24\);

-- Location: LCCOMB_X21_Y7_N20
\corr_long|gate5|output[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]~25_combout\ = (\corr_long|gate5|Add4~6_combout\ & ((\corr_long|gate5|Add8~6_combout\ & (\corr_long|gate5|output[2]~24\ & VCC)) # (!\corr_long|gate5|Add8~6_combout\ & (!\corr_long|gate5|output[2]~24\)))) # 
-- (!\corr_long|gate5|Add4~6_combout\ & ((\corr_long|gate5|Add8~6_combout\ & (!\corr_long|gate5|output[2]~24\)) # (!\corr_long|gate5|Add8~6_combout\ & ((\corr_long|gate5|output[2]~24\) # (GND)))))
-- \corr_long|gate5|output[3]~26\ = CARRY((\corr_long|gate5|Add4~6_combout\ & (!\corr_long|gate5|Add8~6_combout\ & !\corr_long|gate5|output[2]~24\)) # (!\corr_long|gate5|Add4~6_combout\ & ((!\corr_long|gate5|output[2]~24\) # 
-- (!\corr_long|gate5|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~6_combout\,
	datab => \corr_long|gate5|Add8~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[2]~24\,
	combout => \corr_long|gate5|output[3]~25_combout\,
	cout => \corr_long|gate5|output[3]~26\);

-- Location: LCCOMB_X21_Y7_N22
\corr_long|gate5|output[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[4]~27_combout\ = ((\corr_long|gate5|Add8~8_combout\ $ (\corr_long|gate5|Add4~8_combout\ $ (!\corr_long|gate5|output[3]~26\)))) # (GND)
-- \corr_long|gate5|output[4]~28\ = CARRY((\corr_long|gate5|Add8~8_combout\ & ((\corr_long|gate5|Add4~8_combout\) # (!\corr_long|gate5|output[3]~26\))) # (!\corr_long|gate5|Add8~8_combout\ & (\corr_long|gate5|Add4~8_combout\ & 
-- !\corr_long|gate5|output[3]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~8_combout\,
	datab => \corr_long|gate5|Add4~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[3]~26\,
	combout => \corr_long|gate5|output[4]~27_combout\,
	cout => \corr_long|gate5|output[4]~28\);

-- Location: LCCOMB_X21_Y7_N24
\corr_long|gate5|output[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[5]~29_combout\ = (\corr_long|gate5|Add8~10_combout\ & ((\corr_long|gate5|Add4~10_combout\ & (\corr_long|gate5|output[4]~28\ & VCC)) # (!\corr_long|gate5|Add4~10_combout\ & (!\corr_long|gate5|output[4]~28\)))) # 
-- (!\corr_long|gate5|Add8~10_combout\ & ((\corr_long|gate5|Add4~10_combout\ & (!\corr_long|gate5|output[4]~28\)) # (!\corr_long|gate5|Add4~10_combout\ & ((\corr_long|gate5|output[4]~28\) # (GND)))))
-- \corr_long|gate5|output[5]~30\ = CARRY((\corr_long|gate5|Add8~10_combout\ & (!\corr_long|gate5|Add4~10_combout\ & !\corr_long|gate5|output[4]~28\)) # (!\corr_long|gate5|Add8~10_combout\ & ((!\corr_long|gate5|output[4]~28\) # 
-- (!\corr_long|gate5|Add4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~10_combout\,
	datab => \corr_long|gate5|Add4~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[4]~28\,
	combout => \corr_long|gate5|output[5]~29_combout\,
	cout => \corr_long|gate5|output[5]~30\);

-- Location: LCCOMB_X21_Y7_N28
\corr_long|gate5|output[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[7]~33_combout\ = (\corr_long|gate5|Add4~14_combout\ & ((\corr_long|gate5|Add8~14_combout\ & (\corr_long|gate5|output[6]~32\ & VCC)) # (!\corr_long|gate5|Add8~14_combout\ & (!\corr_long|gate5|output[6]~32\)))) # 
-- (!\corr_long|gate5|Add4~14_combout\ & ((\corr_long|gate5|Add8~14_combout\ & (!\corr_long|gate5|output[6]~32\)) # (!\corr_long|gate5|Add8~14_combout\ & ((\corr_long|gate5|output[6]~32\) # (GND)))))
-- \corr_long|gate5|output[7]~34\ = CARRY((\corr_long|gate5|Add4~14_combout\ & (!\corr_long|gate5|Add8~14_combout\ & !\corr_long|gate5|output[6]~32\)) # (!\corr_long|gate5|Add4~14_combout\ & ((!\corr_long|gate5|output[6]~32\) # 
-- (!\corr_long|gate5|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~14_combout\,
	datab => \corr_long|gate5|Add8~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[6]~32\,
	combout => \corr_long|gate5|output[7]~33_combout\,
	cout => \corr_long|gate5|output[7]~34\);

-- Location: LCCOMB_X21_Y7_N30
\corr_long|gate5|output[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[8]~35_combout\ = ((\corr_long|gate5|Add4~16_combout\ $ (\corr_long|gate5|Add8~16_combout\ $ (!\corr_long|gate5|output[7]~34\)))) # (GND)
-- \corr_long|gate5|output[8]~36\ = CARRY((\corr_long|gate5|Add4~16_combout\ & ((\corr_long|gate5|Add8~16_combout\) # (!\corr_long|gate5|output[7]~34\))) # (!\corr_long|gate5|Add4~16_combout\ & (\corr_long|gate5|Add8~16_combout\ & 
-- !\corr_long|gate5|output[7]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~16_combout\,
	datab => \corr_long|gate5|Add8~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[7]~34\,
	combout => \corr_long|gate5|output[8]~35_combout\,
	cout => \corr_long|gate5|output[8]~36\);

-- Location: LCCOMB_X21_Y6_N0
\corr_long|gate5|output[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[9]~37_combout\ = (\corr_long|gate5|Add4~18_combout\ & ((\corr_long|gate5|Add8~18_combout\ & (\corr_long|gate5|output[8]~36\ & VCC)) # (!\corr_long|gate5|Add8~18_combout\ & (!\corr_long|gate5|output[8]~36\)))) # 
-- (!\corr_long|gate5|Add4~18_combout\ & ((\corr_long|gate5|Add8~18_combout\ & (!\corr_long|gate5|output[8]~36\)) # (!\corr_long|gate5|Add8~18_combout\ & ((\corr_long|gate5|output[8]~36\) # (GND)))))
-- \corr_long|gate5|output[9]~38\ = CARRY((\corr_long|gate5|Add4~18_combout\ & (!\corr_long|gate5|Add8~18_combout\ & !\corr_long|gate5|output[8]~36\)) # (!\corr_long|gate5|Add4~18_combout\ & ((!\corr_long|gate5|output[8]~36\) # 
-- (!\corr_long|gate5|Add8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~18_combout\,
	datab => \corr_long|gate5|Add8~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[8]~36\,
	combout => \corr_long|gate5|output[9]~37_combout\,
	cout => \corr_long|gate5|output[9]~38\);

-- Location: LCCOMB_X21_Y6_N2
\corr_long|gate5|output[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]~39_combout\ = ((\corr_long|gate5|Add8~20_combout\ $ (\corr_long|gate5|Add4~20_combout\ $ (!\corr_long|gate5|output[9]~38\)))) # (GND)
-- \corr_long|gate5|output[10]~40\ = CARRY((\corr_long|gate5|Add8~20_combout\ & ((\corr_long|gate5|Add4~20_combout\) # (!\corr_long|gate5|output[9]~38\))) # (!\corr_long|gate5|Add8~20_combout\ & (\corr_long|gate5|Add4~20_combout\ & 
-- !\corr_long|gate5|output[9]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~20_combout\,
	datab => \corr_long|gate5|Add4~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[9]~38\,
	combout => \corr_long|gate5|output[10]~39_combout\,
	cout => \corr_long|gate5|output[10]~40\);

-- Location: LCFF_X21_Y6_N3
\corr_long|gate5|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[10]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(10));

-- Location: LCFF_X21_Y6_N1
\corr_long|gate5|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[9]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(9));

-- Location: LCFF_X21_Y7_N31
\corr_long|gate5|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(8));

-- Location: LCFF_X20_Y4_N29
\corr_long|gate6|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(7));

-- Location: LCFF_X20_Y4_N27
\corr_long|gate6|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(6));

-- Location: LCFF_X21_Y7_N25
\corr_long|gate5|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(5));

-- Location: LCFF_X21_Y7_N23
\corr_long|gate5|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(4));

-- Location: LCFF_X21_Y7_N21
\corr_long|gate5|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[3]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(3));

-- Location: LCFF_X21_Y7_N19
\corr_long|gate5|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(2));

-- Location: LCFF_X20_Y4_N17
\corr_long|gate6|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(1));

-- Location: LCFF_X21_Y7_N15
\corr_long|gate5|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(0));

-- Location: LCCOMB_X27_Y2_N12
\corr_long|output_56[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[0]~20_combout\ = (\corr_long|gate6|output\(0) & (\corr_long|gate5|output\(0) $ (VCC))) # (!\corr_long|gate6|output\(0) & (\corr_long|gate5|output\(0) & VCC))
-- \corr_long|output_56[0]~21\ = CARRY((\corr_long|gate6|output\(0) & \corr_long|gate5|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(0),
	datab => \corr_long|gate5|output\(0),
	datad => VCC,
	combout => \corr_long|output_56[0]~20_combout\,
	cout => \corr_long|output_56[0]~21\);

-- Location: LCCOMB_X27_Y2_N14
\corr_long|output_56[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[1]~22_combout\ = (\corr_long|gate5|output\(1) & ((\corr_long|gate6|output\(1) & (\corr_long|output_56[0]~21\ & VCC)) # (!\corr_long|gate6|output\(1) & (!\corr_long|output_56[0]~21\)))) # (!\corr_long|gate5|output\(1) & 
-- ((\corr_long|gate6|output\(1) & (!\corr_long|output_56[0]~21\)) # (!\corr_long|gate6|output\(1) & ((\corr_long|output_56[0]~21\) # (GND)))))
-- \corr_long|output_56[1]~23\ = CARRY((\corr_long|gate5|output\(1) & (!\corr_long|gate6|output\(1) & !\corr_long|output_56[0]~21\)) # (!\corr_long|gate5|output\(1) & ((!\corr_long|output_56[0]~21\) # (!\corr_long|gate6|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(1),
	datab => \corr_long|gate6|output\(1),
	datad => VCC,
	cin => \corr_long|output_56[0]~21\,
	combout => \corr_long|output_56[1]~22_combout\,
	cout => \corr_long|output_56[1]~23\);

-- Location: LCCOMB_X27_Y2_N18
\corr_long|output_56[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[3]~26_combout\ = (\corr_long|gate6|output\(3) & ((\corr_long|gate5|output\(3) & (\corr_long|output_56[2]~25\ & VCC)) # (!\corr_long|gate5|output\(3) & (!\corr_long|output_56[2]~25\)))) # (!\corr_long|gate6|output\(3) & 
-- ((\corr_long|gate5|output\(3) & (!\corr_long|output_56[2]~25\)) # (!\corr_long|gate5|output\(3) & ((\corr_long|output_56[2]~25\) # (GND)))))
-- \corr_long|output_56[3]~27\ = CARRY((\corr_long|gate6|output\(3) & (!\corr_long|gate5|output\(3) & !\corr_long|output_56[2]~25\)) # (!\corr_long|gate6|output\(3) & ((!\corr_long|output_56[2]~25\) # (!\corr_long|gate5|output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(3),
	datab => \corr_long|gate5|output\(3),
	datad => VCC,
	cin => \corr_long|output_56[2]~25\,
	combout => \corr_long|output_56[3]~26_combout\,
	cout => \corr_long|output_56[3]~27\);

-- Location: LCCOMB_X27_Y2_N22
\corr_long|output_56[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[5]~30_combout\ = (\corr_long|gate6|output\(5) & ((\corr_long|gate5|output\(5) & (\corr_long|output_56[4]~29\ & VCC)) # (!\corr_long|gate5|output\(5) & (!\corr_long|output_56[4]~29\)))) # (!\corr_long|gate6|output\(5) & 
-- ((\corr_long|gate5|output\(5) & (!\corr_long|output_56[4]~29\)) # (!\corr_long|gate5|output\(5) & ((\corr_long|output_56[4]~29\) # (GND)))))
-- \corr_long|output_56[5]~31\ = CARRY((\corr_long|gate6|output\(5) & (!\corr_long|gate5|output\(5) & !\corr_long|output_56[4]~29\)) # (!\corr_long|gate6|output\(5) & ((!\corr_long|output_56[4]~29\) # (!\corr_long|gate5|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(5),
	datab => \corr_long|gate5|output\(5),
	datad => VCC,
	cin => \corr_long|output_56[4]~29\,
	combout => \corr_long|output_56[5]~30_combout\,
	cout => \corr_long|output_56[5]~31\);

-- Location: LCCOMB_X27_Y2_N24
\corr_long|output_56[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[6]~32_combout\ = ((\corr_long|gate5|output\(6) $ (\corr_long|gate6|output\(6) $ (!\corr_long|output_56[5]~31\)))) # (GND)
-- \corr_long|output_56[6]~33\ = CARRY((\corr_long|gate5|output\(6) & ((\corr_long|gate6|output\(6)) # (!\corr_long|output_56[5]~31\))) # (!\corr_long|gate5|output\(6) & (\corr_long|gate6|output\(6) & !\corr_long|output_56[5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(6),
	datab => \corr_long|gate6|output\(6),
	datad => VCC,
	cin => \corr_long|output_56[5]~31\,
	combout => \corr_long|output_56[6]~32_combout\,
	cout => \corr_long|output_56[6]~33\);

-- Location: LCCOMB_X27_Y2_N28
\corr_long|output_56[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[8]~36_combout\ = ((\corr_long|gate6|output\(8) $ (\corr_long|gate5|output\(8) $ (!\corr_long|output_56[7]~35\)))) # (GND)
-- \corr_long|output_56[8]~37\ = CARRY((\corr_long|gate6|output\(8) & ((\corr_long|gate5|output\(8)) # (!\corr_long|output_56[7]~35\))) # (!\corr_long|gate6|output\(8) & (\corr_long|gate5|output\(8) & !\corr_long|output_56[7]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(8),
	datab => \corr_long|gate5|output\(8),
	datad => VCC,
	cin => \corr_long|output_56[7]~35\,
	combout => \corr_long|output_56[8]~36_combout\,
	cout => \corr_long|output_56[8]~37\);

-- Location: LCCOMB_X27_Y2_N30
\corr_long|output_56[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[9]~38_combout\ = (\corr_long|gate6|output\(9) & ((\corr_long|gate5|output\(9) & (\corr_long|output_56[8]~37\ & VCC)) # (!\corr_long|gate5|output\(9) & (!\corr_long|output_56[8]~37\)))) # (!\corr_long|gate6|output\(9) & 
-- ((\corr_long|gate5|output\(9) & (!\corr_long|output_56[8]~37\)) # (!\corr_long|gate5|output\(9) & ((\corr_long|output_56[8]~37\) # (GND)))))
-- \corr_long|output_56[9]~39\ = CARRY((\corr_long|gate6|output\(9) & (!\corr_long|gate5|output\(9) & !\corr_long|output_56[8]~37\)) # (!\corr_long|gate6|output\(9) & ((!\corr_long|output_56[8]~37\) # (!\corr_long|gate5|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(9),
	datab => \corr_long|gate5|output\(9),
	datad => VCC,
	cin => \corr_long|output_56[8]~37\,
	combout => \corr_long|output_56[9]~38_combout\,
	cout => \corr_long|output_56[9]~39\);

-- Location: LCCOMB_X27_Y1_N0
\corr_long|output_56[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[10]~40_combout\ = ((\corr_long|gate6|output\(10) $ (\corr_long|gate5|output\(10) $ (!\corr_long|output_56[9]~39\)))) # (GND)
-- \corr_long|output_56[10]~41\ = CARRY((\corr_long|gate6|output\(10) & ((\corr_long|gate5|output\(10)) # (!\corr_long|output_56[9]~39\))) # (!\corr_long|gate6|output\(10) & (\corr_long|gate5|output\(10) & !\corr_long|output_56[9]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(10),
	datab => \corr_long|gate5|output\(10),
	datad => VCC,
	cin => \corr_long|output_56[9]~39\,
	combout => \corr_long|output_56[10]~40_combout\,
	cout => \corr_long|output_56[10]~41\);

-- Location: LCCOMB_X20_Y1_N26
\corr_long|f_output[10]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[10]~44_combout\ = ((!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\)) # (!\corr_long|f~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|f_output[10]~44_combout\);

-- Location: LCFF_X27_Y1_N1
\corr_long|output_56[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[10]~40_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(10));

-- Location: LCFF_X27_Y2_N31
\corr_long|output_56[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[9]~38_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(9));

-- Location: LCFF_X27_Y2_N29
\corr_long|output_56[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[8]~36_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(8));

-- Location: LCFF_X21_Y7_N29
\corr_long|gate5|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(7));

-- Location: LCFF_X27_Y2_N25
\corr_long|output_56[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[6]~32_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(6));

-- Location: LCFF_X27_Y2_N23
\corr_long|output_56[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[5]~30_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(5));

-- Location: LCFF_X27_Y2_N19
\corr_long|output_56[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[3]~26_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(3));

-- Location: LCFF_X27_Y2_N15
\corr_long|output_56[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[1]~22_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(1));

-- Location: LCFF_X27_Y2_N13
\corr_long|output_56[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[0]~20_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(0));

-- Location: LCCOMB_X26_Y2_N12
\corr_long|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~0_combout\ = (\corr_long|gate5|output\(0) & (\corr_long|output_56\(0) $ (VCC))) # (!\corr_long|gate5|output\(0) & (\corr_long|output_56\(0) & VCC))
-- \corr_long|Add0~1\ = CARRY((\corr_long|gate5|output\(0) & \corr_long|output_56\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(0),
	datab => \corr_long|output_56\(0),
	datad => VCC,
	combout => \corr_long|Add0~0_combout\,
	cout => \corr_long|Add0~1\);

-- Location: LCCOMB_X26_Y2_N14
\corr_long|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~2_combout\ = (\corr_long|gate5|output\(1) & ((\corr_long|output_56\(1) & (\corr_long|Add0~1\ & VCC)) # (!\corr_long|output_56\(1) & (!\corr_long|Add0~1\)))) # (!\corr_long|gate5|output\(1) & ((\corr_long|output_56\(1) & 
-- (!\corr_long|Add0~1\)) # (!\corr_long|output_56\(1) & ((\corr_long|Add0~1\) # (GND)))))
-- \corr_long|Add0~3\ = CARRY((\corr_long|gate5|output\(1) & (!\corr_long|output_56\(1) & !\corr_long|Add0~1\)) # (!\corr_long|gate5|output\(1) & ((!\corr_long|Add0~1\) # (!\corr_long|output_56\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(1),
	datab => \corr_long|output_56\(1),
	datad => VCC,
	cin => \corr_long|Add0~1\,
	combout => \corr_long|Add0~2_combout\,
	cout => \corr_long|Add0~3\);

-- Location: LCCOMB_X26_Y2_N18
\corr_long|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~6_combout\ = (\corr_long|gate5|output\(3) & ((\corr_long|output_56\(3) & (\corr_long|Add0~5\ & VCC)) # (!\corr_long|output_56\(3) & (!\corr_long|Add0~5\)))) # (!\corr_long|gate5|output\(3) & ((\corr_long|output_56\(3) & 
-- (!\corr_long|Add0~5\)) # (!\corr_long|output_56\(3) & ((\corr_long|Add0~5\) # (GND)))))
-- \corr_long|Add0~7\ = CARRY((\corr_long|gate5|output\(3) & (!\corr_long|output_56\(3) & !\corr_long|Add0~5\)) # (!\corr_long|gate5|output\(3) & ((!\corr_long|Add0~5\) # (!\corr_long|output_56\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(3),
	datab => \corr_long|output_56\(3),
	datad => VCC,
	cin => \corr_long|Add0~5\,
	combout => \corr_long|Add0~6_combout\,
	cout => \corr_long|Add0~7\);

-- Location: LCCOMB_X26_Y2_N20
\corr_long|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~8_combout\ = ((\corr_long|output_56\(4) $ (\corr_long|gate5|output\(4) $ (!\corr_long|Add0~7\)))) # (GND)
-- \corr_long|Add0~9\ = CARRY((\corr_long|output_56\(4) & ((\corr_long|gate5|output\(4)) # (!\corr_long|Add0~7\))) # (!\corr_long|output_56\(4) & (\corr_long|gate5|output\(4) & !\corr_long|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(4),
	datab => \corr_long|gate5|output\(4),
	datad => VCC,
	cin => \corr_long|Add0~7\,
	combout => \corr_long|Add0~8_combout\,
	cout => \corr_long|Add0~9\);

-- Location: LCCOMB_X26_Y2_N22
\corr_long|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~10_combout\ = (\corr_long|gate5|output\(5) & ((\corr_long|output_56\(5) & (\corr_long|Add0~9\ & VCC)) # (!\corr_long|output_56\(5) & (!\corr_long|Add0~9\)))) # (!\corr_long|gate5|output\(5) & ((\corr_long|output_56\(5) & 
-- (!\corr_long|Add0~9\)) # (!\corr_long|output_56\(5) & ((\corr_long|Add0~9\) # (GND)))))
-- \corr_long|Add0~11\ = CARRY((\corr_long|gate5|output\(5) & (!\corr_long|output_56\(5) & !\corr_long|Add0~9\)) # (!\corr_long|gate5|output\(5) & ((!\corr_long|Add0~9\) # (!\corr_long|output_56\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(5),
	datab => \corr_long|output_56\(5),
	datad => VCC,
	cin => \corr_long|Add0~9\,
	combout => \corr_long|Add0~10_combout\,
	cout => \corr_long|Add0~11\);

-- Location: LCCOMB_X26_Y2_N24
\corr_long|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~12_combout\ = ((\corr_long|gate5|output\(6) $ (\corr_long|output_56\(6) $ (!\corr_long|Add0~11\)))) # (GND)
-- \corr_long|Add0~13\ = CARRY((\corr_long|gate5|output\(6) & ((\corr_long|output_56\(6)) # (!\corr_long|Add0~11\))) # (!\corr_long|gate5|output\(6) & (\corr_long|output_56\(6) & !\corr_long|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(6),
	datab => \corr_long|output_56\(6),
	datad => VCC,
	cin => \corr_long|Add0~11\,
	combout => \corr_long|Add0~12_combout\,
	cout => \corr_long|Add0~13\);

-- Location: LCCOMB_X26_Y1_N0
\corr_long|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~20_combout\ = ((\corr_long|gate5|output\(10) $ (\corr_long|output_56\(10) $ (!\corr_long|Add0~19\)))) # (GND)
-- \corr_long|Add0~21\ = CARRY((\corr_long|gate5|output\(10) & ((\corr_long|output_56\(10)) # (!\corr_long|Add0~19\))) # (!\corr_long|gate5|output\(10) & (\corr_long|output_56\(10) & !\corr_long|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(10),
	datab => \corr_long|output_56\(10),
	datad => VCC,
	cin => \corr_long|Add0~19\,
	combout => \corr_long|Add0~20_combout\,
	cout => \corr_long|Add0~21\);

-- Location: LCFF_X20_Y3_N1
\corr_long|gate6|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[9]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(9));

-- Location: LCFF_X20_Y4_N31
\corr_long|gate6|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(8));

-- Location: LCFF_X20_Y4_N19
\corr_long|gate6|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(2));

-- Location: LCCOMB_X25_Y2_N12
\corr_long|f_output[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[0]~20_combout\ = (\corr_long|gate6|output\(0) & (\corr_long|Add0~0_combout\ $ (VCC))) # (!\corr_long|gate6|output\(0) & (\corr_long|Add0~0_combout\ & VCC))
-- \corr_long|f_output[0]~21\ = CARRY((\corr_long|gate6|output\(0) & \corr_long|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(0),
	datab => \corr_long|Add0~0_combout\,
	datad => VCC,
	combout => \corr_long|f_output[0]~20_combout\,
	cout => \corr_long|f_output[0]~21\);

-- Location: LCCOMB_X25_Y2_N14
\corr_long|f_output[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[1]~22_combout\ = (\corr_long|gate6|output\(1) & ((\corr_long|Add0~2_combout\ & (\corr_long|f_output[0]~21\ & VCC)) # (!\corr_long|Add0~2_combout\ & (!\corr_long|f_output[0]~21\)))) # (!\corr_long|gate6|output\(1) & 
-- ((\corr_long|Add0~2_combout\ & (!\corr_long|f_output[0]~21\)) # (!\corr_long|Add0~2_combout\ & ((\corr_long|f_output[0]~21\) # (GND)))))
-- \corr_long|f_output[1]~23\ = CARRY((\corr_long|gate6|output\(1) & (!\corr_long|Add0~2_combout\ & !\corr_long|f_output[0]~21\)) # (!\corr_long|gate6|output\(1) & ((!\corr_long|f_output[0]~21\) # (!\corr_long|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(1),
	datab => \corr_long|Add0~2_combout\,
	datad => VCC,
	cin => \corr_long|f_output[0]~21\,
	combout => \corr_long|f_output[1]~22_combout\,
	cout => \corr_long|f_output[1]~23\);

-- Location: LCCOMB_X25_Y2_N16
\corr_long|f_output[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[2]~24_combout\ = ((\corr_long|Add0~4_combout\ $ (\corr_long|gate6|output\(2) $ (!\corr_long|f_output[1]~23\)))) # (GND)
-- \corr_long|f_output[2]~25\ = CARRY((\corr_long|Add0~4_combout\ & ((\corr_long|gate6|output\(2)) # (!\corr_long|f_output[1]~23\))) # (!\corr_long|Add0~4_combout\ & (\corr_long|gate6|output\(2) & !\corr_long|f_output[1]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~4_combout\,
	datab => \corr_long|gate6|output\(2),
	datad => VCC,
	cin => \corr_long|f_output[1]~23\,
	combout => \corr_long|f_output[2]~24_combout\,
	cout => \corr_long|f_output[2]~25\);

-- Location: LCCOMB_X25_Y2_N18
\corr_long|f_output[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[3]~26_combout\ = (\corr_long|gate6|output\(3) & ((\corr_long|Add0~6_combout\ & (\corr_long|f_output[2]~25\ & VCC)) # (!\corr_long|Add0~6_combout\ & (!\corr_long|f_output[2]~25\)))) # (!\corr_long|gate6|output\(3) & 
-- ((\corr_long|Add0~6_combout\ & (!\corr_long|f_output[2]~25\)) # (!\corr_long|Add0~6_combout\ & ((\corr_long|f_output[2]~25\) # (GND)))))
-- \corr_long|f_output[3]~27\ = CARRY((\corr_long|gate6|output\(3) & (!\corr_long|Add0~6_combout\ & !\corr_long|f_output[2]~25\)) # (!\corr_long|gate6|output\(3) & ((!\corr_long|f_output[2]~25\) # (!\corr_long|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(3),
	datab => \corr_long|Add0~6_combout\,
	datad => VCC,
	cin => \corr_long|f_output[2]~25\,
	combout => \corr_long|f_output[3]~26_combout\,
	cout => \corr_long|f_output[3]~27\);

-- Location: LCCOMB_X25_Y2_N20
\corr_long|f_output[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[4]~28_combout\ = ((\corr_long|gate6|output\(4) $ (\corr_long|Add0~8_combout\ $ (!\corr_long|f_output[3]~27\)))) # (GND)
-- \corr_long|f_output[4]~29\ = CARRY((\corr_long|gate6|output\(4) & ((\corr_long|Add0~8_combout\) # (!\corr_long|f_output[3]~27\))) # (!\corr_long|gate6|output\(4) & (\corr_long|Add0~8_combout\ & !\corr_long|f_output[3]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(4),
	datab => \corr_long|Add0~8_combout\,
	datad => VCC,
	cin => \corr_long|f_output[3]~27\,
	combout => \corr_long|f_output[4]~28_combout\,
	cout => \corr_long|f_output[4]~29\);

-- Location: LCCOMB_X25_Y2_N22
\corr_long|f_output[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[5]~30_combout\ = (\corr_long|gate6|output\(5) & ((\corr_long|Add0~10_combout\ & (\corr_long|f_output[4]~29\ & VCC)) # (!\corr_long|Add0~10_combout\ & (!\corr_long|f_output[4]~29\)))) # (!\corr_long|gate6|output\(5) & 
-- ((\corr_long|Add0~10_combout\ & (!\corr_long|f_output[4]~29\)) # (!\corr_long|Add0~10_combout\ & ((\corr_long|f_output[4]~29\) # (GND)))))
-- \corr_long|f_output[5]~31\ = CARRY((\corr_long|gate6|output\(5) & (!\corr_long|Add0~10_combout\ & !\corr_long|f_output[4]~29\)) # (!\corr_long|gate6|output\(5) & ((!\corr_long|f_output[4]~29\) # (!\corr_long|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(5),
	datab => \corr_long|Add0~10_combout\,
	datad => VCC,
	cin => \corr_long|f_output[4]~29\,
	combout => \corr_long|f_output[5]~30_combout\,
	cout => \corr_long|f_output[5]~31\);

-- Location: LCCOMB_X25_Y2_N24
\corr_long|f_output[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[6]~32_combout\ = ((\corr_long|gate6|output\(6) $ (\corr_long|Add0~12_combout\ $ (!\corr_long|f_output[5]~31\)))) # (GND)
-- \corr_long|f_output[6]~33\ = CARRY((\corr_long|gate6|output\(6) & ((\corr_long|Add0~12_combout\) # (!\corr_long|f_output[5]~31\))) # (!\corr_long|gate6|output\(6) & (\corr_long|Add0~12_combout\ & !\corr_long|f_output[5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(6),
	datab => \corr_long|Add0~12_combout\,
	datad => VCC,
	cin => \corr_long|f_output[5]~31\,
	combout => \corr_long|f_output[6]~32_combout\,
	cout => \corr_long|f_output[6]~33\);

-- Location: LCCOMB_X25_Y2_N26
\corr_long|f_output[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[7]~34_combout\ = (\corr_long|Add0~14_combout\ & ((\corr_long|gate6|output\(7) & (\corr_long|f_output[6]~33\ & VCC)) # (!\corr_long|gate6|output\(7) & (!\corr_long|f_output[6]~33\)))) # (!\corr_long|Add0~14_combout\ & 
-- ((\corr_long|gate6|output\(7) & (!\corr_long|f_output[6]~33\)) # (!\corr_long|gate6|output\(7) & ((\corr_long|f_output[6]~33\) # (GND)))))
-- \corr_long|f_output[7]~35\ = CARRY((\corr_long|Add0~14_combout\ & (!\corr_long|gate6|output\(7) & !\corr_long|f_output[6]~33\)) # (!\corr_long|Add0~14_combout\ & ((!\corr_long|f_output[6]~33\) # (!\corr_long|gate6|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~14_combout\,
	datab => \corr_long|gate6|output\(7),
	datad => VCC,
	cin => \corr_long|f_output[6]~33\,
	combout => \corr_long|f_output[7]~34_combout\,
	cout => \corr_long|f_output[7]~35\);

-- Location: LCCOMB_X25_Y2_N28
\corr_long|f_output[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[8]~36_combout\ = ((\corr_long|Add0~16_combout\ $ (\corr_long|gate6|output\(8) $ (!\corr_long|f_output[7]~35\)))) # (GND)
-- \corr_long|f_output[8]~37\ = CARRY((\corr_long|Add0~16_combout\ & ((\corr_long|gate6|output\(8)) # (!\corr_long|f_output[7]~35\))) # (!\corr_long|Add0~16_combout\ & (\corr_long|gate6|output\(8) & !\corr_long|f_output[7]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~16_combout\,
	datab => \corr_long|gate6|output\(8),
	datad => VCC,
	cin => \corr_long|f_output[7]~35\,
	combout => \corr_long|f_output[8]~36_combout\,
	cout => \corr_long|f_output[8]~37\);

-- Location: LCCOMB_X25_Y2_N30
\corr_long|f_output[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[9]~38_combout\ = (\corr_long|Add0~18_combout\ & ((\corr_long|gate6|output\(9) & (\corr_long|f_output[8]~37\ & VCC)) # (!\corr_long|gate6|output\(9) & (!\corr_long|f_output[8]~37\)))) # (!\corr_long|Add0~18_combout\ & 
-- ((\corr_long|gate6|output\(9) & (!\corr_long|f_output[8]~37\)) # (!\corr_long|gate6|output\(9) & ((\corr_long|f_output[8]~37\) # (GND)))))
-- \corr_long|f_output[9]~39\ = CARRY((\corr_long|Add0~18_combout\ & (!\corr_long|gate6|output\(9) & !\corr_long|f_output[8]~37\)) # (!\corr_long|Add0~18_combout\ & ((!\corr_long|f_output[8]~37\) # (!\corr_long|gate6|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~18_combout\,
	datab => \corr_long|gate6|output\(9),
	datad => VCC,
	cin => \corr_long|f_output[8]~37\,
	combout => \corr_long|f_output[9]~38_combout\,
	cout => \corr_long|f_output[9]~39\);

-- Location: LCCOMB_X25_Y1_N0
\corr_long|f_output[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[10]~40_combout\ = ((\corr_long|gate6|output\(10) $ (\corr_long|Add0~20_combout\ $ (!\corr_long|f_output[9]~39\)))) # (GND)
-- \corr_long|f_output[10]~41\ = CARRY((\corr_long|gate6|output\(10) & ((\corr_long|Add0~20_combout\) # (!\corr_long|f_output[9]~39\))) # (!\corr_long|gate6|output\(10) & (\corr_long|Add0~20_combout\ & !\corr_long|f_output[9]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(10),
	datab => \corr_long|Add0~20_combout\,
	datad => VCC,
	cin => \corr_long|f_output[9]~39\,
	combout => \corr_long|f_output[10]~40_combout\,
	cout => \corr_long|f_output[10]~41\);

-- Location: LCCOMB_X25_Y1_N2
\corr_long|f_output[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[11]~42_combout\ = (\corr_long|Add0~22_combout\ & ((\corr_long|gate6|output\(11) & (\corr_long|f_output[10]~41\ & VCC)) # (!\corr_long|gate6|output\(11) & (!\corr_long|f_output[10]~41\)))) # (!\corr_long|Add0~22_combout\ & 
-- ((\corr_long|gate6|output\(11) & (!\corr_long|f_output[10]~41\)) # (!\corr_long|gate6|output\(11) & ((\corr_long|f_output[10]~41\) # (GND)))))
-- \corr_long|f_output[11]~43\ = CARRY((\corr_long|Add0~22_combout\ & (!\corr_long|gate6|output\(11) & !\corr_long|f_output[10]~41\)) # (!\corr_long|Add0~22_combout\ & ((!\corr_long|f_output[10]~41\) # (!\corr_long|gate6|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~22_combout\,
	datab => \corr_long|gate6|output\(11),
	datad => VCC,
	cin => \corr_long|f_output[10]~41\,
	combout => \corr_long|f_output[11]~42_combout\,
	cout => \corr_long|f_output[11]~43\);

-- Location: LCCOMB_X25_Y1_N4
\corr_long|f_output[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[12]~45_combout\ = ((\corr_long|Add0~24_combout\ $ (\corr_long|gate6|output\(12) $ (!\corr_long|f_output[11]~43\)))) # (GND)
-- \corr_long|f_output[12]~46\ = CARRY((\corr_long|Add0~24_combout\ & ((\corr_long|gate6|output\(12)) # (!\corr_long|f_output[11]~43\))) # (!\corr_long|Add0~24_combout\ & (\corr_long|gate6|output\(12) & !\corr_long|f_output[11]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~24_combout\,
	datab => \corr_long|gate6|output\(12),
	datad => VCC,
	cin => \corr_long|f_output[11]~43\,
	combout => \corr_long|f_output[12]~45_combout\,
	cout => \corr_long|f_output[12]~46\);

-- Location: LCFF_X25_Y1_N5
\corr_long|f_output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[12]~45_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(12));

-- Location: LCCOMB_X15_Y3_N10
\corr_long|gate6|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~26_combout\ = (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate6|Add3~25\ & VCC)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate6|Add3~25\)))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add3~25\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate6|Add3~25\) # (GND)))))
-- \corr_long|gate6|Add3~27\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate6|Add3~25\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add3~25\) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~25\,
	combout => \corr_long|gate6|Add3~26_combout\,
	cout => \corr_long|gate6|Add3~27\);

-- Location: LCCOMB_X15_Y3_N12
\corr_long|gate6|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~28_combout\ = ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate6|Add3~27\)))) # (GND)
-- \corr_long|gate6|Add3~29\ = CARRY((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate6|Add3~27\))) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate6|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~27\,
	combout => \corr_long|gate6|Add3~28_combout\,
	cout => \corr_long|gate6|Add3~29\);

-- Location: LCCOMB_X17_Y7_N2
\corr_long|gate6|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~18_combout\ = (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate6|Add0~17\ & VCC)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate6|Add0~17\)))) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Add0~17\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate6|Add0~17\) # (GND)))))
-- \corr_long|gate6|Add0~19\ = CARRY((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate6|Add0~17\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate6|Add0~17\) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~17\,
	combout => \corr_long|gate6|Add0~18_combout\,
	cout => \corr_long|gate6|Add0~19\);

-- Location: LCCOMB_X17_Y7_N4
\corr_long|gate6|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~20_combout\ = ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate6|Add0~19\)))) # (GND)
-- \corr_long|gate6|Add0~21\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate6|Add0~19\))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate6|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~19\,
	combout => \corr_long|gate6|Add0~20_combout\,
	cout => \corr_long|gate6|Add0~21\);

-- Location: LCCOMB_X17_Y7_N6
\corr_long|gate6|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~22_combout\ = (\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate6|Add0~21\ & VCC)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate6|Add0~21\)))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Add0~21\)) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate6|Add0~21\) # (GND)))))
-- \corr_long|gate6|Add0~23\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate6|Add0~21\)) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate6|Add0~21\) # (!\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~21\,
	combout => \corr_long|gate6|Add0~22_combout\,
	cout => \corr_long|gate6|Add0~23\);

-- Location: LCCOMB_X17_Y7_N8
\corr_long|gate6|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~24_combout\ = ((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate6|Add0~23\)))) # (GND)
-- \corr_long|gate6|Add0~25\ = CARRY((\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate6|Add0~23\))) # (!\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate6|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~23\,
	combout => \corr_long|gate6|Add0~24_combout\,
	cout => \corr_long|gate6|Add0~25\);

-- Location: LCCOMB_X17_Y3_N0
\corr_long|gate6|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~16_combout\ = ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate6|Add1~15\)))) # (GND)
-- \corr_long|gate6|Add1~17\ = CARRY((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate6|Add1~15\))) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate6|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~15\,
	combout => \corr_long|gate6|Add1~16_combout\,
	cout => \corr_long|gate6|Add1~17\);

-- Location: LCCOMB_X18_Y3_N4
\corr_long|gate6|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~22_combout\ = (\corr_long|gate6|Add1~22_combout\ & ((\corr_long|gate6|Add0~22_combout\ & (\corr_long|gate6|Add2~21\ & VCC)) # (!\corr_long|gate6|Add0~22_combout\ & (!\corr_long|gate6|Add2~21\)))) # (!\corr_long|gate6|Add1~22_combout\ 
-- & ((\corr_long|gate6|Add0~22_combout\ & (!\corr_long|gate6|Add2~21\)) # (!\corr_long|gate6|Add0~22_combout\ & ((\corr_long|gate6|Add2~21\) # (GND)))))
-- \corr_long|gate6|Add2~23\ = CARRY((\corr_long|gate6|Add1~22_combout\ & (!\corr_long|gate6|Add0~22_combout\ & !\corr_long|gate6|Add2~21\)) # (!\corr_long|gate6|Add1~22_combout\ & ((!\corr_long|gate6|Add2~21\) # (!\corr_long|gate6|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~22_combout\,
	datab => \corr_long|gate6|Add0~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~21\,
	combout => \corr_long|gate6|Add2~22_combout\,
	cout => \corr_long|gate6|Add2~23\);

-- Location: LCCOMB_X18_Y3_N6
\corr_long|gate6|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~24_combout\ = ((\corr_long|gate6|Add1~24_combout\ $ (\corr_long|gate6|Add0~24_combout\ $ (!\corr_long|gate6|Add2~23\)))) # (GND)
-- \corr_long|gate6|Add2~25\ = CARRY((\corr_long|gate6|Add1~24_combout\ & ((\corr_long|gate6|Add0~24_combout\) # (!\corr_long|gate6|Add2~23\))) # (!\corr_long|gate6|Add1~24_combout\ & (\corr_long|gate6|Add0~24_combout\ & !\corr_long|gate6|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~24_combout\,
	datab => \corr_long|gate6|Add0~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~23\,
	combout => \corr_long|gate6|Add2~24_combout\,
	cout => \corr_long|gate6|Add2~25\);

-- Location: LCCOMB_X19_Y3_N4
\corr_long|gate6|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~22_combout\ = (\corr_long|gate6|Add3~22_combout\ & ((\corr_long|gate6|Add2~22_combout\ & (\corr_long|gate6|Add4~21\ & VCC)) # (!\corr_long|gate6|Add2~22_combout\ & (!\corr_long|gate6|Add4~21\)))) # (!\corr_long|gate6|Add3~22_combout\ 
-- & ((\corr_long|gate6|Add2~22_combout\ & (!\corr_long|gate6|Add4~21\)) # (!\corr_long|gate6|Add2~22_combout\ & ((\corr_long|gate6|Add4~21\) # (GND)))))
-- \corr_long|gate6|Add4~23\ = CARRY((\corr_long|gate6|Add3~22_combout\ & (!\corr_long|gate6|Add2~22_combout\ & !\corr_long|gate6|Add4~21\)) # (!\corr_long|gate6|Add3~22_combout\ & ((!\corr_long|gate6|Add4~21\) # (!\corr_long|gate6|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~22_combout\,
	datab => \corr_long|gate6|Add2~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~21\,
	combout => \corr_long|gate6|Add4~22_combout\,
	cout => \corr_long|gate6|Add4~23\);

-- Location: LCCOMB_X19_Y3_N8
\corr_long|gate6|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~26_combout\ = (\corr_long|gate6|Add2~26_combout\ & ((\corr_long|gate6|Add3~26_combout\ & (\corr_long|gate6|Add4~25\ & VCC)) # (!\corr_long|gate6|Add3~26_combout\ & (!\corr_long|gate6|Add4~25\)))) # (!\corr_long|gate6|Add2~26_combout\ 
-- & ((\corr_long|gate6|Add3~26_combout\ & (!\corr_long|gate6|Add4~25\)) # (!\corr_long|gate6|Add3~26_combout\ & ((\corr_long|gate6|Add4~25\) # (GND)))))
-- \corr_long|gate6|Add4~27\ = CARRY((\corr_long|gate6|Add2~26_combout\ & (!\corr_long|gate6|Add3~26_combout\ & !\corr_long|gate6|Add4~25\)) # (!\corr_long|gate6|Add2~26_combout\ & ((!\corr_long|gate6|Add4~25\) # (!\corr_long|gate6|Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~26_combout\,
	datab => \corr_long|gate6|Add3~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~25\,
	combout => \corr_long|gate6|Add4~26_combout\,
	cout => \corr_long|gate6|Add4~27\);

-- Location: LCCOMB_X19_Y3_N10
\corr_long|gate6|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~28_combout\ = ((\corr_long|gate6|Add2~28_combout\ $ (\corr_long|gate6|Add3~28_combout\ $ (!\corr_long|gate6|Add4~27\)))) # (GND)
-- \corr_long|gate6|Add4~29\ = CARRY((\corr_long|gate6|Add2~28_combout\ & ((\corr_long|gate6|Add3~28_combout\) # (!\corr_long|gate6|Add4~27\))) # (!\corr_long|gate6|Add2~28_combout\ & (\corr_long|gate6|Add3~28_combout\ & !\corr_long|gate6|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~28_combout\,
	datab => \corr_long|gate6|Add3~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~27\,
	combout => \corr_long|gate6|Add4~28_combout\,
	cout => \corr_long|gate6|Add4~29\);

-- Location: LCCOMB_X20_Y3_N8
\corr_long|gate6|output[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[13]~45_combout\ = (\corr_long|gate6|Add8~26_combout\ & ((\corr_long|gate6|Add4~26_combout\ & (\corr_long|gate6|output[12]~44\ & VCC)) # (!\corr_long|gate6|Add4~26_combout\ & (!\corr_long|gate6|output[12]~44\)))) # 
-- (!\corr_long|gate6|Add8~26_combout\ & ((\corr_long|gate6|Add4~26_combout\ & (!\corr_long|gate6|output[12]~44\)) # (!\corr_long|gate6|Add4~26_combout\ & ((\corr_long|gate6|output[12]~44\) # (GND)))))
-- \corr_long|gate6|output[13]~46\ = CARRY((\corr_long|gate6|Add8~26_combout\ & (!\corr_long|gate6|Add4~26_combout\ & !\corr_long|gate6|output[12]~44\)) # (!\corr_long|gate6|Add8~26_combout\ & ((!\corr_long|gate6|output[12]~44\) # 
-- (!\corr_long|gate6|Add4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~26_combout\,
	datab => \corr_long|gate6|Add4~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[12]~44\,
	combout => \corr_long|gate6|output[13]~45_combout\,
	cout => \corr_long|gate6|output[13]~46\);

-- Location: LCCOMB_X20_Y3_N10
\corr_long|gate6|output[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[14]~47_combout\ = ((\corr_long|gate6|Add8~28_combout\ $ (\corr_long|gate6|Add4~28_combout\ $ (!\corr_long|gate6|output[13]~46\)))) # (GND)
-- \corr_long|gate6|output[14]~48\ = CARRY((\corr_long|gate6|Add8~28_combout\ & ((\corr_long|gate6|Add4~28_combout\) # (!\corr_long|gate6|output[13]~46\))) # (!\corr_long|gate6|Add8~28_combout\ & (\corr_long|gate6|Add4~28_combout\ & 
-- !\corr_long|gate6|output[13]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~28_combout\,
	datab => \corr_long|gate6|Add4~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[13]~46\,
	combout => \corr_long|gate6|output[14]~47_combout\,
	cout => \corr_long|gate6|output[14]~48\);

-- Location: LCFF_X20_Y3_N11
\corr_long|gate6|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(14));

-- Location: LCCOMB_X20_Y10_N4
\corr_long|gate5|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~20_combout\ = ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate5|Add7~19\)))) # (GND)
-- \corr_long|gate5|Add7~21\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate5|Add7~19\))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate5|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~19\,
	combout => \corr_long|gate5|Add7~20_combout\,
	cout => \corr_long|gate5|Add7~21\);

-- Location: LCCOMB_X20_Y10_N6
\corr_long|gate5|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~22_combout\ = (\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate5|Add7~21\ & VCC)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate5|Add7~21\)))) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add7~21\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate5|Add7~21\) # (GND)))))
-- \corr_long|gate5|Add7~23\ = CARRY((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate5|Add7~21\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate5|Add7~21\) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~21\,
	combout => \corr_long|gate5|Add7~22_combout\,
	cout => \corr_long|gate5|Add7~23\);

-- Location: LCCOMB_X20_Y10_N10
\corr_long|gate5|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~26_combout\ = (\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate5|Add7~25\ & VCC)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate5|Add7~25\)))) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add7~25\)) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate5|Add7~25\) # (GND)))))
-- \corr_long|gate5|Add7~27\ = CARRY((\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate5|Add7~25\)) # (!\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate5|Add7~25\) # (!\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~25\,
	combout => \corr_long|gate5|Add7~26_combout\,
	cout => \corr_long|gate5|Add7~27\);

-- Location: LCCOMB_X17_Y10_N2
\corr_long|gate5|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~18_combout\ = (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate5|Add5~17\ & VCC)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate5|Add5~17\)))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Add5~17\)) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate5|Add5~17\) # (GND)))))
-- \corr_long|gate5|Add5~19\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate5|Add5~17\)) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate5|Add5~17\) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~17\,
	combout => \corr_long|gate5|Add5~18_combout\,
	cout => \corr_long|gate5|Add5~19\);

-- Location: LCCOMB_X17_Y10_N8
\corr_long|gate5|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~24_combout\ = ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate5|Add5~23\)))) # (GND)
-- \corr_long|gate5|Add5~25\ = CARRY((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate5|Add5~23\))) # (!\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate5|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~23\,
	combout => \corr_long|gate5|Add5~24_combout\,
	cout => \corr_long|gate5|Add5~25\);

-- Location: LCCOMB_X21_Y10_N2
\corr_long|gate5|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~20_combout\ = ((\corr_long|gate5|Add5~20_combout\ $ (\corr_long|gate5|Add7~20_combout\ $ (!\corr_long|gate5|Add6~19\)))) # (GND)
-- \corr_long|gate5|Add6~21\ = CARRY((\corr_long|gate5|Add5~20_combout\ & ((\corr_long|gate5|Add7~20_combout\) # (!\corr_long|gate5|Add6~19\))) # (!\corr_long|gate5|Add5~20_combout\ & (\corr_long|gate5|Add7~20_combout\ & !\corr_long|gate5|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~20_combout\,
	datab => \corr_long|gate5|Add7~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~19\,
	combout => \corr_long|gate5|Add6~20_combout\,
	cout => \corr_long|gate5|Add6~21\);

-- Location: LCCOMB_X21_Y10_N4
\corr_long|gate5|Add6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~22_combout\ = (\corr_long|gate5|Add5~22_combout\ & ((\corr_long|gate5|Add7~22_combout\ & (\corr_long|gate5|Add6~21\ & VCC)) # (!\corr_long|gate5|Add7~22_combout\ & (!\corr_long|gate5|Add6~21\)))) # (!\corr_long|gate5|Add5~22_combout\ 
-- & ((\corr_long|gate5|Add7~22_combout\ & (!\corr_long|gate5|Add6~21\)) # (!\corr_long|gate5|Add7~22_combout\ & ((\corr_long|gate5|Add6~21\) # (GND)))))
-- \corr_long|gate5|Add6~23\ = CARRY((\corr_long|gate5|Add5~22_combout\ & (!\corr_long|gate5|Add7~22_combout\ & !\corr_long|gate5|Add6~21\)) # (!\corr_long|gate5|Add5~22_combout\ & ((!\corr_long|gate5|Add6~21\) # (!\corr_long|gate5|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~22_combout\,
	datab => \corr_long|gate5|Add7~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~21\,
	combout => \corr_long|gate5|Add6~22_combout\,
	cout => \corr_long|gate5|Add6~23\);

-- Location: LCCOMB_X21_Y10_N6
\corr_long|gate5|Add6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~24_combout\ = ((\corr_long|gate5|Add7~24_combout\ $ (\corr_long|gate5|Add5~24_combout\ $ (!\corr_long|gate5|Add6~23\)))) # (GND)
-- \corr_long|gate5|Add6~25\ = CARRY((\corr_long|gate5|Add7~24_combout\ & ((\corr_long|gate5|Add5~24_combout\) # (!\corr_long|gate5|Add6~23\))) # (!\corr_long|gate5|Add7~24_combout\ & (\corr_long|gate5|Add5~24_combout\ & !\corr_long|gate5|Add6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~24_combout\,
	datab => \corr_long|gate5|Add5~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~23\,
	combout => \corr_long|gate5|Add6~24_combout\,
	cout => \corr_long|gate5|Add6~25\);

-- Location: LCCOMB_X21_Y10_N8
\corr_long|gate5|Add6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~26_combout\ = (\corr_long|gate5|Add5~26_combout\ & ((\corr_long|gate5|Add7~26_combout\ & (\corr_long|gate5|Add6~25\ & VCC)) # (!\corr_long|gate5|Add7~26_combout\ & (!\corr_long|gate5|Add6~25\)))) # (!\corr_long|gate5|Add5~26_combout\ 
-- & ((\corr_long|gate5|Add7~26_combout\ & (!\corr_long|gate5|Add6~25\)) # (!\corr_long|gate5|Add7~26_combout\ & ((\corr_long|gate5|Add6~25\) # (GND)))))
-- \corr_long|gate5|Add6~27\ = CARRY((\corr_long|gate5|Add5~26_combout\ & (!\corr_long|gate5|Add7~26_combout\ & !\corr_long|gate5|Add6~25\)) # (!\corr_long|gate5|Add5~26_combout\ & ((!\corr_long|gate5|Add6~25\) # (!\corr_long|gate5|Add7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~26_combout\,
	datab => \corr_long|gate5|Add7~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~25\,
	combout => \corr_long|gate5|Add6~26_combout\,
	cout => \corr_long|gate5|Add6~27\);

-- Location: LCCOMB_X22_Y6_N8
\corr_long|gate5|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~26_combout\ = (\corr_long|gate5|Add9~26_combout\ & ((\corr_long|gate5|Add6~26_combout\ & (\corr_long|gate5|Add8~25\ & VCC)) # (!\corr_long|gate5|Add6~26_combout\ & (!\corr_long|gate5|Add8~25\)))) # (!\corr_long|gate5|Add9~26_combout\ 
-- & ((\corr_long|gate5|Add6~26_combout\ & (!\corr_long|gate5|Add8~25\)) # (!\corr_long|gate5|Add6~26_combout\ & ((\corr_long|gate5|Add8~25\) # (GND)))))
-- \corr_long|gate5|Add8~27\ = CARRY((\corr_long|gate5|Add9~26_combout\ & (!\corr_long|gate5|Add6~26_combout\ & !\corr_long|gate5|Add8~25\)) # (!\corr_long|gate5|Add9~26_combout\ & ((!\corr_long|gate5|Add8~25\) # (!\corr_long|gate5|Add6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~26_combout\,
	datab => \corr_long|gate5|Add6~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~25\,
	combout => \corr_long|gate5|Add8~26_combout\,
	cout => \corr_long|gate5|Add8~27\);

-- Location: LCCOMB_X15_Y6_N0
\corr_long|gate5|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~16_combout\ = ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ $ (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\ $ (!\corr_long|gate5|Add1~15\)))) # (GND)
-- \corr_long|gate5|Add1~17\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\) # (!\corr_long|gate5|Add1~15\))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ & 
-- (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\ & !\corr_long|gate5|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~15\,
	combout => \corr_long|gate5|Add1~16_combout\,
	cout => \corr_long|gate5|Add1~17\);

-- Location: LCCOMB_X15_Y6_N2
\corr_long|gate5|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~18_combout\ = (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ & (\corr_long|gate5|Add1~17\ & VCC)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\corr_long|gate5|Add1~17\)))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Add1~17\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\corr_long|gate5|Add1~17\) # (GND)))))
-- \corr_long|gate5|Add1~19\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ & !\corr_long|gate5|Add1~17\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ & 
-- ((!\corr_long|gate5|Add1~17\) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~17\,
	combout => \corr_long|gate5|Add1~18_combout\,
	cout => \corr_long|gate5|Add1~19\);

-- Location: LCCOMB_X15_Y6_N6
\corr_long|gate5|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~22_combout\ = (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ & (\corr_long|gate5|Add1~21\ & VCC)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ 
-- & (!\corr_long|gate5|Add1~21\)))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Add1~21\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\corr_long|gate5|Add1~21\) # (GND)))))
-- \corr_long|gate5|Add1~23\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ & !\corr_long|gate5|Add1~21\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ & 
-- ((!\corr_long|gate5|Add1~21\) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~21\,
	combout => \corr_long|gate5|Add1~22_combout\,
	cout => \corr_long|gate5|Add1~23\);

-- Location: LCCOMB_X15_Y6_N8
\corr_long|gate5|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~24_combout\ = ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate5|Add1~23\)))) # (GND)
-- \corr_long|gate5|Add1~25\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate5|Add1~23\))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate5|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~23\,
	combout => \corr_long|gate5|Add1~24_combout\,
	cout => \corr_long|gate5|Add1~25\);

-- Location: LCCOMB_X18_Y6_N4
\corr_long|gate5|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~20_combout\ = ((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ $ (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (!\corr_long|gate5|Add0~19\)))) # (GND)
-- \corr_long|gate5|Add0~21\ = CARRY((\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ & ((\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\) # (!\corr_long|gate5|Add0~19\))) # (!\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ & 
-- (\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\ & !\corr_long|gate5|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~19\,
	combout => \corr_long|gate5|Add0~20_combout\,
	cout => \corr_long|gate5|Add0~21\);

-- Location: LCCOMB_X19_Y6_N4
\corr_long|gate5|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~22_combout\ = (\corr_long|gate5|Add0~22_combout\ & ((\corr_long|gate5|Add1~22_combout\ & (\corr_long|gate5|Add2~21\ & VCC)) # (!\corr_long|gate5|Add1~22_combout\ & (!\corr_long|gate5|Add2~21\)))) # (!\corr_long|gate5|Add0~22_combout\ 
-- & ((\corr_long|gate5|Add1~22_combout\ & (!\corr_long|gate5|Add2~21\)) # (!\corr_long|gate5|Add1~22_combout\ & ((\corr_long|gate5|Add2~21\) # (GND)))))
-- \corr_long|gate5|Add2~23\ = CARRY((\corr_long|gate5|Add0~22_combout\ & (!\corr_long|gate5|Add1~22_combout\ & !\corr_long|gate5|Add2~21\)) # (!\corr_long|gate5|Add0~22_combout\ & ((!\corr_long|gate5|Add2~21\) # (!\corr_long|gate5|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~22_combout\,
	datab => \corr_long|gate5|Add1~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~21\,
	combout => \corr_long|gate5|Add2~22_combout\,
	cout => \corr_long|gate5|Add2~23\);

-- Location: LCCOMB_X19_Y6_N6
\corr_long|gate5|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~24_combout\ = ((\corr_long|gate5|Add0~24_combout\ $ (\corr_long|gate5|Add1~24_combout\ $ (!\corr_long|gate5|Add2~23\)))) # (GND)
-- \corr_long|gate5|Add2~25\ = CARRY((\corr_long|gate5|Add0~24_combout\ & ((\corr_long|gate5|Add1~24_combout\) # (!\corr_long|gate5|Add2~23\))) # (!\corr_long|gate5|Add0~24_combout\ & (\corr_long|gate5|Add1~24_combout\ & !\corr_long|gate5|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~24_combout\,
	datab => \corr_long|gate5|Add1~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~23\,
	combout => \corr_long|gate5|Add2~24_combout\,
	cout => \corr_long|gate5|Add2~25\);

-- Location: LCCOMB_X20_Y6_N4
\corr_long|gate5|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~22_combout\ = (\corr_long|gate5|Add3~22_combout\ & ((\corr_long|gate5|Add2~22_combout\ & (\corr_long|gate5|Add4~21\ & VCC)) # (!\corr_long|gate5|Add2~22_combout\ & (!\corr_long|gate5|Add4~21\)))) # (!\corr_long|gate5|Add3~22_combout\ 
-- & ((\corr_long|gate5|Add2~22_combout\ & (!\corr_long|gate5|Add4~21\)) # (!\corr_long|gate5|Add2~22_combout\ & ((\corr_long|gate5|Add4~21\) # (GND)))))
-- \corr_long|gate5|Add4~23\ = CARRY((\corr_long|gate5|Add3~22_combout\ & (!\corr_long|gate5|Add2~22_combout\ & !\corr_long|gate5|Add4~21\)) # (!\corr_long|gate5|Add3~22_combout\ & ((!\corr_long|gate5|Add4~21\) # (!\corr_long|gate5|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~22_combout\,
	datab => \corr_long|gate5|Add2~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~21\,
	combout => \corr_long|gate5|Add4~22_combout\,
	cout => \corr_long|gate5|Add4~23\);

-- Location: LCCOMB_X20_Y6_N6
\corr_long|gate5|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~24_combout\ = ((\corr_long|gate5|Add3~24_combout\ $ (\corr_long|gate5|Add2~24_combout\ $ (!\corr_long|gate5|Add4~23\)))) # (GND)
-- \corr_long|gate5|Add4~25\ = CARRY((\corr_long|gate5|Add3~24_combout\ & ((\corr_long|gate5|Add2~24_combout\) # (!\corr_long|gate5|Add4~23\))) # (!\corr_long|gate5|Add3~24_combout\ & (\corr_long|gate5|Add2~24_combout\ & !\corr_long|gate5|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~24_combout\,
	datab => \corr_long|gate5|Add2~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~23\,
	combout => \corr_long|gate5|Add4~24_combout\,
	cout => \corr_long|gate5|Add4~25\);

-- Location: LCCOMB_X21_Y6_N4
\corr_long|gate5|output[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[11]~41_combout\ = (\corr_long|gate5|Add8~22_combout\ & ((\corr_long|gate5|Add4~22_combout\ & (\corr_long|gate5|output[10]~40\ & VCC)) # (!\corr_long|gate5|Add4~22_combout\ & (!\corr_long|gate5|output[10]~40\)))) # 
-- (!\corr_long|gate5|Add8~22_combout\ & ((\corr_long|gate5|Add4~22_combout\ & (!\corr_long|gate5|output[10]~40\)) # (!\corr_long|gate5|Add4~22_combout\ & ((\corr_long|gate5|output[10]~40\) # (GND)))))
-- \corr_long|gate5|output[11]~42\ = CARRY((\corr_long|gate5|Add8~22_combout\ & (!\corr_long|gate5|Add4~22_combout\ & !\corr_long|gate5|output[10]~40\)) # (!\corr_long|gate5|Add8~22_combout\ & ((!\corr_long|gate5|output[10]~40\) # 
-- (!\corr_long|gate5|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~22_combout\,
	datab => \corr_long|gate5|Add4~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[10]~40\,
	combout => \corr_long|gate5|output[11]~41_combout\,
	cout => \corr_long|gate5|output[11]~42\);

-- Location: LCCOMB_X21_Y6_N6
\corr_long|gate5|output[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[12]~43_combout\ = ((\corr_long|gate5|Add8~24_combout\ $ (\corr_long|gate5|Add4~24_combout\ $ (!\corr_long|gate5|output[11]~42\)))) # (GND)
-- \corr_long|gate5|output[12]~44\ = CARRY((\corr_long|gate5|Add8~24_combout\ & ((\corr_long|gate5|Add4~24_combout\) # (!\corr_long|gate5|output[11]~42\))) # (!\corr_long|gate5|Add8~24_combout\ & (\corr_long|gate5|Add4~24_combout\ & 
-- !\corr_long|gate5|output[11]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~24_combout\,
	datab => \corr_long|gate5|Add4~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[11]~42\,
	combout => \corr_long|gate5|output[12]~43_combout\,
	cout => \corr_long|gate5|output[12]~44\);

-- Location: LCCOMB_X21_Y6_N8
\corr_long|gate5|output[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[13]~45_combout\ = (\corr_long|gate5|Add4~26_combout\ & ((\corr_long|gate5|Add8~26_combout\ & (\corr_long|gate5|output[12]~44\ & VCC)) # (!\corr_long|gate5|Add8~26_combout\ & (!\corr_long|gate5|output[12]~44\)))) # 
-- (!\corr_long|gate5|Add4~26_combout\ & ((\corr_long|gate5|Add8~26_combout\ & (!\corr_long|gate5|output[12]~44\)) # (!\corr_long|gate5|Add8~26_combout\ & ((\corr_long|gate5|output[12]~44\) # (GND)))))
-- \corr_long|gate5|output[13]~46\ = CARRY((\corr_long|gate5|Add4~26_combout\ & (!\corr_long|gate5|Add8~26_combout\ & !\corr_long|gate5|output[12]~44\)) # (!\corr_long|gate5|Add4~26_combout\ & ((!\corr_long|gate5|output[12]~44\) # 
-- (!\corr_long|gate5|Add8~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~26_combout\,
	datab => \corr_long|gate5|Add8~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[12]~44\,
	combout => \corr_long|gate5|output[13]~45_combout\,
	cout => \corr_long|gate5|output[13]~46\);

-- Location: LCFF_X21_Y6_N9
\corr_long|gate5|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(13));

-- Location: LCFF_X21_Y6_N5
\corr_long|gate5|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[11]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(11));

-- Location: LCCOMB_X27_Y1_N8
\corr_long|output_56[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[14]~48_combout\ = ((\corr_long|gate5|output\(14) $ (\corr_long|gate6|output\(14) $ (!\corr_long|output_56[13]~47\)))) # (GND)
-- \corr_long|output_56[14]~49\ = CARRY((\corr_long|gate5|output\(14) & ((\corr_long|gate6|output\(14)) # (!\corr_long|output_56[13]~47\))) # (!\corr_long|gate5|output\(14) & (\corr_long|gate6|output\(14) & !\corr_long|output_56[13]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(14),
	datab => \corr_long|gate6|output\(14),
	datad => VCC,
	cin => \corr_long|output_56[13]~47\,
	combout => \corr_long|output_56[14]~48_combout\,
	cout => \corr_long|output_56[14]~49\);

-- Location: LCFF_X27_Y1_N9
\corr_long|output_56[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[14]~48_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(14));

-- Location: LCFF_X21_Y6_N7
\corr_long|gate5|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[12]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(12));

-- Location: LCCOMB_X26_Y1_N8
\corr_long|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~28_combout\ = ((\corr_long|gate5|output\(14) $ (\corr_long|output_56\(14) $ (!\corr_long|Add0~27\)))) # (GND)
-- \corr_long|Add0~29\ = CARRY((\corr_long|gate5|output\(14) & ((\corr_long|output_56\(14)) # (!\corr_long|Add0~27\))) # (!\corr_long|gate5|output\(14) & (\corr_long|output_56\(14) & !\corr_long|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(14),
	datab => \corr_long|output_56\(14),
	datad => VCC,
	cin => \corr_long|Add0~27\,
	combout => \corr_long|Add0~28_combout\,
	cout => \corr_long|Add0~29\);

-- Location: LCFF_X20_Y3_N9
\corr_long|gate6|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(13));

-- Location: LCCOMB_X25_Y1_N8
\corr_long|f_output[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[14]~49_combout\ = ((\corr_long|gate6|output\(14) $ (\corr_long|Add0~28_combout\ $ (!\corr_long|f_output[13]~48\)))) # (GND)
-- \corr_long|f_output[14]~50\ = CARRY((\corr_long|gate6|output\(14) & ((\corr_long|Add0~28_combout\) # (!\corr_long|f_output[13]~48\))) # (!\corr_long|gate6|output\(14) & (\corr_long|Add0~28_combout\ & !\corr_long|f_output[13]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(14),
	datab => \corr_long|Add0~28_combout\,
	datad => VCC,
	cin => \corr_long|f_output[13]~48\,
	combout => \corr_long|f_output[14]~49_combout\,
	cout => \corr_long|f_output[14]~50\);

-- Location: LCFF_X25_Y1_N9
\corr_long|f_output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[14]~49_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(14));

-- Location: LCFF_X25_Y1_N1
\corr_long|f_output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[10]~40_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(10));

-- Location: LCFF_X25_Y2_N29
\corr_long|f_output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[8]~36_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(8));

-- Location: LCCOMB_X25_Y2_N10
\ADC_Manager1|LessThan5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~4_combout\ = (\corr_long|f_output\(10)) # ((\corr_long|f_output\(11)) # ((\ADC_Manager1|LessThan5~3_combout\ & \corr_long|f_output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan5~3_combout\,
	datab => \corr_long|f_output\(10),
	datac => \corr_long|f_output\(11),
	datad => \corr_long|f_output\(8),
	combout => \ADC_Manager1|LessThan5~4_combout\);

-- Location: LCCOMB_X25_Y1_N26
\ADC_Manager1|LessThan5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~5_combout\ = (\corr_long|f_output\(14) & ((\corr_long|f_output\(13)) # ((\corr_long|f_output\(12) & \ADC_Manager1|LessThan5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output\(13),
	datab => \corr_long|f_output\(12),
	datac => \corr_long|f_output\(14),
	datad => \ADC_Manager1|LessThan5~4_combout\,
	combout => \ADC_Manager1|LessThan5~5_combout\);

-- Location: LCCOMB_X17_Y3_N10
\corr_long|gate6|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~26_combout\ = (\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate6|Add1~25\ & VCC)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate6|Add1~25\)))) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add1~25\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate6|Add1~25\) # (GND)))))
-- \corr_long|gate6|Add1~27\ = CARRY((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate6|Add1~25\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add1~25\) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~25\,
	combout => \corr_long|gate6|Add1~26_combout\,
	cout => \corr_long|gate6|Add1~27\);

-- Location: LCCOMB_X17_Y3_N14
\corr_long|gate6|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~30_combout\ = (\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate6|Add1~29\ & VCC)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate6|Add1~29\)))) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add1~29\)) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate6|Add1~29\) # (GND)))))
-- \corr_long|gate6|Add1~31\ = CARRY((\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate6|Add1~29\)) # (!\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add1~29\) # (!\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~29\,
	combout => \corr_long|gate6|Add1~30_combout\,
	cout => \corr_long|gate6|Add1~31\);

-- Location: LCCOMB_X17_Y3_N16
\corr_long|gate6|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~32_combout\ = !\corr_long|gate6|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add1~31\,
	combout => \corr_long|gate6|Add1~32_combout\);

-- Location: LCCOMB_X18_Y3_N16
\corr_long|gate6|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~34_combout\ = \corr_long|gate6|Add2~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add2~33\,
	combout => \corr_long|gate6|Add2~34_combout\);

-- Location: LCCOMB_X15_Y3_N14
\corr_long|gate6|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~30_combout\ = (\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate6|Add3~29\ & VCC)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate6|Add3~29\)))) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add3~29\)) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate6|Add3~29\) # (GND)))))
-- \corr_long|gate6|Add3~31\ = CARRY((\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate6|Add3~29\)) # (!\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add3~29\) # (!\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~29\,
	combout => \corr_long|gate6|Add3~30_combout\,
	cout => \corr_long|gate6|Add3~31\);

-- Location: LCCOMB_X15_Y3_N16
\corr_long|gate6|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~32_combout\ = !\corr_long|gate6|Add3~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add3~31\,
	combout => \corr_long|gate6|Add3~32_combout\);

-- Location: LCCOMB_X19_Y3_N14
\corr_long|gate6|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~32_combout\ = ((\corr_long|gate6|Add2~32_combout\ $ (\corr_long|gate6|Add3~32_combout\ $ (!\corr_long|gate6|Add4~31\)))) # (GND)
-- \corr_long|gate6|Add4~33\ = CARRY((\corr_long|gate6|Add2~32_combout\ & ((\corr_long|gate6|Add3~32_combout\) # (!\corr_long|gate6|Add4~31\))) # (!\corr_long|gate6|Add2~32_combout\ & (\corr_long|gate6|Add3~32_combout\ & !\corr_long|gate6|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~32_combout\,
	datab => \corr_long|gate6|Add3~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~31\,
	combout => \corr_long|gate6|Add4~32_combout\,
	cout => \corr_long|gate6|Add4~33\);

-- Location: LCCOMB_X19_Y3_N16
\corr_long|gate6|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~34_combout\ = (\corr_long|gate6|Add2~34_combout\ & (!\corr_long|gate6|Add4~33\)) # (!\corr_long|gate6|Add2~34_combout\ & ((\corr_long|gate6|Add4~33\) # (GND)))
-- \corr_long|gate6|Add4~35\ = CARRY((!\corr_long|gate6|Add4~33\) # (!\corr_long|gate6|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|gate6|Add2~34_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~33\,
	combout => \corr_long|gate6|Add4~34_combout\,
	cout => \corr_long|gate6|Add4~35\);

-- Location: LCCOMB_X21_Y1_N8
\corr_long|gate6|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~24_combout\ = ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ $ (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\ $ (!\corr_long|gate6|Add9~23\)))) # (GND)
-- \corr_long|gate6|Add9~25\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\) # (!\corr_long|gate6|Add9~23\))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ & 
-- (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\ & !\corr_long|gate6|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~23\,
	combout => \corr_long|gate6|Add9~24_combout\,
	cout => \corr_long|gate6|Add9~25\);

-- Location: LCCOMB_X21_Y1_N10
\corr_long|gate6|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~26_combout\ = (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate6|Add9~25\ & VCC)) # 
-- (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add9~25\)))) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add9~25\)) # 
-- (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Add9~25\) # (GND)))))
-- \corr_long|gate6|Add9~27\ = CARRY((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate6|Add9~25\)) # (!\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add9~25\) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~25\,
	combout => \corr_long|gate6|Add9~26_combout\,
	cout => \corr_long|gate6|Add9~27\);

-- Location: LCCOMB_X21_Y1_N12
\corr_long|gate6|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~28_combout\ = ((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate6|Add9~27\)))) # (GND)
-- \corr_long|gate6|Add9~29\ = CARRY((\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate6|Add9~27\))) # (!\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate6|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~27\,
	combout => \corr_long|gate6|Add9~28_combout\,
	cout => \corr_long|gate6|Add9~29\);

-- Location: LCCOMB_X20_Y1_N8
\corr_long|gate6|Add10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~26_combout\ = (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Add9~26_combout\ & (\corr_long|gate6|Add10~25\ & VCC)) # (!\corr_long|gate6|Add9~26_combout\ & (!\corr_long|gate6|Add10~25\)))) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Add9~26_combout\ & (!\corr_long|gate6|Add10~25\)) # (!\corr_long|gate6|Add9~26_combout\ & ((\corr_long|gate6|Add10~25\) # (GND)))))
-- \corr_long|gate6|Add10~27\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add9~26_combout\ & !\corr_long|gate6|Add10~25\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add10~25\) # (!\corr_long|gate6|Add9~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Add9~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~25\,
	combout => \corr_long|gate6|Add10~26_combout\,
	cout => \corr_long|gate6|Add10~27\);

-- Location: LCCOMB_X20_Y1_N10
\corr_long|gate6|Add10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~28_combout\ = ((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Add9~28_combout\ $ (!\corr_long|gate6|Add10~27\)))) # (GND)
-- \corr_long|gate6|Add10~29\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Add9~28_combout\) # (!\corr_long|gate6|Add10~27\))) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Add9~28_combout\ & !\corr_long|gate6|Add10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Add9~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~27\,
	combout => \corr_long|gate6|Add10~28_combout\,
	cout => \corr_long|gate6|Add10~29\);

-- Location: LCCOMB_X20_Y1_N12
\corr_long|gate6|Add10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~30_combout\ = (\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Add9~30_combout\ & (\corr_long|gate6|Add10~29\ & VCC)) # (!\corr_long|gate6|Add9~30_combout\ & (!\corr_long|gate6|Add10~29\)))) # 
-- (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate6|Add9~30_combout\ & (!\corr_long|gate6|Add10~29\)) # (!\corr_long|gate6|Add9~30_combout\ & ((\corr_long|gate6|Add10~29\) # (GND)))))
-- \corr_long|gate6|Add10~31\ = CARRY((\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate6|Add9~30_combout\ & !\corr_long|gate6|Add10~29\)) # (!\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate6|Add10~29\) # (!\corr_long|gate6|Add9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate6|Add9~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~29\,
	combout => \corr_long|gate6|Add10~30_combout\,
	cout => \corr_long|gate6|Add10~31\);

-- Location: LCCOMB_X19_Y1_N12
\corr_long|gate6|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~30_combout\ = (\corr_long|gate6|Add6~30_combout\ & ((\corr_long|gate6|Add10~30_combout\ & (\corr_long|gate6|Add8~29\ & VCC)) # (!\corr_long|gate6|Add10~30_combout\ & (!\corr_long|gate6|Add8~29\)))) # 
-- (!\corr_long|gate6|Add6~30_combout\ & ((\corr_long|gate6|Add10~30_combout\ & (!\corr_long|gate6|Add8~29\)) # (!\corr_long|gate6|Add10~30_combout\ & ((\corr_long|gate6|Add8~29\) # (GND)))))
-- \corr_long|gate6|Add8~31\ = CARRY((\corr_long|gate6|Add6~30_combout\ & (!\corr_long|gate6|Add10~30_combout\ & !\corr_long|gate6|Add8~29\)) # (!\corr_long|gate6|Add6~30_combout\ & ((!\corr_long|gate6|Add8~29\) # (!\corr_long|gate6|Add10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~30_combout\,
	datab => \corr_long|gate6|Add10~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~29\,
	combout => \corr_long|gate6|Add8~30_combout\,
	cout => \corr_long|gate6|Add8~31\);

-- Location: LCCOMB_X20_Y3_N14
\corr_long|gate6|output[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[16]~51_combout\ = ((\corr_long|gate6|Add8~32_combout\ $ (\corr_long|gate6|Add4~32_combout\ $ (!\corr_long|gate6|output[15]~50\)))) # (GND)
-- \corr_long|gate6|output[16]~52\ = CARRY((\corr_long|gate6|Add8~32_combout\ & ((\corr_long|gate6|Add4~32_combout\) # (!\corr_long|gate6|output[15]~50\))) # (!\corr_long|gate6|Add8~32_combout\ & (\corr_long|gate6|Add4~32_combout\ & 
-- !\corr_long|gate6|output[15]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~32_combout\,
	datab => \corr_long|gate6|Add4~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[15]~50\,
	combout => \corr_long|gate6|output[16]~51_combout\,
	cout => \corr_long|gate6|output[16]~52\);

-- Location: LCCOMB_X20_Y3_N16
\corr_long|gate6|output[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[17]~53_combout\ = (\corr_long|gate6|Add8~34_combout\ & ((\corr_long|gate6|Add4~34_combout\ & (\corr_long|gate6|output[16]~52\ & VCC)) # (!\corr_long|gate6|Add4~34_combout\ & (!\corr_long|gate6|output[16]~52\)))) # 
-- (!\corr_long|gate6|Add8~34_combout\ & ((\corr_long|gate6|Add4~34_combout\ & (!\corr_long|gate6|output[16]~52\)) # (!\corr_long|gate6|Add4~34_combout\ & ((\corr_long|gate6|output[16]~52\) # (GND)))))
-- \corr_long|gate6|output[17]~54\ = CARRY((\corr_long|gate6|Add8~34_combout\ & (!\corr_long|gate6|Add4~34_combout\ & !\corr_long|gate6|output[16]~52\)) # (!\corr_long|gate6|Add8~34_combout\ & ((!\corr_long|gate6|output[16]~52\) # 
-- (!\corr_long|gate6|Add4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~34_combout\,
	datab => \corr_long|gate6|Add4~34_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[16]~52\,
	combout => \corr_long|gate6|output[17]~53_combout\,
	cout => \corr_long|gate6|output[17]~54\);

-- Location: LCFF_X20_Y3_N17
\corr_long|gate6|output[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[17]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(17));

-- Location: LCFF_X20_Y3_N15
\corr_long|gate6|output[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[16]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(16));

-- Location: LCCOMB_X21_Y8_N14
\corr_long|gate5|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~30_combout\ = (\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate5|Add9~29\ & VCC)) # 
-- (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add9~29\)))) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add9~29\)) # 
-- (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Add9~29\) # (GND)))))
-- \corr_long|gate5|Add9~31\ = CARRY((\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate5|Add9~29\)) # (!\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate5|Add9~29\) # (!\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~29\,
	combout => \corr_long|gate5|Add9~30_combout\,
	cout => \corr_long|gate5|Add9~31\);

-- Location: LCCOMB_X17_Y10_N12
\corr_long|gate5|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~28_combout\ = ((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate5|Add5~27\)))) # (GND)
-- \corr_long|gate5|Add5~29\ = CARRY((\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate5|Add5~27\))) # (!\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate5|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~27\,
	combout => \corr_long|gate5|Add5~28_combout\,
	cout => \corr_long|gate5|Add5~29\);

-- Location: LCCOMB_X21_Y10_N10
\corr_long|gate5|Add6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~28_combout\ = ((\corr_long|gate5|Add7~28_combout\ $ (\corr_long|gate5|Add5~28_combout\ $ (!\corr_long|gate5|Add6~27\)))) # (GND)
-- \corr_long|gate5|Add6~29\ = CARRY((\corr_long|gate5|Add7~28_combout\ & ((\corr_long|gate5|Add5~28_combout\) # (!\corr_long|gate5|Add6~27\))) # (!\corr_long|gate5|Add7~28_combout\ & (\corr_long|gate5|Add5~28_combout\ & !\corr_long|gate5|Add6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~28_combout\,
	datab => \corr_long|gate5|Add5~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~27\,
	combout => \corr_long|gate5|Add6~28_combout\,
	cout => \corr_long|gate5|Add6~29\);

-- Location: LCCOMB_X22_Y6_N10
\corr_long|gate5|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~28_combout\ = ((\corr_long|gate5|Add9~28_combout\ $ (\corr_long|gate5|Add6~28_combout\ $ (!\corr_long|gate5|Add8~27\)))) # (GND)
-- \corr_long|gate5|Add8~29\ = CARRY((\corr_long|gate5|Add9~28_combout\ & ((\corr_long|gate5|Add6~28_combout\) # (!\corr_long|gate5|Add8~27\))) # (!\corr_long|gate5|Add9~28_combout\ & (\corr_long|gate5|Add6~28_combout\ & !\corr_long|gate5|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~28_combout\,
	datab => \corr_long|gate5|Add6~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~27\,
	combout => \corr_long|gate5|Add8~28_combout\,
	cout => \corr_long|gate5|Add8~29\);

-- Location: LCCOMB_X22_Y6_N12
\corr_long|gate5|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~30_combout\ = (\corr_long|gate5|Add6~30_combout\ & ((\corr_long|gate5|Add9~30_combout\ & (\corr_long|gate5|Add8~29\ & VCC)) # (!\corr_long|gate5|Add9~30_combout\ & (!\corr_long|gate5|Add8~29\)))) # (!\corr_long|gate5|Add6~30_combout\ 
-- & ((\corr_long|gate5|Add9~30_combout\ & (!\corr_long|gate5|Add8~29\)) # (!\corr_long|gate5|Add9~30_combout\ & ((\corr_long|gate5|Add8~29\) # (GND)))))
-- \corr_long|gate5|Add8~31\ = CARRY((\corr_long|gate5|Add6~30_combout\ & (!\corr_long|gate5|Add9~30_combout\ & !\corr_long|gate5|Add8~29\)) # (!\corr_long|gate5|Add6~30_combout\ & ((!\corr_long|gate5|Add8~29\) # (!\corr_long|gate5|Add9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~30_combout\,
	datab => \corr_long|gate5|Add9~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~29\,
	combout => \corr_long|gate5|Add8~30_combout\,
	cout => \corr_long|gate5|Add8~31\);

-- Location: LCCOMB_X21_Y6_N12
\corr_long|gate5|output[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[15]~49_combout\ = (\corr_long|gate5|Add4~30_combout\ & ((\corr_long|gate5|Add8~30_combout\ & (\corr_long|gate5|output[14]~48\ & VCC)) # (!\corr_long|gate5|Add8~30_combout\ & (!\corr_long|gate5|output[14]~48\)))) # 
-- (!\corr_long|gate5|Add4~30_combout\ & ((\corr_long|gate5|Add8~30_combout\ & (!\corr_long|gate5|output[14]~48\)) # (!\corr_long|gate5|Add8~30_combout\ & ((\corr_long|gate5|output[14]~48\) # (GND)))))
-- \corr_long|gate5|output[15]~50\ = CARRY((\corr_long|gate5|Add4~30_combout\ & (!\corr_long|gate5|Add8~30_combout\ & !\corr_long|gate5|output[14]~48\)) # (!\corr_long|gate5|Add4~30_combout\ & ((!\corr_long|gate5|output[14]~48\) # 
-- (!\corr_long|gate5|Add8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~30_combout\,
	datab => \corr_long|gate5|Add8~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[14]~48\,
	combout => \corr_long|gate5|output[15]~49_combout\,
	cout => \corr_long|gate5|output[15]~50\);

-- Location: LCFF_X21_Y6_N13
\corr_long|gate5|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[15]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(15));

-- Location: LCCOMB_X27_Y1_N10
\corr_long|output_56[15]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[15]~50_combout\ = (\corr_long|gate6|output\(15) & ((\corr_long|gate5|output\(15) & (\corr_long|output_56[14]~49\ & VCC)) # (!\corr_long|gate5|output\(15) & (!\corr_long|output_56[14]~49\)))) # (!\corr_long|gate6|output\(15) & 
-- ((\corr_long|gate5|output\(15) & (!\corr_long|output_56[14]~49\)) # (!\corr_long|gate5|output\(15) & ((\corr_long|output_56[14]~49\) # (GND)))))
-- \corr_long|output_56[15]~51\ = CARRY((\corr_long|gate6|output\(15) & (!\corr_long|gate5|output\(15) & !\corr_long|output_56[14]~49\)) # (!\corr_long|gate6|output\(15) & ((!\corr_long|output_56[14]~49\) # (!\corr_long|gate5|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(15),
	datab => \corr_long|gate5|output\(15),
	datad => VCC,
	cin => \corr_long|output_56[14]~49\,
	combout => \corr_long|output_56[15]~50_combout\,
	cout => \corr_long|output_56[15]~51\);

-- Location: LCCOMB_X27_Y1_N12
\corr_long|output_56[16]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[16]~52_combout\ = ((\corr_long|gate5|output\(16) $ (\corr_long|gate6|output\(16) $ (!\corr_long|output_56[15]~51\)))) # (GND)
-- \corr_long|output_56[16]~53\ = CARRY((\corr_long|gate5|output\(16) & ((\corr_long|gate6|output\(16)) # (!\corr_long|output_56[15]~51\))) # (!\corr_long|gate5|output\(16) & (\corr_long|gate6|output\(16) & !\corr_long|output_56[15]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(16),
	datab => \corr_long|gate6|output\(16),
	datad => VCC,
	cin => \corr_long|output_56[15]~51\,
	combout => \corr_long|output_56[16]~52_combout\,
	cout => \corr_long|output_56[16]~53\);

-- Location: LCFF_X27_Y1_N13
\corr_long|output_56[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[16]~52_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(16));

-- Location: LCFF_X27_Y1_N11
\corr_long|output_56[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[15]~50_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(15));

-- Location: LCCOMB_X26_Y1_N10
\corr_long|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~30_combout\ = (\corr_long|gate5|output\(15) & ((\corr_long|output_56\(15) & (\corr_long|Add0~29\ & VCC)) # (!\corr_long|output_56\(15) & (!\corr_long|Add0~29\)))) # (!\corr_long|gate5|output\(15) & ((\corr_long|output_56\(15) & 
-- (!\corr_long|Add0~29\)) # (!\corr_long|output_56\(15) & ((\corr_long|Add0~29\) # (GND)))))
-- \corr_long|Add0~31\ = CARRY((\corr_long|gate5|output\(15) & (!\corr_long|output_56\(15) & !\corr_long|Add0~29\)) # (!\corr_long|gate5|output\(15) & ((!\corr_long|Add0~29\) # (!\corr_long|output_56\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(15),
	datab => \corr_long|output_56\(15),
	datad => VCC,
	cin => \corr_long|Add0~29\,
	combout => \corr_long|Add0~30_combout\,
	cout => \corr_long|Add0~31\);

-- Location: LCCOMB_X26_Y1_N12
\corr_long|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~32_combout\ = ((\corr_long|gate5|output\(16) $ (\corr_long|output_56\(16) $ (!\corr_long|Add0~31\)))) # (GND)
-- \corr_long|Add0~33\ = CARRY((\corr_long|gate5|output\(16) & ((\corr_long|output_56\(16)) # (!\corr_long|Add0~31\))) # (!\corr_long|gate5|output\(16) & (\corr_long|output_56\(16) & !\corr_long|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(16),
	datab => \corr_long|output_56\(16),
	datad => VCC,
	cin => \corr_long|Add0~31\,
	combout => \corr_long|Add0~32_combout\,
	cout => \corr_long|Add0~33\);

-- Location: LCCOMB_X25_Y1_N12
\corr_long|f_output[16]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[16]~53_combout\ = ((\corr_long|gate6|output\(16) $ (\corr_long|Add0~32_combout\ $ (!\corr_long|f_output[15]~52\)))) # (GND)
-- \corr_long|f_output[16]~54\ = CARRY((\corr_long|gate6|output\(16) & ((\corr_long|Add0~32_combout\) # (!\corr_long|f_output[15]~52\))) # (!\corr_long|gate6|output\(16) & (\corr_long|Add0~32_combout\ & !\corr_long|f_output[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output\(16),
	datab => \corr_long|Add0~32_combout\,
	datad => VCC,
	cin => \corr_long|f_output[15]~52\,
	combout => \corr_long|f_output[16]~53_combout\,
	cout => \corr_long|f_output[16]~54\);

-- Location: LCCOMB_X25_Y1_N14
\corr_long|f_output[17]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[17]~55_combout\ = (\corr_long|Add0~34_combout\ & ((\corr_long|gate6|output\(17) & (\corr_long|f_output[16]~54\ & VCC)) # (!\corr_long|gate6|output\(17) & (!\corr_long|f_output[16]~54\)))) # (!\corr_long|Add0~34_combout\ & 
-- ((\corr_long|gate6|output\(17) & (!\corr_long|f_output[16]~54\)) # (!\corr_long|gate6|output\(17) & ((\corr_long|f_output[16]~54\) # (GND)))))
-- \corr_long|f_output[17]~56\ = CARRY((\corr_long|Add0~34_combout\ & (!\corr_long|gate6|output\(17) & !\corr_long|f_output[16]~54\)) # (!\corr_long|Add0~34_combout\ & ((!\corr_long|f_output[16]~54\) # (!\corr_long|gate6|output\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~34_combout\,
	datab => \corr_long|gate6|output\(17),
	datad => VCC,
	cin => \corr_long|f_output[16]~54\,
	combout => \corr_long|f_output[17]~55_combout\,
	cout => \corr_long|f_output[17]~56\);

-- Location: LCFF_X25_Y1_N15
\corr_long|f_output[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[17]~55_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(17));

-- Location: LCCOMB_X19_Y3_N18
\corr_long|gate6|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~36_combout\ = !\corr_long|gate6|Add4~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add4~35\,
	combout => \corr_long|gate6|Add4~36_combout\);

-- Location: LCCOMB_X17_Y5_N12
\corr_long|gate6|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~28_combout\ = ((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate6|Add7~27\)))) # (GND)
-- \corr_long|gate6|Add7~29\ = CARRY((\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate6|Add7~27\))) # (!\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate6|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~27\,
	combout => \corr_long|gate6|Add7~28_combout\,
	cout => \corr_long|gate6|Add7~29\);

-- Location: LCCOMB_X17_Y5_N16
\corr_long|gate6|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~32_combout\ = !\corr_long|gate6|Add7~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add7~31\,
	combout => \corr_long|gate6|Add7~32_combout\);

-- Location: LCCOMB_X17_Y1_N10
\corr_long|gate6|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~26_combout\ = (\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate6|Add5~25\ & VCC)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate6|Add5~25\)))) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Add5~25\)) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate6|Add5~25\) # (GND)))))
-- \corr_long|gate6|Add5~27\ = CARRY((\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate6|Add5~25\)) # (!\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate6|Add5~25\) # (!\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~25\,
	combout => \corr_long|gate6|Add5~26_combout\,
	cout => \corr_long|gate6|Add5~27\);

-- Location: LCCOMB_X18_Y1_N16
\corr_long|gate6|Add6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~34_combout\ = \corr_long|gate6|Add6~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add6~33\,
	combout => \corr_long|gate6|Add6~34_combout\);

-- Location: LCCOMB_X19_Y1_N18
\corr_long|gate6|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~36_combout\ = !\corr_long|gate6|Add8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add8~35\,
	combout => \corr_long|gate6|Add8~36_combout\);

-- Location: LCCOMB_X20_Y3_N18
\corr_long|gate6|output[18]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[18]~55_combout\ = \corr_long|gate6|Add4~36_combout\ $ (\corr_long|gate6|output[17]~54\ $ (!\corr_long|gate6|Add8~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|gate6|Add4~36_combout\,
	datad => \corr_long|gate6|Add8~36_combout\,
	cin => \corr_long|gate6|output[17]~54\,
	combout => \corr_long|gate6|output[18]~55_combout\);

-- Location: LCFF_X20_Y3_N19
\corr_long|gate6|output[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[18]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(18));

-- Location: LCCOMB_X25_Y1_N16
\corr_long|f_output[18]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[18]~57_combout\ = ((\corr_long|Add0~36_combout\ $ (\corr_long|gate6|output\(18) $ (!\corr_long|f_output[17]~56\)))) # (GND)
-- \corr_long|f_output[18]~58\ = CARRY((\corr_long|Add0~36_combout\ & ((\corr_long|gate6|output\(18)) # (!\corr_long|f_output[17]~56\))) # (!\corr_long|Add0~36_combout\ & (\corr_long|gate6|output\(18) & !\corr_long|f_output[17]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|Add0~36_combout\,
	datab => \corr_long|gate6|output\(18),
	datad => VCC,
	cin => \corr_long|f_output[17]~56\,
	combout => \corr_long|f_output[18]~57_combout\,
	cout => \corr_long|f_output[18]~58\);

-- Location: LCFF_X25_Y1_N17
\corr_long|f_output[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[18]~57_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(18));

-- Location: LCFF_X25_Y1_N13
\corr_long|f_output[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[16]~53_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(16));

-- Location: LCCOMB_X25_Y1_N24
\ADC_Manager1|LessThan5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~0_combout\ = (\corr_long|f_output\(17) & (\corr_long|f_output\(18) & \corr_long|f_output\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f_output\(17),
	datac => \corr_long|f_output\(18),
	datad => \corr_long|f_output\(16),
	combout => \ADC_Manager1|LessThan5~0_combout\);

-- Location: LCCOMB_X18_Y6_N16
\corr_long|gate5|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~32_combout\ = !\corr_long|gate5|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add0~31\,
	combout => \corr_long|gate5|Add0~32_combout\);

-- Location: LCCOMB_X15_Y6_N10
\corr_long|gate5|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~26_combout\ = (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate5|Add1~25\ & VCC)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate5|Add1~25\)))) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add1~25\)) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate5|Add1~25\) # (GND)))))
-- \corr_long|gate5|Add1~27\ = CARRY((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate5|Add1~25\)) # (!\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate5|Add1~25\) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~25\,
	combout => \corr_long|gate5|Add1~26_combout\,
	cout => \corr_long|gate5|Add1~27\);

-- Location: LCCOMB_X15_Y6_N12
\corr_long|gate5|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~28_combout\ = ((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate5|Add1~27\)))) # (GND)
-- \corr_long|gate5|Add1~29\ = CARRY((\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate5|Add1~27\))) # (!\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate5|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~27\,
	combout => \corr_long|gate5|Add1~28_combout\,
	cout => \corr_long|gate5|Add1~29\);

-- Location: LCCOMB_X19_Y6_N16
\corr_long|gate5|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~34_combout\ = \corr_long|gate5|Add2~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add2~33\,
	combout => \corr_long|gate5|Add2~34_combout\);

-- Location: LCCOMB_X19_Y10_N10
\corr_long|gate5|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~26_combout\ = (\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ & (\corr_long|gate5|Add3~25\ & VCC)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ 
-- & (!\corr_long|gate5|Add3~25\)))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Add3~25\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ & 
-- ((\corr_long|gate5|Add3~25\) # (GND)))))
-- \corr_long|gate5|Add3~27\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ & (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ & !\corr_long|gate5|Add3~25\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ & 
-- ((!\corr_long|gate5|Add3~25\) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~25\,
	combout => \corr_long|gate5|Add3~26_combout\,
	cout => \corr_long|gate5|Add3~27\);

-- Location: LCCOMB_X19_Y10_N12
\corr_long|gate5|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~28_combout\ = ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ $ (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\ $ (!\corr_long|gate5|Add3~27\)))) # (GND)
-- \corr_long|gate5|Add3~29\ = CARRY((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ & ((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\) # (!\corr_long|gate5|Add3~27\))) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ & 
-- (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\ & !\corr_long|gate5|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~27\,
	combout => \corr_long|gate5|Add3~28_combout\,
	cout => \corr_long|gate5|Add3~29\);

-- Location: LCCOMB_X19_Y10_N14
\corr_long|gate5|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~30_combout\ = (\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ & (\corr_long|gate5|Add3~29\ & VCC)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ 
-- & (!\corr_long|gate5|Add3~29\)))) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ & ((\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Add3~29\)) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\corr_long|gate5|Add3~29\) # (GND)))))
-- \corr_long|gate5|Add3~31\ = CARRY((\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ & (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ & !\corr_long|gate5|Add3~29\)) # (!\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ & 
-- ((!\corr_long|gate5|Add3~29\) # (!\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~29\,
	combout => \corr_long|gate5|Add3~30_combout\,
	cout => \corr_long|gate5|Add3~31\);

-- Location: LCCOMB_X19_Y10_N16
\corr_long|gate5|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~32_combout\ = !\corr_long|gate5|Add3~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add3~31\,
	combout => \corr_long|gate5|Add3~32_combout\);

-- Location: LCCOMB_X20_Y6_N16
\corr_long|gate5|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~34_combout\ = (\corr_long|gate5|Add2~34_combout\ & (!\corr_long|gate5|Add4~33\)) # (!\corr_long|gate5|Add2~34_combout\ & ((\corr_long|gate5|Add4~33\) # (GND)))
-- \corr_long|gate5|Add4~35\ = CARRY((!\corr_long|gate5|Add4~33\) # (!\corr_long|gate5|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|gate5|Add2~34_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~33\,
	combout => \corr_long|gate5|Add4~34_combout\,
	cout => \corr_long|gate5|Add4~35\);

-- Location: LCCOMB_X20_Y6_N18
\corr_long|gate5|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~36_combout\ = !\corr_long|gate5|Add4~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add4~35\,
	combout => \corr_long|gate5|Add4~36_combout\);

-- Location: LCCOMB_X20_Y10_N16
\corr_long|gate5|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~32_combout\ = !\corr_long|gate5|Add7~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add7~31\,
	combout => \corr_long|gate5|Add7~32_combout\);

-- Location: LCCOMB_X21_Y10_N16
\corr_long|gate5|Add6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~34_combout\ = \corr_long|gate5|Add6~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add6~33\,
	combout => \corr_long|gate5|Add6~34_combout\);

-- Location: LCCOMB_X21_Y8_N16
\corr_long|gate5|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~32_combout\ = !\corr_long|gate5|Add9~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add9~31\,
	combout => \corr_long|gate5|Add9~32_combout\);

-- Location: LCCOMB_X22_Y6_N14
\corr_long|gate5|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~32_combout\ = ((\corr_long|gate5|Add6~32_combout\ $ (\corr_long|gate5|Add9~32_combout\ $ (!\corr_long|gate5|Add8~31\)))) # (GND)
-- \corr_long|gate5|Add8~33\ = CARRY((\corr_long|gate5|Add6~32_combout\ & ((\corr_long|gate5|Add9~32_combout\) # (!\corr_long|gate5|Add8~31\))) # (!\corr_long|gate5|Add6~32_combout\ & (\corr_long|gate5|Add9~32_combout\ & !\corr_long|gate5|Add8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~32_combout\,
	datab => \corr_long|gate5|Add9~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~31\,
	combout => \corr_long|gate5|Add8~32_combout\,
	cout => \corr_long|gate5|Add8~33\);

-- Location: LCCOMB_X22_Y6_N18
\corr_long|gate5|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~36_combout\ = !\corr_long|gate5|Add8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add8~35\,
	combout => \corr_long|gate5|Add8~36_combout\);

-- Location: LCCOMB_X21_Y6_N18
\corr_long|gate5|output[18]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[18]~55_combout\ = \corr_long|gate5|Add4~36_combout\ $ (\corr_long|gate5|output[17]~54\ $ (!\corr_long|gate5|Add8~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|gate5|Add4~36_combout\,
	datad => \corr_long|gate5|Add8~36_combout\,
	cin => \corr_long|gate5|output[17]~54\,
	combout => \corr_long|gate5|output[18]~55_combout\);

-- Location: LCFF_X21_Y6_N19
\corr_long|gate5|output[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[18]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output\(18));

-- Location: LCCOMB_X27_Y1_N14
\corr_long|output_56[17]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[17]~54_combout\ = (\corr_long|gate5|output\(17) & ((\corr_long|gate6|output\(17) & (\corr_long|output_56[16]~53\ & VCC)) # (!\corr_long|gate6|output\(17) & (!\corr_long|output_56[16]~53\)))) # (!\corr_long|gate5|output\(17) & 
-- ((\corr_long|gate6|output\(17) & (!\corr_long|output_56[16]~53\)) # (!\corr_long|gate6|output\(17) & ((\corr_long|output_56[16]~53\) # (GND)))))
-- \corr_long|output_56[17]~55\ = CARRY((\corr_long|gate5|output\(17) & (!\corr_long|gate6|output\(17) & !\corr_long|output_56[16]~53\)) # (!\corr_long|gate5|output\(17) & ((!\corr_long|output_56[16]~53\) # (!\corr_long|gate6|output\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output\(17),
	datab => \corr_long|gate6|output\(17),
	datad => VCC,
	cin => \corr_long|output_56[16]~53\,
	combout => \corr_long|output_56[17]~54_combout\,
	cout => \corr_long|output_56[17]~55\);

-- Location: LCCOMB_X27_Y1_N18
\corr_long|output_56[19]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[19]~58_combout\ = \corr_long|output_56[18]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|output_56[18]~57\,
	combout => \corr_long|output_56[19]~58_combout\);

-- Location: LCFF_X27_Y1_N19
\corr_long|output_56[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[19]~58_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(19));

-- Location: LCFF_X27_Y1_N15
\corr_long|output_56[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[17]~54_combout\,
	sclr => \ADC_Manager1|ALT_INV_c_en~combout\,
	ena => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(17));

-- Location: LCCOMB_X26_Y1_N18
\corr_long|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~38_combout\ = \corr_long|Add0~37\ $ (\corr_long|output_56\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|output_56\(19),
	cin => \corr_long|Add0~37\,
	combout => \corr_long|Add0~38_combout\);

-- Location: LCCOMB_X25_Y1_N18
\corr_long|f_output[19]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[19]~59_combout\ = \corr_long|f_output[18]~58\ $ (\corr_long|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|Add0~38_combout\,
	cin => \corr_long|f_output[18]~58\,
	combout => \corr_long|f_output[19]~59_combout\);

-- Location: LCFF_X25_Y1_N19
\corr_long|f_output[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[19]~59_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(19));

-- Location: LCCOMB_X25_Y1_N28
\ADC_Manager1|LessThan5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~6_combout\ = (\corr_long|f_output\(19)) # ((\ADC_Manager1|LessThan5~0_combout\ & ((\corr_long|f_output\(15)) # (\ADC_Manager1|LessThan5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output\(15),
	datab => \ADC_Manager1|LessThan5~5_combout\,
	datac => \ADC_Manager1|LessThan5~0_combout\,
	datad => \corr_long|f_output\(19),
	combout => \ADC_Manager1|LessThan5~6_combout\);

-- Location: LCCOMB_X22_Y8_N0
\ADC_Manager1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~1_combout\ = (\ADC_Manager1|Selector1~0_combout\) # ((\ADC_Manager1|main_state.sending_bits~regout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|LessThan5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector1~0_combout\,
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|LessThan5~6_combout\,
	combout => \ADC_Manager1|Selector1~1_combout\);

-- Location: LCCOMB_X13_Y10_N2
\ADC_Manager1|main_state.finding_preambule~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|main_state.finding_preambule~feeder_combout\ = \ADC_Manager1|Selector1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|Selector1~1_combout\,
	combout => \ADC_Manager1|main_state.finding_preambule~feeder_combout\);

-- Location: LCFF_X13_Y10_N3
\ADC_Manager1|main_state.finding_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|main_state.finding_preambule~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_preambule~regout\);

-- Location: LCCOMB_X13_Y10_N16
\ADC_Manager1|c_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_en~combout\ = (\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|c_en~combout\);

-- Location: LCFF_X10_Y13_N9
\adc_ram_shifter_1|last_stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_Manager1|c_en~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|last_stop~regout\);

-- Location: LCCOMB_X15_Y8_N14
\corr_long|input_adc_6[8]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[8]~56_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(48)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(104),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(48),
	combout => \corr_long|input_adc_6[8]~56_combout\);

-- Location: LCFF_X20_Y3_N5
\corr_long|gate6|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[11]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output\(11));

-- Location: LCFF_X25_Y1_N3
\corr_long|f_output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[11]~42_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(11));

-- Location: LCCOMB_X7_Y2_N16
\ADC_Manager1|c_10_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[11]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_10_value[11]~0_combout\);

-- Location: LCFF_X5_Y2_N23
\ADC_Manager1|c_10_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(11));

-- Location: LCFF_X5_Y2_N21
\ADC_Manager1|c_10_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(10));

-- Location: LCFF_X25_Y2_N31
\corr_long|f_output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[9]~38_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(9));

-- Location: LCFF_X5_Y2_N29
\ADC_Manager1|c_10_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(9));

-- Location: LCFF_X5_Y2_N17
\ADC_Manager1|c_10_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(8));

-- Location: LCFF_X25_Y2_N27
\corr_long|f_output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[7]~34_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(7));

-- Location: LCFF_X5_Y2_N15
\ADC_Manager1|c_10_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(7));

-- Location: LCFF_X25_Y2_N25
\corr_long|f_output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[6]~32_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(6));

-- Location: LCFF_X5_Y2_N13
\ADC_Manager1|c_10_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(6));

-- Location: LCFF_X25_Y2_N23
\corr_long|f_output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[5]~30_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(5));

-- Location: LCFF_X5_Y2_N11
\ADC_Manager1|c_10_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(5));

-- Location: LCFF_X25_Y2_N21
\corr_long|f_output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[4]~28_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(4));

-- Location: LCCOMB_X6_Y4_N20
\ADC_Manager1|c_00_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|c_00_value[11]~0_combout\);

-- Location: LCFF_X4_Y2_N13
\ADC_Manager1|c_00_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(4));

-- Location: LCFF_X25_Y2_N19
\corr_long|f_output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[3]~26_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(3));

-- Location: LCFF_X5_Y2_N19
\ADC_Manager1|c_10_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(3));

-- Location: LCFF_X25_Y2_N17
\corr_long|f_output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[2]~24_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(2));

-- Location: LCCOMB_X5_Y2_N24
\ADC_Manager1|c_10_value[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[2]~feeder_combout\ = \corr_long|f_output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output\(2),
	combout => \ADC_Manager1|c_10_value[2]~feeder_combout\);

-- Location: LCFF_X5_Y2_N25
\ADC_Manager1|c_10_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[2]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(2));

-- Location: LCFF_X25_Y2_N15
\corr_long|f_output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[1]~22_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(1));

-- Location: LCFF_X5_Y2_N3
\ADC_Manager1|c_10_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(1));

-- Location: LCFF_X25_Y2_N13
\corr_long|f_output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f_output[0]~20_combout\,
	sclr => \corr_long|f_output[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output\(0));

-- Location: LCCOMB_X4_Y2_N4
\ADC_Manager1|c_00_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[0]~feeder_combout\ = \corr_long|f_output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output\(0),
	combout => \ADC_Manager1|c_00_value[0]~feeder_combout\);

-- Location: LCFF_X4_Y2_N5
\ADC_Manager1|c_00_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(0));

-- Location: LCCOMB_X3_Y2_N0
\ADC_Manager1|LessThan15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan15~1_cout\);

-- Location: LCCOMB_X3_Y2_N2
\ADC_Manager1|LessThan15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & (\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan15~1_cout\)) # (!\ADC_Manager1|c_00_value\(1) & ((\ADC_Manager1|c_10_value\(1)) # (!\ADC_Manager1|LessThan15~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~1_cout\,
	cout => \ADC_Manager1|LessThan15~3_cout\);

-- Location: LCCOMB_X3_Y2_N4
\ADC_Manager1|LessThan15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan15~3_cout\) # (!\ADC_Manager1|c_10_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan15~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~3_cout\,
	cout => \ADC_Manager1|LessThan15~5_cout\);

-- Location: LCCOMB_X3_Y2_N6
\ADC_Manager1|LessThan15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & (\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan15~5_cout\)) # (!\ADC_Manager1|c_00_value\(3) & ((\ADC_Manager1|c_10_value\(3)) # (!\ADC_Manager1|LessThan15~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~5_cout\,
	cout => \ADC_Manager1|LessThan15~7_cout\);

-- Location: LCCOMB_X3_Y2_N8
\ADC_Manager1|LessThan15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & (\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan15~7_cout\)) # (!\ADC_Manager1|c_10_value\(4) & ((\ADC_Manager1|c_00_value\(4)) # (!\ADC_Manager1|LessThan15~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~7_cout\,
	cout => \ADC_Manager1|LessThan15~9_cout\);

-- Location: LCCOMB_X3_Y2_N10
\ADC_Manager1|LessThan15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan15~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_10_value\(5)) # (!\ADC_Manager1|LessThan15~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~9_cout\,
	cout => \ADC_Manager1|LessThan15~11_cout\);

-- Location: LCCOMB_X3_Y2_N12
\ADC_Manager1|LessThan15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & ((!\ADC_Manager1|LessThan15~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_00_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan15~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~11_cout\,
	cout => \ADC_Manager1|LessThan15~13_cout\);

-- Location: LCCOMB_X3_Y2_N14
\ADC_Manager1|LessThan15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & (\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan15~13_cout\)) # (!\ADC_Manager1|c_00_value\(7) & ((\ADC_Manager1|c_10_value\(7)) # (!\ADC_Manager1|LessThan15~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~13_cout\,
	cout => \ADC_Manager1|LessThan15~15_cout\);

-- Location: LCCOMB_X3_Y2_N16
\ADC_Manager1|LessThan15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan15~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan15~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~15_cout\,
	cout => \ADC_Manager1|LessThan15~17_cout\);

-- Location: LCCOMB_X3_Y2_N18
\ADC_Manager1|LessThan15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & (\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan15~17_cout\)) # (!\ADC_Manager1|c_00_value\(9) & ((\ADC_Manager1|c_10_value\(9)) # (!\ADC_Manager1|LessThan15~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~17_cout\,
	cout => \ADC_Manager1|LessThan15~19_cout\);

-- Location: LCCOMB_X3_Y2_N20
\ADC_Manager1|LessThan15~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & ((!\ADC_Manager1|LessThan15~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_00_value\(10) & (!\ADC_Manager1|c_10_value\(10) & 
-- !\ADC_Manager1|LessThan15~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~19_cout\,
	cout => \ADC_Manager1|LessThan15~21_cout\);

-- Location: LCCOMB_X3_Y2_N22
\ADC_Manager1|LessThan15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan15~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan15~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan15~21_cout\,
	combout => \ADC_Manager1|LessThan15~22_combout\);

-- Location: LCCOMB_X7_Y2_N18
\ADC_Manager1|c_01_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[11]~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_01_value[11]~0_combout\);

-- Location: LCFF_X5_Y2_N5
\ADC_Manager1|c_01_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(11));

-- Location: LCFF_X5_Y2_N31
\ADC_Manager1|c_01_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(10));

-- Location: LCFF_X5_Y2_N7
\ADC_Manager1|c_01_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(9));

-- Location: LCFF_X6_Y2_N25
\ADC_Manager1|c_01_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(8));

-- Location: LCFF_X4_Y2_N29
\ADC_Manager1|c_00_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(7));

-- Location: LCFF_X4_Y2_N9
\ADC_Manager1|c_00_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(6));

-- Location: LCFF_X6_Y2_N15
\ADC_Manager1|c_01_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(5));

-- Location: LCFF_X6_Y2_N7
\ADC_Manager1|c_01_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(4));

-- Location: LCFF_X6_Y2_N13
\ADC_Manager1|c_01_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(3));

-- Location: LCFF_X6_Y2_N19
\ADC_Manager1|c_01_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(2));

-- Location: LCFF_X6_Y2_N29
\ADC_Manager1|c_01_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(1));

-- Location: LCFF_X6_Y2_N27
\ADC_Manager1|c_01_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(0));

-- Location: LCCOMB_X2_Y1_N0
\ADC_Manager1|LessThan14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan14~1_cout\);

-- Location: LCCOMB_X2_Y1_N2
\ADC_Manager1|LessThan14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & (\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan14~1_cout\)) # (!\ADC_Manager1|c_00_value\(1) & ((\ADC_Manager1|c_01_value\(1)) # (!\ADC_Manager1|LessThan14~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~1_cout\,
	cout => \ADC_Manager1|LessThan14~3_cout\);

-- Location: LCCOMB_X2_Y1_N4
\ADC_Manager1|LessThan14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan14~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan14~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~3_cout\,
	cout => \ADC_Manager1|LessThan14~5_cout\);

-- Location: LCCOMB_X2_Y1_N6
\ADC_Manager1|LessThan14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan14~5_cout\)) # (!\ADC_Manager1|c_00_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan14~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~5_cout\,
	cout => \ADC_Manager1|LessThan14~7_cout\);

-- Location: LCCOMB_X2_Y1_N8
\ADC_Manager1|LessThan14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & ((!\ADC_Manager1|LessThan14~7_cout\) # (!\ADC_Manager1|c_01_value\(4)))) # (!\ADC_Manager1|c_00_value\(4) & (!\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan14~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~7_cout\,
	cout => \ADC_Manager1|LessThan14~9_cout\);

-- Location: LCCOMB_X2_Y1_N10
\ADC_Manager1|LessThan14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan14~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_01_value\(5)) # (!\ADC_Manager1|LessThan14~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~9_cout\,
	cout => \ADC_Manager1|LessThan14~11_cout\);

-- Location: LCCOMB_X2_Y1_N12
\ADC_Manager1|LessThan14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan14~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan14~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~11_cout\,
	cout => \ADC_Manager1|LessThan14~13_cout\);

-- Location: LCCOMB_X2_Y1_N14
\ADC_Manager1|LessThan14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & ((!\ADC_Manager1|LessThan14~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_01_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan14~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~13_cout\,
	cout => \ADC_Manager1|LessThan14~15_cout\);

-- Location: LCCOMB_X2_Y1_N16
\ADC_Manager1|LessThan14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan14~15_cout\) # (!\ADC_Manager1|c_01_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan14~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~15_cout\,
	cout => \ADC_Manager1|LessThan14~17_cout\);

-- Location: LCCOMB_X2_Y1_N18
\ADC_Manager1|LessThan14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & (\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan14~17_cout\)) # (!\ADC_Manager1|c_00_value\(9) & ((\ADC_Manager1|c_01_value\(9)) # (!\ADC_Manager1|LessThan14~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~17_cout\,
	cout => \ADC_Manager1|LessThan14~19_cout\);

-- Location: LCCOMB_X2_Y1_N20
\ADC_Manager1|LessThan14~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & ((!\ADC_Manager1|LessThan14~19_cout\) # (!\ADC_Manager1|c_01_value\(10)))) # (!\ADC_Manager1|c_00_value\(10) & (!\ADC_Manager1|c_01_value\(10) & 
-- !\ADC_Manager1|LessThan14~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~19_cout\,
	cout => \ADC_Manager1|LessThan14~21_cout\);

-- Location: LCCOMB_X2_Y1_N22
\ADC_Manager1|LessThan14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan14~21_cout\) # (!\ADC_Manager1|c_01_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan14~21_cout\ & !\ADC_Manager1|c_01_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan14~21_cout\,
	combout => \ADC_Manager1|LessThan14~22_combout\);

-- Location: LCCOMB_X7_Y2_N10
\ADC_Manager1|c_11_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[11]~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(2),
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_11_value[11]~0_combout\);

-- Location: LCFF_X4_Y2_N15
\ADC_Manager1|c_11_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(11));

-- Location: LCFF_X4_Y2_N7
\ADC_Manager1|c_00_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(11),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(11));

-- Location: LCCOMB_X4_Y2_N2
\ADC_Manager1|c_00_value[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[10]~feeder_combout\ = \corr_long|f_output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output\(10),
	combout => \ADC_Manager1|c_00_value[10]~feeder_combout\);

-- Location: LCFF_X4_Y2_N3
\ADC_Manager1|c_00_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[10]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(10));

-- Location: LCFF_X4_Y2_N17
\ADC_Manager1|c_00_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(9));

-- Location: LCFF_X6_Y2_N23
\ADC_Manager1|c_11_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(8));

-- Location: LCFF_X2_Y2_N3
\ADC_Manager1|c_00_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(5));

-- Location: LCFF_X4_Y2_N1
\ADC_Manager1|c_11_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(4));

-- Location: LCFF_X4_Y2_N19
\ADC_Manager1|c_00_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(3));

-- Location: LCFF_X4_Y2_N31
\ADC_Manager1|c_00_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(2));

-- Location: LCFF_X4_Y2_N25
\ADC_Manager1|c_00_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(1));

-- Location: LCFF_X6_Y2_N1
\ADC_Manager1|c_11_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(0),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(0));

-- Location: LCCOMB_X4_Y2_N6
\ADC_Manager1|LessThan16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan16~1_cout\);

-- Location: LCCOMB_X4_Y2_N8
\ADC_Manager1|LessThan16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & ((!\ADC_Manager1|LessThan16~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_11_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan16~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~1_cout\,
	cout => \ADC_Manager1|LessThan16~3_cout\);

-- Location: LCCOMB_X4_Y2_N10
\ADC_Manager1|LessThan16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & (\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan16~3_cout\)) # (!\ADC_Manager1|c_11_value\(2) & ((\ADC_Manager1|c_00_value\(2)) # (!\ADC_Manager1|LessThan16~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~3_cout\,
	cout => \ADC_Manager1|LessThan16~5_cout\);

-- Location: LCCOMB_X4_Y2_N12
\ADC_Manager1|LessThan16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & ((!\ADC_Manager1|LessThan16~5_cout\) # (!\ADC_Manager1|c_00_value\(3)))) # (!\ADC_Manager1|c_11_value\(3) & (!\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan16~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~5_cout\,
	cout => \ADC_Manager1|LessThan16~7_cout\);

-- Location: LCCOMB_X4_Y2_N14
\ADC_Manager1|LessThan16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & ((!\ADC_Manager1|LessThan16~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_00_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan16~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~7_cout\,
	cout => \ADC_Manager1|LessThan16~9_cout\);

-- Location: LCCOMB_X4_Y2_N16
\ADC_Manager1|LessThan16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & ((!\ADC_Manager1|LessThan16~9_cout\) # (!\ADC_Manager1|c_00_value\(5)))) # (!\ADC_Manager1|c_11_value\(5) & (!\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan16~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~9_cout\,
	cout => \ADC_Manager1|LessThan16~11_cout\);

-- Location: LCCOMB_X4_Y2_N18
\ADC_Manager1|LessThan16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan16~11_cout\)) # (!\ADC_Manager1|c_11_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan16~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~11_cout\,
	cout => \ADC_Manager1|LessThan16~13_cout\);

-- Location: LCCOMB_X4_Y2_N20
\ADC_Manager1|LessThan16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & ((!\ADC_Manager1|LessThan16~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_11_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan16~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~13_cout\,
	cout => \ADC_Manager1|LessThan16~15_cout\);

-- Location: LCCOMB_X4_Y2_N22
\ADC_Manager1|LessThan16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan16~15_cout\) # (!\ADC_Manager1|c_11_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan16~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~15_cout\,
	cout => \ADC_Manager1|LessThan16~17_cout\);

-- Location: LCCOMB_X4_Y2_N24
\ADC_Manager1|LessThan16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan16~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan16~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~17_cout\,
	cout => \ADC_Manager1|LessThan16~19_cout\);

-- Location: LCCOMB_X4_Y2_N26
\ADC_Manager1|LessThan16~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan16~19_cout\)) # (!\ADC_Manager1|c_11_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan16~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan16~19_cout\,
	cout => \ADC_Manager1|LessThan16~21_cout\);

-- Location: LCCOMB_X4_Y2_N28
\ADC_Manager1|LessThan16~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~22_combout\ = (\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan16~21_cout\ & \ADC_Manager1|c_00_value\(11))) # (!\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan16~21_cout\) # (\ADC_Manager1|c_00_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan16~21_cout\,
	combout => \ADC_Manager1|LessThan16~22_combout\);

-- Location: LCCOMB_X3_Y2_N28
\ADC_Manager1|process_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~1_combout\ = (\ADC_Manager1|LessThan15~22_combout\ & (\ADC_Manager1|LessThan14~22_combout\ & \ADC_Manager1|LessThan16~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan15~22_combout\,
	datac => \ADC_Manager1|LessThan14~22_combout\,
	datad => \ADC_Manager1|LessThan16~22_combout\,
	combout => \ADC_Manager1|process_1~1_combout\);

-- Location: LCFF_X4_Y2_N21
\ADC_Manager1|c_11_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(10),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(10));

-- Location: LCFF_X4_Y2_N23
\ADC_Manager1|c_11_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(7));

-- Location: LCFF_X6_Y2_N17
\ADC_Manager1|c_11_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(6));

-- Location: LCFF_X2_Y2_N7
\ADC_Manager1|c_11_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(5),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(5));

-- Location: LCFF_X6_Y2_N31
\ADC_Manager1|c_11_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(3),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(3));

-- Location: LCFF_X4_Y2_N27
\ADC_Manager1|c_11_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(2),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(2));

-- Location: LCFF_X6_Y2_N21
\ADC_Manager1|c_11_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(1),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(1));

-- Location: LCCOMB_X6_Y3_N8
\ADC_Manager1|LessThan12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan12~1_cout\);

-- Location: LCCOMB_X6_Y3_N10
\ADC_Manager1|LessThan12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan12~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_11_value\(1)) # (!\ADC_Manager1|LessThan12~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~1_cout\,
	cout => \ADC_Manager1|LessThan12~3_cout\);

-- Location: LCCOMB_X6_Y3_N12
\ADC_Manager1|LessThan12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan12~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan12~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~3_cout\,
	cout => \ADC_Manager1|LessThan12~5_cout\);

-- Location: LCCOMB_X6_Y3_N14
\ADC_Manager1|LessThan12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & (\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan12~5_cout\)) # (!\ADC_Manager1|c_10_value\(3) & ((\ADC_Manager1|c_11_value\(3)) # (!\ADC_Manager1|LessThan12~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~5_cout\,
	cout => \ADC_Manager1|LessThan12~7_cout\);

-- Location: LCCOMB_X6_Y3_N16
\ADC_Manager1|LessThan12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan12~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan12~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~7_cout\,
	cout => \ADC_Manager1|LessThan12~9_cout\);

-- Location: LCCOMB_X6_Y3_N18
\ADC_Manager1|LessThan12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & (\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan12~9_cout\)) # (!\ADC_Manager1|c_10_value\(5) & ((\ADC_Manager1|c_11_value\(5)) # (!\ADC_Manager1|LessThan12~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~9_cout\,
	cout => \ADC_Manager1|LessThan12~11_cout\);

-- Location: LCCOMB_X6_Y3_N20
\ADC_Manager1|LessThan12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan12~11_cout\) # (!\ADC_Manager1|c_11_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan12~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~11_cout\,
	cout => \ADC_Manager1|LessThan12~13_cout\);

-- Location: LCCOMB_X6_Y3_N22
\ADC_Manager1|LessThan12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan12~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_11_value\(7)) # (!\ADC_Manager1|LessThan12~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~13_cout\,
	cout => \ADC_Manager1|LessThan12~15_cout\);

-- Location: LCCOMB_X6_Y3_N24
\ADC_Manager1|LessThan12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan12~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan12~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~15_cout\,
	cout => \ADC_Manager1|LessThan12~17_cout\);

-- Location: LCCOMB_X6_Y3_N26
\ADC_Manager1|LessThan12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan12~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan12~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~17_cout\,
	cout => \ADC_Manager1|LessThan12~19_cout\);

-- Location: LCCOMB_X6_Y3_N28
\ADC_Manager1|LessThan12~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan12~19_cout\) # (!\ADC_Manager1|c_11_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_11_value\(10) & 
-- !\ADC_Manager1|LessThan12~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan12~19_cout\,
	cout => \ADC_Manager1|LessThan12~21_cout\);

-- Location: LCCOMB_X6_Y3_N30
\ADC_Manager1|LessThan12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~22_combout\ = (\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan12~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan12~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan12~21_cout\,
	combout => \ADC_Manager1|LessThan12~22_combout\);

-- Location: LCFF_X5_Y2_N1
\ADC_Manager1|c_01_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(7),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(7));

-- Location: LCFF_X6_Y2_N5
\ADC_Manager1|c_01_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(6),
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(6));

-- Location: LCCOMB_X5_Y2_N26
\ADC_Manager1|c_10_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[0]~feeder_combout\ = \corr_long|f_output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output\(0),
	combout => \ADC_Manager1|c_10_value[0]~feeder_combout\);

-- Location: LCFF_X5_Y2_N27
\ADC_Manager1|c_10_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(0));

-- Location: LCCOMB_X6_Y1_N4
\ADC_Manager1|LessThan10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~1_cout\ = CARRY((!\ADC_Manager1|c_01_value\(0) & \ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan10~1_cout\);

-- Location: LCCOMB_X6_Y1_N6
\ADC_Manager1|LessThan10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan10~1_cout\) # (!\ADC_Manager1|c_10_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan10~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~1_cout\,
	cout => \ADC_Manager1|LessThan10~3_cout\);

-- Location: LCCOMB_X6_Y1_N8
\ADC_Manager1|LessThan10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan10~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan10~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~3_cout\,
	cout => \ADC_Manager1|LessThan10~5_cout\);

-- Location: LCCOMB_X6_Y1_N10
\ADC_Manager1|LessThan10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan10~5_cout\)) # (!\ADC_Manager1|c_10_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan10~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~5_cout\,
	cout => \ADC_Manager1|LessThan10~7_cout\);

-- Location: LCCOMB_X6_Y1_N12
\ADC_Manager1|LessThan10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan10~7_cout\) # (!\ADC_Manager1|c_01_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan10~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~7_cout\,
	cout => \ADC_Manager1|LessThan10~9_cout\);

-- Location: LCCOMB_X6_Y1_N14
\ADC_Manager1|LessThan10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan10~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan10~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~9_cout\,
	cout => \ADC_Manager1|LessThan10~11_cout\);

-- Location: LCCOMB_X6_Y1_N16
\ADC_Manager1|LessThan10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan10~11_cout\) # (!\ADC_Manager1|c_01_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan10~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~11_cout\,
	cout => \ADC_Manager1|LessThan10~13_cout\);

-- Location: LCCOMB_X6_Y1_N18
\ADC_Manager1|LessThan10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan10~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan10~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~13_cout\,
	cout => \ADC_Manager1|LessThan10~15_cout\);

-- Location: LCCOMB_X6_Y1_N20
\ADC_Manager1|LessThan10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & ((!\ADC_Manager1|LessThan10~15_cout\) # (!\ADC_Manager1|c_01_value\(8)))) # (!\ADC_Manager1|c_10_value\(8) & (!\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~15_cout\,
	cout => \ADC_Manager1|LessThan10~17_cout\);

-- Location: LCCOMB_X6_Y1_N22
\ADC_Manager1|LessThan10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & ((!\ADC_Manager1|LessThan10~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_01_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan10~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~17_cout\,
	cout => \ADC_Manager1|LessThan10~19_cout\);

-- Location: LCCOMB_X6_Y1_N24
\ADC_Manager1|LessThan10~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan10~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_10_value\(10)) # (!\ADC_Manager1|LessThan10~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~19_cout\,
	cout => \ADC_Manager1|LessThan10~21_cout\);

-- Location: LCCOMB_X6_Y1_N26
\ADC_Manager1|LessThan10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~22_combout\ = (\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan10~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan10~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan10~21_cout\,
	combout => \ADC_Manager1|LessThan10~22_combout\);

-- Location: LCCOMB_X7_Y1_N20
\ADC_Manager1|process_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~2_combout\ = (\ADC_Manager1|LessThan11~22_combout\ & (\ADC_Manager1|LessThan12~22_combout\ & \ADC_Manager1|LessThan10~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan11~22_combout\,
	datac => \ADC_Manager1|LessThan12~22_combout\,
	datad => \ADC_Manager1|LessThan10~22_combout\,
	combout => \ADC_Manager1|process_1~2_combout\);

-- Location: LCCOMB_X7_Y1_N18
\ADC_Manager1|Mux213~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux213~0_combout\ = (\ADC_Manager1|process_1~0_combout\) # ((\ADC_Manager1|process_1~1_combout\ & !\ADC_Manager1|process_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datac => \ADC_Manager1|process_1~1_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|Mux213~0_combout\);

-- Location: LCFF_X2_Y2_N31
\ADC_Manager1|c_00_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(8),
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(8));

-- Location: LCFF_X5_Y2_N9
\ADC_Manager1|c_10_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(4),
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(4));

-- Location: LCCOMB_X3_Y1_N6
\ADC_Manager1|LessThan11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan11~1_cout\);

-- Location: LCCOMB_X3_Y1_N8
\ADC_Manager1|LessThan11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan11~1_cout\) # (!\ADC_Manager1|c_10_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan11~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~1_cout\,
	cout => \ADC_Manager1|LessThan11~3_cout\);

-- Location: LCCOMB_X3_Y1_N10
\ADC_Manager1|LessThan11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & (\ADC_Manager1|c_10_value\(2) & !\ADC_Manager1|LessThan11~3_cout\)) # (!\ADC_Manager1|c_00_value\(2) & ((\ADC_Manager1|c_10_value\(2)) # (!\ADC_Manager1|LessThan11~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_10_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~3_cout\,
	cout => \ADC_Manager1|LessThan11~5_cout\);

-- Location: LCCOMB_X3_Y1_N12
\ADC_Manager1|LessThan11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & ((!\ADC_Manager1|LessThan11~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_00_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan11~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~5_cout\,
	cout => \ADC_Manager1|LessThan11~7_cout\);

-- Location: LCCOMB_X3_Y1_N14
\ADC_Manager1|LessThan11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & (\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan11~7_cout\)) # (!\ADC_Manager1|c_00_value\(4) & ((\ADC_Manager1|c_10_value\(4)) # (!\ADC_Manager1|LessThan11~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~7_cout\,
	cout => \ADC_Manager1|LessThan11~9_cout\);

-- Location: LCCOMB_X3_Y1_N16
\ADC_Manager1|LessThan11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & ((!\ADC_Manager1|LessThan11~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_00_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan11~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~9_cout\,
	cout => \ADC_Manager1|LessThan11~11_cout\);

-- Location: LCCOMB_X3_Y1_N18
\ADC_Manager1|LessThan11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan11~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan11~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~11_cout\,
	cout => \ADC_Manager1|LessThan11~13_cout\);

-- Location: LCCOMB_X3_Y1_N20
\ADC_Manager1|LessThan11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & ((!\ADC_Manager1|LessThan11~13_cout\) # (!\ADC_Manager1|c_10_value\(7)))) # (!\ADC_Manager1|c_00_value\(7) & (!\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan11~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~13_cout\,
	cout => \ADC_Manager1|LessThan11~15_cout\);

-- Location: LCCOMB_X3_Y1_N22
\ADC_Manager1|LessThan11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & ((!\ADC_Manager1|LessThan11~15_cout\) # (!\ADC_Manager1|c_00_value\(8)))) # (!\ADC_Manager1|c_10_value\(8) & (!\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan11~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~15_cout\,
	cout => \ADC_Manager1|LessThan11~17_cout\);

-- Location: LCCOMB_X3_Y1_N24
\ADC_Manager1|LessThan11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & ((!\ADC_Manager1|LessThan11~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_00_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan11~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~17_cout\,
	cout => \ADC_Manager1|LessThan11~19_cout\);

-- Location: LCCOMB_X3_Y1_N26
\ADC_Manager1|LessThan11~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan11~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_00_value\(10) & 
-- !\ADC_Manager1|LessThan11~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~19_cout\,
	cout => \ADC_Manager1|LessThan11~21_cout\);

-- Location: LCCOMB_X3_Y1_N28
\ADC_Manager1|LessThan11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~22_combout\ = (\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan11~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan11~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan11~21_cout\,
	combout => \ADC_Manager1|LessThan11~22_combout\);

-- Location: LCCOMB_X7_Y1_N22
\ADC_Manager1|data_buffer[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~3_combout\ = (!\ADC_Manager1|process_1~0_combout\ & (((!\ADC_Manager1|LessThan10~22_combout\) # (!\ADC_Manager1|LessThan11~22_combout\)) # (!\ADC_Manager1|LessThan12~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datab => \ADC_Manager1|LessThan12~22_combout\,
	datac => \ADC_Manager1|LessThan11~22_combout\,
	datad => \ADC_Manager1|LessThan10~22_combout\,
	combout => \ADC_Manager1|data_buffer[2]~3_combout\);

-- Location: LCCOMB_X3_Y1_N2
\ADC_Manager1|LessThan17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~0_combout\ = (\ADC_Manager1|c_00_value\(4)) # ((\ADC_Manager1|c_00_value\(5)) # ((\ADC_Manager1|c_00_value\(3)) # (\ADC_Manager1|c_00_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_00_value\(5),
	datac => \ADC_Manager1|c_00_value\(3),
	datad => \ADC_Manager1|c_00_value\(2),
	combout => \ADC_Manager1|LessThan17~0_combout\);

-- Location: LCCOMB_X3_Y1_N4
\ADC_Manager1|LessThan17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~1_combout\ = (\ADC_Manager1|c_00_value\(8)) # ((\ADC_Manager1|c_00_value\(6)) # ((\ADC_Manager1|c_00_value\(9)) # (\ADC_Manager1|c_00_value\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_00_value\(6),
	datac => \ADC_Manager1|c_00_value\(9),
	datad => \ADC_Manager1|c_00_value\(7),
	combout => \ADC_Manager1|LessThan17~1_combout\);

-- Location: LCCOMB_X3_Y1_N30
\ADC_Manager1|LessThan17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan17~2_combout\ = (\ADC_Manager1|c_00_value\(11)) # ((\ADC_Manager1|LessThan17~0_combout\) # ((\ADC_Manager1|LessThan17~1_combout\) # (\ADC_Manager1|c_00_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datab => \ADC_Manager1|LessThan17~0_combout\,
	datac => \ADC_Manager1|LessThan17~1_combout\,
	datad => \ADC_Manager1|c_00_value\(10),
	combout => \ADC_Manager1|LessThan17~2_combout\);

-- Location: LCFF_X4_Y2_N11
\ADC_Manager1|c_11_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output\(9),
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(9));

-- Location: LCCOMB_X5_Y1_N6
\ADC_Manager1|LessThan19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~1_cout\ = CARRY((\ADC_Manager1|c_11_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan19~1_cout\);

-- Location: LCCOMB_X5_Y1_N8
\ADC_Manager1|LessThan19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & (\ADC_Manager1|c_01_value\(1) & !\ADC_Manager1|LessThan19~1_cout\)) # (!\ADC_Manager1|c_11_value\(1) & ((\ADC_Manager1|c_01_value\(1)) # (!\ADC_Manager1|LessThan19~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_01_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~1_cout\,
	cout => \ADC_Manager1|LessThan19~3_cout\);

-- Location: LCCOMB_X5_Y1_N10
\ADC_Manager1|LessThan19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & (\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan19~3_cout\)) # (!\ADC_Manager1|c_01_value\(2) & ((\ADC_Manager1|c_11_value\(2)) # (!\ADC_Manager1|LessThan19~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~3_cout\,
	cout => \ADC_Manager1|LessThan19~5_cout\);

-- Location: LCCOMB_X5_Y1_N12
\ADC_Manager1|LessThan19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & ((!\ADC_Manager1|LessThan19~5_cout\) # (!\ADC_Manager1|c_11_value\(3)))) # (!\ADC_Manager1|c_01_value\(3) & (!\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan19~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~5_cout\,
	cout => \ADC_Manager1|LessThan19~7_cout\);

-- Location: LCCOMB_X5_Y1_N14
\ADC_Manager1|LessThan19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan19~7_cout\) # (!\ADC_Manager1|c_01_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan19~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~7_cout\,
	cout => \ADC_Manager1|LessThan19~9_cout\);

-- Location: LCCOMB_X5_Y1_N16
\ADC_Manager1|LessThan19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan19~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan19~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~9_cout\,
	cout => \ADC_Manager1|LessThan19~11_cout\);

-- Location: LCCOMB_X5_Y1_N18
\ADC_Manager1|LessThan19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & ((!\ADC_Manager1|LessThan19~11_cout\) # (!\ADC_Manager1|c_01_value\(6)))) # (!\ADC_Manager1|c_11_value\(6) & (!\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan19~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~11_cout\,
	cout => \ADC_Manager1|LessThan19~13_cout\);

-- Location: LCCOMB_X5_Y1_N20
\ADC_Manager1|LessThan19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & ((!\ADC_Manager1|LessThan19~13_cout\) # (!\ADC_Manager1|c_11_value\(7)))) # (!\ADC_Manager1|c_01_value\(7) & (!\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan19~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~13_cout\,
	cout => \ADC_Manager1|LessThan19~15_cout\);

-- Location: LCCOMB_X5_Y1_N22
\ADC_Manager1|LessThan19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & ((!\ADC_Manager1|LessThan19~15_cout\) # (!\ADC_Manager1|c_01_value\(8)))) # (!\ADC_Manager1|c_11_value\(8) & (!\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan19~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~15_cout\,
	cout => \ADC_Manager1|LessThan19~17_cout\);

-- Location: LCCOMB_X5_Y1_N24
\ADC_Manager1|LessThan19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & ((!\ADC_Manager1|LessThan19~17_cout\) # (!\ADC_Manager1|c_11_value\(9)))) # (!\ADC_Manager1|c_01_value\(9) & (!\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan19~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~17_cout\,
	cout => \ADC_Manager1|LessThan19~19_cout\);

-- Location: LCCOMB_X5_Y1_N26
\ADC_Manager1|LessThan19~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan19~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_11_value\(10)) # (!\ADC_Manager1|LessThan19~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan19~19_cout\,
	cout => \ADC_Manager1|LessThan19~21_cout\);

-- Location: LCCOMB_X5_Y1_N28
\ADC_Manager1|LessThan19~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan19~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan19~21_cout\) # (!\ADC_Manager1|c_01_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan19~21_cout\ & !\ADC_Manager1|c_01_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan19~21_cout\,
	combout => \ADC_Manager1|LessThan19~22_combout\);

-- Location: LCCOMB_X4_Y1_N8
\ADC_Manager1|LessThan20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~1_cout\ = CARRY((!\ADC_Manager1|c_00_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan20~1_cout\);

-- Location: LCCOMB_X4_Y1_N10
\ADC_Manager1|LessThan20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~3_cout\ = CARRY((\ADC_Manager1|c_00_value\(1) & ((!\ADC_Manager1|LessThan20~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_00_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan20~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~1_cout\,
	cout => \ADC_Manager1|LessThan20~3_cout\);

-- Location: LCCOMB_X4_Y1_N12
\ADC_Manager1|LessThan20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & ((!\ADC_Manager1|LessThan20~3_cout\) # (!\ADC_Manager1|c_00_value\(2)))) # (!\ADC_Manager1|c_11_value\(2) & (!\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan20~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~3_cout\,
	cout => \ADC_Manager1|LessThan20~5_cout\);

-- Location: LCCOMB_X4_Y1_N14
\ADC_Manager1|LessThan20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan20~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan20~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~5_cout\,
	cout => \ADC_Manager1|LessThan20~7_cout\);

-- Location: LCCOMB_X4_Y1_N16
\ADC_Manager1|LessThan20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan20~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan20~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~7_cout\,
	cout => \ADC_Manager1|LessThan20~9_cout\);

-- Location: LCCOMB_X4_Y1_N18
\ADC_Manager1|LessThan20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & ((!\ADC_Manager1|LessThan20~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_00_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan20~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~9_cout\,
	cout => \ADC_Manager1|LessThan20~11_cout\);

-- Location: LCCOMB_X4_Y1_N20
\ADC_Manager1|LessThan20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & ((!\ADC_Manager1|LessThan20~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_11_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan20~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~11_cout\,
	cout => \ADC_Manager1|LessThan20~13_cout\);

-- Location: LCCOMB_X4_Y1_N22
\ADC_Manager1|LessThan20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & ((!\ADC_Manager1|LessThan20~13_cout\) # (!\ADC_Manager1|c_11_value\(7)))) # (!\ADC_Manager1|c_00_value\(7) & (!\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan20~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~13_cout\,
	cout => \ADC_Manager1|LessThan20~15_cout\);

-- Location: LCCOMB_X4_Y1_N24
\ADC_Manager1|LessThan20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan20~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan20~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~15_cout\,
	cout => \ADC_Manager1|LessThan20~17_cout\);

-- Location: LCCOMB_X4_Y1_N26
\ADC_Manager1|LessThan20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan20~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan20~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~17_cout\,
	cout => \ADC_Manager1|LessThan20~19_cout\);

-- Location: LCCOMB_X4_Y1_N28
\ADC_Manager1|LessThan20~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & ((!\ADC_Manager1|LessThan20~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_11_value\(10) & (!\ADC_Manager1|c_00_value\(10) & 
-- !\ADC_Manager1|LessThan20~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan20~19_cout\,
	cout => \ADC_Manager1|LessThan20~21_cout\);

-- Location: LCCOMB_X4_Y1_N30
\ADC_Manager1|LessThan20~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan20~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan20~21_cout\) # (!\ADC_Manager1|c_00_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan20~21_cout\ & !\ADC_Manager1|c_00_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan20~21_cout\,
	combout => \ADC_Manager1|LessThan20~22_combout\);

-- Location: LCCOMB_X3_Y3_N6
\ADC_Manager1|LessThan18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan18~1_cout\);

-- Location: LCCOMB_X3_Y3_N8
\ADC_Manager1|LessThan18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & ((!\ADC_Manager1|LessThan18~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_10_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan18~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~1_cout\,
	cout => \ADC_Manager1|LessThan18~3_cout\);

-- Location: LCCOMB_X3_Y3_N10
\ADC_Manager1|LessThan18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan18~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_11_value\(2)) # (!\ADC_Manager1|LessThan18~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~3_cout\,
	cout => \ADC_Manager1|LessThan18~5_cout\);

-- Location: LCCOMB_X3_Y3_N12
\ADC_Manager1|LessThan18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan18~5_cout\) # (!\ADC_Manager1|c_11_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan18~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~5_cout\,
	cout => \ADC_Manager1|LessThan18~7_cout\);

-- Location: LCCOMB_X3_Y3_N14
\ADC_Manager1|LessThan18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan18~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan18~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~7_cout\,
	cout => \ADC_Manager1|LessThan18~9_cout\);

-- Location: LCCOMB_X3_Y3_N16
\ADC_Manager1|LessThan18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan18~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan18~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~9_cout\,
	cout => \ADC_Manager1|LessThan18~11_cout\);

-- Location: LCCOMB_X3_Y3_N18
\ADC_Manager1|LessThan18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & (\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan18~11_cout\)) # (!\ADC_Manager1|c_10_value\(6) & ((\ADC_Manager1|c_11_value\(6)) # (!\ADC_Manager1|LessThan18~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~11_cout\,
	cout => \ADC_Manager1|LessThan18~13_cout\);

-- Location: LCCOMB_X3_Y3_N20
\ADC_Manager1|LessThan18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & ((!\ADC_Manager1|LessThan18~13_cout\) # (!\ADC_Manager1|c_11_value\(7)))) # (!\ADC_Manager1|c_10_value\(7) & (!\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan18~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~13_cout\,
	cout => \ADC_Manager1|LessThan18~15_cout\);

-- Location: LCCOMB_X3_Y3_N22
\ADC_Manager1|LessThan18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & ((!\ADC_Manager1|LessThan18~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_11_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan18~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~15_cout\,
	cout => \ADC_Manager1|LessThan18~17_cout\);

-- Location: LCCOMB_X3_Y3_N24
\ADC_Manager1|LessThan18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & ((!\ADC_Manager1|LessThan18~17_cout\) # (!\ADC_Manager1|c_11_value\(9)))) # (!\ADC_Manager1|c_10_value\(9) & (!\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan18~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~17_cout\,
	cout => \ADC_Manager1|LessThan18~19_cout\);

-- Location: LCCOMB_X3_Y3_N26
\ADC_Manager1|LessThan18~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & (\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan18~19_cout\)) # (!\ADC_Manager1|c_10_value\(10) & ((\ADC_Manager1|c_11_value\(10)) # (!\ADC_Manager1|LessThan18~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan18~19_cout\,
	cout => \ADC_Manager1|LessThan18~21_cout\);

-- Location: LCCOMB_X3_Y3_N28
\ADC_Manager1|LessThan18~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan18~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan18~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan18~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan18~21_cout\,
	combout => \ADC_Manager1|LessThan18~22_combout\);

-- Location: LCCOMB_X5_Y1_N4
\ADC_Manager1|data_buffer[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~1_combout\ = (\ADC_Manager1|LessThan21~2_combout\ & (\ADC_Manager1|LessThan19~22_combout\ & (\ADC_Manager1|LessThan20~22_combout\ & \ADC_Manager1|LessThan18~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan21~2_combout\,
	datab => \ADC_Manager1|LessThan19~22_combout\,
	datac => \ADC_Manager1|LessThan20~22_combout\,
	datad => \ADC_Manager1|LessThan18~22_combout\,
	combout => \ADC_Manager1|data_buffer[2]~1_combout\);

-- Location: LCCOMB_X7_Y1_N4
\ADC_Manager1|data_buffer[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~2_combout\ = (\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|LessThan17~2_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & ((!\ADC_Manager1|data_buffer[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|LessThan17~2_combout\,
	datad => \ADC_Manager1|data_buffer[2]~1_combout\,
	combout => \ADC_Manager1|data_buffer[0]~2_combout\);

-- Location: LCCOMB_X2_Y2_N26
\ADC_Manager1|LessThan9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~0_combout\ = (\ADC_Manager1|c_01_value\(4)) # ((\ADC_Manager1|c_01_value\(2)) # ((\ADC_Manager1|c_01_value\(5)) # (\ADC_Manager1|c_01_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_01_value\(2),
	datac => \ADC_Manager1|c_01_value\(5),
	datad => \ADC_Manager1|c_01_value\(3),
	combout => \ADC_Manager1|LessThan9~0_combout\);

-- Location: LCCOMB_X2_Y2_N28
\ADC_Manager1|LessThan9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~2_combout\ = (\ADC_Manager1|LessThan9~1_combout\) # ((\ADC_Manager1|c_01_value\(11)) # ((\ADC_Manager1|c_01_value\(10)) # (\ADC_Manager1|LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan9~1_combout\,
	datab => \ADC_Manager1|c_01_value\(11),
	datac => \ADC_Manager1|c_01_value\(10),
	datad => \ADC_Manager1|LessThan9~0_combout\,
	combout => \ADC_Manager1|LessThan9~2_combout\);

-- Location: LCCOMB_X7_Y1_N0
\ADC_Manager1|data_buffer[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~0_combout\ = (\ADC_Manager1|Mux246~0_combout\ & (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|LessThan9~2_combout\) # (!\ADC_Manager1|process_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datab => \ADC_Manager1|Mux246~0_combout\,
	datac => \ADC_Manager1|LessThan9~2_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|data_buffer[0]~0_combout\);

-- Location: LCCOMB_X7_Y1_N8
\ADC_Manager1|data_buffer[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~9_combout\ = (!\ADC_Manager1|data_buffer[0]~8_combout\ & (\ADC_Manager1|data_buffer[0]~0_combout\ & ((!\ADC_Manager1|data_buffer[0]~2_combout\) # (!\ADC_Manager1|data_buffer[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[0]~8_combout\,
	datab => \ADC_Manager1|data_buffer[2]~3_combout\,
	datac => \ADC_Manager1|data_buffer[0]~2_combout\,
	datad => \ADC_Manager1|data_buffer[0]~0_combout\,
	combout => \ADC_Manager1|data_buffer[0]~9_combout\);

-- Location: LCFF_X7_Y1_N19
\ADC_Manager1|data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux213~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(0));

-- Location: LCCOMB_X7_Y1_N6
\ADC_Manager1|Mux212~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux212~0_combout\ = (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|process_1~1_combout\) # (\ADC_Manager1|process_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datac => \ADC_Manager1|process_1~1_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|Mux212~0_combout\);

-- Location: LCFF_X7_Y1_N7
\ADC_Manager1|data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux212~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(1));

-- Location: LCCOMB_X7_Y1_N30
\ADC_Manager1|data_buffer[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~10_combout\ = (\ADC_Manager1|data_buffer[2]~3_combout\ & ((\ADC_Manager1|process_1~1_combout\ & ((!\ADC_Manager1|LessThan17~2_combout\))) # (!\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|data_buffer[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~1_combout\,
	datab => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|LessThan17~2_combout\,
	datad => \ADC_Manager1|data_buffer[2]~3_combout\,
	combout => \ADC_Manager1|data_buffer[2]~10_combout\);

-- Location: LCCOMB_X7_Y1_N26
\ADC_Manager1|data_buffer[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~11_combout\ = (\ADC_Manager1|data_buffer[2]~10_combout\ & ((\ADC_Manager1|data_buffer\(2)))) # (!\ADC_Manager1|data_buffer[2]~10_combout\ & (\ADC_Manager1|data_buffer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_buffer\(0),
	datac => \ADC_Manager1|data_buffer\(2),
	datad => \ADC_Manager1|data_buffer[2]~10_combout\,
	combout => \ADC_Manager1|data_buffer[2]~11_combout\);

-- Location: LCCOMB_X7_Y1_N2
\ADC_Manager1|data_buffer[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~13_combout\ = (\ADC_Manager1|data_buffer[4]~12_combout\) # (((!\ADC_Manager1|LessThan10~22_combout\) # (!\ADC_Manager1|LessThan11~22_combout\)) # (!\ADC_Manager1|LessThan12~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[4]~12_combout\,
	datab => \ADC_Manager1|LessThan12~22_combout\,
	datac => \ADC_Manager1|LessThan11~22_combout\,
	datad => \ADC_Manager1|LessThan10~22_combout\,
	combout => \ADC_Manager1|data_buffer[4]~13_combout\);

-- Location: LCCOMB_X7_Y1_N24
\ADC_Manager1|data_buffer[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~14_combout\ = (\ADC_Manager1|data_counts[3]~0_combout\ & ((\ADC_Manager1|process_1~0_combout\ & (\ADC_Manager1|LessThan9~2_combout\)) # (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|data_buffer[4]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~0_combout\,
	datab => \ADC_Manager1|data_counts[3]~0_combout\,
	datac => \ADC_Manager1|LessThan9~2_combout\,
	datad => \ADC_Manager1|data_buffer[4]~13_combout\,
	combout => \ADC_Manager1|data_buffer[4]~14_combout\);

-- Location: LCFF_X7_Y1_N27
\ADC_Manager1|data_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[2]~11_combout\,
	ena => \ADC_Manager1|data_buffer[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(2));

-- Location: LCCOMB_X7_Y1_N14
\ADC_Manager1|data_buffer[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[3]~15_combout\ = (\ADC_Manager1|data_buffer[2]~10_combout\ & ((\ADC_Manager1|data_buffer\(3)))) # (!\ADC_Manager1|data_buffer[2]~10_combout\ & (\ADC_Manager1|data_buffer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer\(1),
	datac => \ADC_Manager1|data_buffer\(3),
	datad => \ADC_Manager1|data_buffer[2]~10_combout\,
	combout => \ADC_Manager1|data_buffer[3]~15_combout\);

-- Location: LCFF_X7_Y1_N15
\ADC_Manager1|data_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[3]~15_combout\,
	ena => \ADC_Manager1|data_buffer[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(3));

-- Location: LCCOMB_X7_Y1_N28
\ADC_Manager1|data_buffer[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~16_combout\ = (\ADC_Manager1|data_buffer[2]~10_combout\ & ((\ADC_Manager1|data_buffer\(4)))) # (!\ADC_Manager1|data_buffer[2]~10_combout\ & (\ADC_Manager1|data_buffer\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_buffer\(2),
	datac => \ADC_Manager1|data_buffer\(4),
	datad => \ADC_Manager1|data_buffer[2]~10_combout\,
	combout => \ADC_Manager1|data_buffer[4]~16_combout\);

-- Location: LCFF_X7_Y1_N29
\ADC_Manager1|data_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[4]~16_combout\,
	ena => \ADC_Manager1|data_buffer[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(4));

-- Location: LCCOMB_X7_Y1_N10
\ADC_Manager1|data_buffer[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[5]~17_combout\ = (\ADC_Manager1|data_buffer[2]~10_combout\ & ((\ADC_Manager1|data_buffer\(5)))) # (!\ADC_Manager1|data_buffer[2]~10_combout\ & (\ADC_Manager1|data_buffer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_buffer\(3),
	datac => \ADC_Manager1|data_buffer\(5),
	datad => \ADC_Manager1|data_buffer[2]~10_combout\,
	combout => \ADC_Manager1|data_buffer[5]~17_combout\);

-- Location: LCFF_X7_Y1_N11
\ADC_Manager1|data_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[5]~17_combout\,
	ena => \ADC_Manager1|data_buffer[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(5));

-- Location: LCCOMB_X1_Y5_N4
\clock_divider1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~4_combout\ = (\clock_divider1|counter\(2) & (\clock_divider1|Add1~3\ $ (GND))) # (!\clock_divider1|counter\(2) & (!\clock_divider1|Add1~3\ & VCC))
-- \clock_divider1|Add1~5\ = CARRY((\clock_divider1|counter\(2) & !\clock_divider1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(2),
	datad => VCC,
	cin => \clock_divider1|Add1~3\,
	combout => \clock_divider1|Add1~4_combout\,
	cout => \clock_divider1|Add1~5\);

-- Location: LCCOMB_X1_Y5_N6
\clock_divider1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~6_combout\ = (\clock_divider1|counter\(3) & (!\clock_divider1|Add1~5\)) # (!\clock_divider1|counter\(3) & ((\clock_divider1|Add1~5\) # (GND)))
-- \clock_divider1|Add1~7\ = CARRY((!\clock_divider1|Add1~5\) # (!\clock_divider1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(3),
	datad => VCC,
	cin => \clock_divider1|Add1~5\,
	combout => \clock_divider1|Add1~6_combout\,
	cout => \clock_divider1|Add1~7\);

-- Location: LCCOMB_X1_Y5_N8
\clock_divider1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~8_combout\ = (\clock_divider1|counter\(4) & (\clock_divider1|Add1~7\ $ (GND))) # (!\clock_divider1|counter\(4) & (!\clock_divider1|Add1~7\ & VCC))
-- \clock_divider1|Add1~9\ = CARRY((\clock_divider1|counter\(4) & !\clock_divider1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(4),
	datad => VCC,
	cin => \clock_divider1|Add1~7\,
	combout => \clock_divider1|Add1~8_combout\,
	cout => \clock_divider1|Add1~9\);

-- Location: LCFF_X1_Y5_N9
\clock_divider1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(4));

-- Location: LCCOMB_X1_Y5_N10
\clock_divider1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~10_combout\ = (\clock_divider1|counter\(5) & (!\clock_divider1|Add1~9\)) # (!\clock_divider1|counter\(5) & ((\clock_divider1|Add1~9\) # (GND)))
-- \clock_divider1|Add1~11\ = CARRY((!\clock_divider1|Add1~9\) # (!\clock_divider1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(5),
	datad => VCC,
	cin => \clock_divider1|Add1~9\,
	combout => \clock_divider1|Add1~10_combout\,
	cout => \clock_divider1|Add1~11\);

-- Location: LCCOMB_X1_Y5_N12
\clock_divider1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~12_combout\ = (\clock_divider1|counter\(6) & (\clock_divider1|Add1~11\ $ (GND))) # (!\clock_divider1|counter\(6) & (!\clock_divider1|Add1~11\ & VCC))
-- \clock_divider1|Add1~13\ = CARRY((\clock_divider1|counter\(6) & !\clock_divider1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(6),
	datad => VCC,
	cin => \clock_divider1|Add1~11\,
	combout => \clock_divider1|Add1~12_combout\,
	cout => \clock_divider1|Add1~13\);

-- Location: LCFF_X1_Y5_N13
\clock_divider1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(6));

-- Location: LCFF_X1_Y5_N7
\clock_divider1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(3));

-- Location: LCFF_X1_Y5_N11
\clock_divider1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(5));

-- Location: LCCOMB_X2_Y5_N22
\clock_divider1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~2_combout\ = (!\clock_divider1|counter\(4) & (!\clock_divider1|counter\(6) & (!\clock_divider1|counter\(3) & !\clock_divider1|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(4),
	datab => \clock_divider1|counter\(6),
	datac => \clock_divider1|counter\(3),
	datad => \clock_divider1|counter\(5),
	combout => \clock_divider1|LessThan0~2_combout\);

-- Location: LCCOMB_X1_Y5_N14
\clock_divider1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~14_combout\ = (\clock_divider1|counter\(7) & (!\clock_divider1|Add1~13\)) # (!\clock_divider1|counter\(7) & ((\clock_divider1|Add1~13\) # (GND)))
-- \clock_divider1|Add1~15\ = CARRY((!\clock_divider1|Add1~13\) # (!\clock_divider1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(7),
	datad => VCC,
	cin => \clock_divider1|Add1~13\,
	combout => \clock_divider1|Add1~14_combout\,
	cout => \clock_divider1|Add1~15\);

-- Location: LCFF_X1_Y5_N15
\clock_divider1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(7));

-- Location: LCCOMB_X1_Y5_N16
\clock_divider1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~16_combout\ = (\clock_divider1|counter\(8) & (\clock_divider1|Add1~15\ $ (GND))) # (!\clock_divider1|counter\(8) & (!\clock_divider1|Add1~15\ & VCC))
-- \clock_divider1|Add1~17\ = CARRY((\clock_divider1|counter\(8) & !\clock_divider1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(8),
	datad => VCC,
	cin => \clock_divider1|Add1~15\,
	combout => \clock_divider1|Add1~16_combout\,
	cout => \clock_divider1|Add1~17\);

-- Location: LCFF_X1_Y5_N17
\clock_divider1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(8));

-- Location: LCCOMB_X1_Y5_N18
\clock_divider1|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~18_combout\ = (\clock_divider1|counter\(9) & (!\clock_divider1|Add1~17\)) # (!\clock_divider1|counter\(9) & ((\clock_divider1|Add1~17\) # (GND)))
-- \clock_divider1|Add1~19\ = CARRY((!\clock_divider1|Add1~17\) # (!\clock_divider1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(9),
	datad => VCC,
	cin => \clock_divider1|Add1~17\,
	combout => \clock_divider1|Add1~18_combout\,
	cout => \clock_divider1|Add1~19\);

-- Location: LCFF_X1_Y5_N19
\clock_divider1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(9));

-- Location: LCCOMB_X1_Y5_N20
\clock_divider1|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~20_combout\ = (\clock_divider1|counter\(10) & (\clock_divider1|Add1~19\ $ (GND))) # (!\clock_divider1|counter\(10) & (!\clock_divider1|Add1~19\ & VCC))
-- \clock_divider1|Add1~21\ = CARRY((\clock_divider1|counter\(10) & !\clock_divider1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(10),
	datad => VCC,
	cin => \clock_divider1|Add1~19\,
	combout => \clock_divider1|Add1~20_combout\,
	cout => \clock_divider1|Add1~21\);

-- Location: LCFF_X1_Y5_N21
\clock_divider1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(10));

-- Location: LCCOMB_X2_Y5_N8
\clock_divider1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~1_combout\ = (!\clock_divider1|counter\(7) & (!\clock_divider1|counter\(8) & (!\clock_divider1|counter\(10) & !\clock_divider1|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(7),
	datab => \clock_divider1|counter\(8),
	datac => \clock_divider1|counter\(10),
	datad => \clock_divider1|counter\(9),
	combout => \clock_divider1|LessThan0~1_combout\);

-- Location: LCCOMB_X1_Y5_N22
\clock_divider1|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~22_combout\ = (\clock_divider1|counter\(11) & (!\clock_divider1|Add1~21\)) # (!\clock_divider1|counter\(11) & ((\clock_divider1|Add1~21\) # (GND)))
-- \clock_divider1|Add1~23\ = CARRY((!\clock_divider1|Add1~21\) # (!\clock_divider1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(11),
	datad => VCC,
	cin => \clock_divider1|Add1~21\,
	combout => \clock_divider1|Add1~22_combout\,
	cout => \clock_divider1|Add1~23\);

-- Location: LCFF_X1_Y5_N23
\clock_divider1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(11));

-- Location: LCCOMB_X1_Y5_N26
\clock_divider1|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~26_combout\ = (\clock_divider1|counter\(13) & (!\clock_divider1|Add1~25\)) # (!\clock_divider1|counter\(13) & ((\clock_divider1|Add1~25\) # (GND)))
-- \clock_divider1|Add1~27\ = CARRY((!\clock_divider1|Add1~25\) # (!\clock_divider1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(13),
	datad => VCC,
	cin => \clock_divider1|Add1~25\,
	combout => \clock_divider1|Add1~26_combout\,
	cout => \clock_divider1|Add1~27\);

-- Location: LCFF_X1_Y5_N27
\clock_divider1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(13));

-- Location: LCCOMB_X1_Y5_N28
\clock_divider1|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~28_combout\ = (\clock_divider1|counter\(14) & (\clock_divider1|Add1~27\ $ (GND))) # (!\clock_divider1|counter\(14) & (!\clock_divider1|Add1~27\ & VCC))
-- \clock_divider1|Add1~29\ = CARRY((\clock_divider1|counter\(14) & !\clock_divider1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(14),
	datad => VCC,
	cin => \clock_divider1|Add1~27\,
	combout => \clock_divider1|Add1~28_combout\,
	cout => \clock_divider1|Add1~29\);

-- Location: LCFF_X1_Y5_N29
\clock_divider1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(14));

-- Location: LCCOMB_X1_Y5_N30
\clock_divider1|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~30_combout\ = \clock_divider1|Add1~29\ $ (\clock_divider1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|counter\(15),
	cin => \clock_divider1|Add1~29\,
	combout => \clock_divider1|Add1~30_combout\);

-- Location: LCFF_X1_Y5_N31
\clock_divider1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(15));

-- Location: LCCOMB_X2_Y5_N2
\clock_divider1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~3_combout\ = (!\clock_divider1|counter\(15) & !\clock_divider1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock_divider1|counter\(15),
	datad => \clock_divider1|counter\(1),
	combout => \clock_divider1|LessThan0~3_combout\);

-- Location: LCCOMB_X2_Y5_N6
\clock_divider1|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~4_combout\ = (\clock_divider1|LessThan0~0_combout\ & (\clock_divider1|LessThan0~2_combout\ & (\clock_divider1|LessThan0~1_combout\ & \clock_divider1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|LessThan0~0_combout\,
	datab => \clock_divider1|LessThan0~2_combout\,
	datac => \clock_divider1|LessThan0~1_combout\,
	datad => \clock_divider1|LessThan0~3_combout\,
	combout => \clock_divider1|LessThan0~4_combout\);

-- Location: LCCOMB_X2_Y5_N30
\clock_divider1|counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~5_combout\ = (\clock_divider1|Add1~0_combout\ & (((\clock_divider1|counter\(0)) # (!\clock_divider1|LessThan0~4_combout\)) # (!\clock_divider1|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|Add1~0_combout\,
	datab => \clock_divider1|counter\(2),
	datac => \clock_divider1|counter\(0),
	datad => \clock_divider1|LessThan0~4_combout\,
	combout => \clock_divider1|counter~5_combout\);

-- Location: LCFF_X2_Y5_N31
\clock_divider1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(0));

-- Location: LCCOMB_X1_Y5_N2
\clock_divider1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~2_combout\ = (\clock_divider1|counter\(1) & (!\clock_divider1|Add1~1\)) # (!\clock_divider1|counter\(1) & ((\clock_divider1|Add1~1\) # (GND)))
-- \clock_divider1|Add1~3\ = CARRY((!\clock_divider1|Add1~1\) # (!\clock_divider1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(1),
	datad => VCC,
	cin => \clock_divider1|Add1~1\,
	combout => \clock_divider1|Add1~2_combout\,
	cout => \clock_divider1|Add1~3\);

-- Location: LCFF_X1_Y5_N3
\clock_divider1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(1));

-- Location: LCCOMB_X2_Y5_N14
\clock_divider1|counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~4_combout\ = (\clock_divider1|Add1~4_combout\ & (((\clock_divider1|counter\(0)) # (!\clock_divider1|counter\(2))) # (!\clock_divider1|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|LessThan0~4_combout\,
	datab => \clock_divider1|Add1~4_combout\,
	datac => \clock_divider1|counter\(2),
	datad => \clock_divider1|counter\(0),
	combout => \clock_divider1|counter~4_combout\);

-- Location: LCFF_X2_Y5_N15
\clock_divider1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(2));

-- Location: LCCOMB_X2_Y6_N16
\UART_Controller_1|uart_clk_divider|half_clock[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|half_clock[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \UART_Controller_1|uart_clk_divider|half_clock[0]~feeder_combout\);

-- Location: LCFF_X2_Y6_N17
\UART_Controller_1|uart_clk_divider|half_clock[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|half_clock[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|half_clock\(0));

-- Location: LCCOMB_X2_Y5_N0
\clock_divider1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~5_combout\ = ((\clock_divider1|counter\(2)) # (!\UART_Controller_1|uart_clk_divider|half_clock\(0))) # (!\clock_divider1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|LessThan0~4_combout\,
	datab => \clock_divider1|counter\(2),
	datac => \UART_Controller_1|uart_clk_divider|half_clock\(0),
	combout => \clock_divider1|LessThan0~5_combout\);

-- Location: LCCOMB_X1_Y6_N16
\clock_divider1|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|clock_out~feeder_combout\ = \clock_divider1|LessThan0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|LessThan0~5_combout\,
	combout => \clock_divider1|clock_out~feeder_combout\);

-- Location: LCFF_X1_Y6_N17
\clock_divider1|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \clock_divider1|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|clock_out~regout\);

-- Location: LCCOMB_X1_Y4_N12
\UART_Controller_1|uart_tx_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~0_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\)))) # (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & 
-- (!\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~0_combout\);

-- Location: LCCOMB_X1_Y4_N24
\UART_Controller_1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector1~1_combout\ = (\UART_Controller_1|Selector1~0_combout\ & ((\UART_Controller_1|next_state.reading_fifo1~regout\) # ((!\UART_Controller_1|curr_state.idle~regout\ & 
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))) # (!\UART_Controller_1|Selector1~0_combout\ & (!\UART_Controller_1|curr_state.idle~regout\ & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector1~0_combout\,
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|next_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|Selector1~1_combout\);

-- Location: LCFF_X1_Y4_N25
\UART_Controller_1|next_state.reading_fifo1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo1~regout\);

-- Location: LCFF_X21_Y4_N7
\UART_Controller_1|curr_state.reading_fifo1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo1~regout\);

-- Location: LCCOMB_X22_Y1_N0
\ADC_Manager1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~0_combout\ = (\ADC_Manager1|main_state.sending_bits~regout\) # ((\ADC_Manager1|DATA_DONE~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.sending_bits~regout\,
	datac => \ADC_Manager1|DATA_DONE~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector6~0_combout\);

-- Location: LCFF_X22_Y1_N1
\ADC_Manager1|DATA_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|DATA_DONE~regout\);

-- Location: LCCOMB_X22_Y1_N2
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & \ADC_Manager1|DATA_DONE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \ADC_Manager1|DATA_DONE~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LCCOMB_X22_Y1_N6
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X22_Y1_N22
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & (((\UART_Controller_1|curr_state.reading_fifo1~regout\ & 
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\ADC_Manager1|DATA_DONE~regout\ $ 
-- (((\UART_Controller_1|curr_state.reading_fifo1~regout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \ADC_Manager1|DATA_DONE~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X22_Y1_N9
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCFF_X22_Y1_N7
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X22_Y1_N26
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X22_Y1_N24
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\UART_Controller_1|curr_state.reading_fifo1~regout\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X22_Y1_N25
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X22_Y1_N30
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # (\ADC_Manager1|DATA_DONE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \ADC_Manager1|DATA_DONE~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X22_Y1_N18
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\) # 
-- (!\UART_Controller_1|curr_state.reading_fifo1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X22_Y1_N19
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X1_Y4_N30
\UART_Controller_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~1_combout\ = (\UART_Controller_1|Selector2~0_combout\ & ((\UART_Controller_1|curr_state.idle~regout\) # ((\UART_Controller_1|next_state.reading_fifo2~regout\ & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector2~0_combout\,
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|Selector2~1_combout\);

-- Location: LCFF_X1_Y4_N31
\UART_Controller_1|next_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo2~regout\);

-- Location: LCFF_X1_Y4_N3
\UART_Controller_1|curr_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo2~regout\);

-- Location: LCCOMB_X1_Y4_N8
\UART_Controller_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~0_combout\ = (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & ((\UART_Controller_1|curr_state.transmiting~regout\) # ((!\UART_Controller_1|curr_state.idle~regout\ & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (((!\UART_Controller_1|curr_state.idle~regout\ & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|curr_state.idle~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|Selector3~0_combout\);

-- Location: LCCOMB_X1_Y4_N6
\UART_Controller_1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~1_combout\ = (\UART_Controller_1|curr_state.reading_fifo2~regout\ & ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\) # ((\UART_Controller_1|next_state.transmiting~regout\)))) # 
-- (!\UART_Controller_1|curr_state.reading_fifo2~regout\ & (((\UART_Controller_1|next_state.transmiting~regout\ & \UART_Controller_1|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datac => \UART_Controller_1|next_state.transmiting~regout\,
	datad => \UART_Controller_1|Selector3~0_combout\,
	combout => \UART_Controller_1|Selector3~1_combout\);

-- Location: LCFF_X1_Y4_N7
\UART_Controller_1|next_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.transmiting~regout\);

-- Location: LCFF_X1_Y4_N17
\UART_Controller_1|curr_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.transmiting~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.transmiting~regout\);

-- Location: LCCOMB_X1_Y4_N22
\UART_Controller_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~0_combout\ = (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (((!\UART_Controller_1|curr_state.idle~regout\ & !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & ((\UART_Controller_1|curr_state.reading_fifo2~regout\) # ((!\UART_Controller_1|curr_state.idle~regout\ & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datac => \UART_Controller_1|curr_state.idle~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|Selector0~0_combout\);

-- Location: LCCOMB_X1_Y4_N10
\UART_Controller_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~1_combout\ = (\UART_Controller_1|curr_state.transmiting~regout\ & (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & (\UART_Controller_1|next_state.idle~regout\))) # (!\UART_Controller_1|curr_state.transmiting~regout\ & 
-- (((\UART_Controller_1|next_state.idle~regout\) # (!\UART_Controller_1|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datab => \UART_Controller_1|curr_state.transmiting~regout\,
	datac => \UART_Controller_1|next_state.idle~regout\,
	datad => \UART_Controller_1|Selector0~0_combout\,
	combout => \UART_Controller_1|Selector0~1_combout\);

-- Location: LCFF_X1_Y4_N11
\UART_Controller_1|next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.idle~regout\);

-- Location: LCFF_X1_Y4_N9
\UART_Controller_1|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.idle~regout\);

-- Location: LCCOMB_X1_Y4_N18
\UART_Controller_1|START_SEND_DATA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|START_SEND_DATA~2_combout\ = (\UART_Controller_1|curr_state.transmiting~regout\) # (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|START_SEND_DATA~2_combout\);

-- Location: LCCOMB_X2_Y4_N28
\UART_Controller_1|uart_tx_1|data_index[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ = (\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(2))))) # (!\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|Add0~0_combout\ $ (\UART_Controller_1|uart_tx_1|data_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Add0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(2),
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\);

-- Location: LCFF_X2_Y4_N29
\UART_Controller_1|uart_tx_1|data_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(2));

-- Location: LCCOMB_X2_Y4_N2
\UART_Controller_1|uart_tx_1|data_index[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\ = (\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|data_index\(1) $ (\UART_Controller_1|uart_tx_1|data_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(0),
	combout => \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\);

-- Location: LCFF_X2_Y4_N3
\UART_Controller_1|uart_tx_1|data_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(1));

-- Location: LCCOMB_X2_Y4_N4
\UART_Controller_1|uart_tx_1|tx_next_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (\UART_Controller_1|uart_tx_1|data_index\(2) & \UART_Controller_1|uart_tx_1|data_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_index\(2),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\);

-- Location: LCCOMB_X1_Y6_N12
\UART_Controller_1|uart_tx_1|data_index[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\ = ((!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~12_combout\) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_clk_divider|clock_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\);

-- Location: LCCOMB_X2_Y4_N22
\UART_Controller_1|uart_tx_1|data_index[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_index[2]~0_combout\)))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|data_index[2]~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\);

-- Location: LCFF_X2_Y4_N23
\UART_Controller_1|uart_tx_1|data_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(0));

-- Location: LCCOMB_X3_Y6_N0
\UART_Controller_1|uart_clk_divider|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~0_combout\ = \UART_Controller_1|uart_clk_divider|counter\(0) $ (VCC)
-- \UART_Controller_1|uart_clk_divider|Add1~1\ = CARRY(\UART_Controller_1|uart_clk_divider|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~1\);

-- Location: LCFF_X3_Y6_N1
\UART_Controller_1|uart_clk_divider|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(0));

-- Location: LCCOMB_X2_Y6_N0
\UART_Controller_1|uart_clk_divider|counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~7_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~16_combout\ & (((\UART_Controller_1|uart_clk_divider|counter~2_combout\) # (!\UART_Controller_1|uart_clk_divider|LessThan0~5_combout\)) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~7_combout\);

-- Location: LCFF_X2_Y6_N1
\UART_Controller_1|uart_clk_divider|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(8));

-- Location: LCCOMB_X3_Y6_N4
\UART_Controller_1|uart_clk_divider|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~4_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(2) & (\UART_Controller_1|uart_clk_divider|Add1~3\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(2) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~3\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~5\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(2) & !\UART_Controller_1|uart_clk_divider|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~3\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~5\);

-- Location: LCFF_X3_Y6_N5
\UART_Controller_1|uart_clk_divider|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(2));

-- Location: LCCOMB_X2_Y6_N20
\UART_Controller_1|uart_clk_divider|counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~0_combout\ = (((\UART_Controller_1|uart_clk_divider|counter\(1)) # (\UART_Controller_1|uart_clk_divider|counter\(2))) # (!\UART_Controller_1|uart_clk_divider|counter\(8))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datab => \UART_Controller_1|uart_clk_divider|counter\(8),
	datac => \UART_Controller_1|uart_clk_divider|counter\(1),
	datad => \UART_Controller_1|uart_clk_divider|counter\(2),
	combout => \UART_Controller_1|uart_clk_divider|counter~0_combout\);

-- Location: LCCOMB_X2_Y6_N18
\UART_Controller_1|uart_clk_divider|counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~6_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~10_combout\ & (((\UART_Controller_1|uart_clk_divider|counter~2_combout\) # (!\UART_Controller_1|uart_clk_divider|counter\(0))) # 
-- (!\UART_Controller_1|uart_clk_divider|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~6_combout\);

-- Location: LCFF_X2_Y6_N19
\UART_Controller_1|uart_clk_divider|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(5));

-- Location: LCCOMB_X3_Y6_N12
\UART_Controller_1|uart_clk_divider|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~12_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(6) & (\UART_Controller_1|uart_clk_divider|Add1~11\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(6) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~11\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~13\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(6) & !\UART_Controller_1|uart_clk_divider|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~11\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~13\);

-- Location: LCFF_X3_Y6_N13
\UART_Controller_1|uart_clk_divider|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(6));

-- Location: LCCOMB_X2_Y6_N30
\UART_Controller_1|uart_clk_divider|counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~5_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~8_combout\ & (((\UART_Controller_1|uart_clk_divider|counter~2_combout\) # (!\UART_Controller_1|uart_clk_divider|LessThan0~5_combout\)) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~5_combout\);

-- Location: LCFF_X2_Y6_N31
\UART_Controller_1|uart_clk_divider|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(4));

-- Location: LCCOMB_X2_Y6_N10
\UART_Controller_1|uart_clk_divider|counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~1_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(3)) # (((\UART_Controller_1|uart_clk_divider|counter\(6)) # (!\UART_Controller_1|uart_clk_divider|counter\(4))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(3),
	datab => \UART_Controller_1|uart_clk_divider|counter\(5),
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(4),
	combout => \UART_Controller_1|uart_clk_divider|counter~1_combout\);

-- Location: LCCOMB_X2_Y6_N22
\UART_Controller_1|uart_clk_divider|counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~2_combout\ = ((\UART_Controller_1|uart_clk_divider|counter~0_combout\) # (\UART_Controller_1|uart_clk_divider|counter~1_combout\)) # (!\UART_Controller_1|uart_clk_divider|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\,
	datac => \UART_Controller_1|uart_clk_divider|counter~0_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter~1_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~2_combout\);

-- Location: LCCOMB_X2_Y6_N14
\UART_Controller_1|uart_clk_divider|counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~4_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~2_combout\ & (((\UART_Controller_1|uart_clk_divider|counter~2_combout\) # (!\UART_Controller_1|uart_clk_divider|counter\(0))) # 
-- (!\UART_Controller_1|uart_clk_divider|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~4_combout\);

-- Location: LCFF_X2_Y6_N15
\UART_Controller_1|uart_clk_divider|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(1));

-- Location: LCCOMB_X2_Y6_N2
\UART_Controller_1|uart_clk_divider|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ = ((!\UART_Controller_1|uart_clk_divider|counter\(2) & (!\UART_Controller_1|uart_clk_divider|counter\(1) & !\UART_Controller_1|uart_clk_divider|counter\(0)))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(2),
	datab => \UART_Controller_1|uart_clk_divider|counter\(1),
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|counter\(4),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\);

-- Location: LCCOMB_X2_Y6_N12
\UART_Controller_1|uart_clk_divider|counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~3_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~14_combout\ & (((\UART_Controller_1|uart_clk_divider|counter~2_combout\) # (!\UART_Controller_1|uart_clk_divider|LessThan0~5_combout\)) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~3_combout\);

-- Location: LCFF_X2_Y6_N13
\UART_Controller_1|uart_clk_divider|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(7));

-- Location: LCCOMB_X2_Y6_N8
\UART_Controller_1|uart_clk_divider|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(7)) # (!\UART_Controller_1|uart_clk_divider|counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(7),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\);

-- Location: LCCOMB_X2_Y6_N26
\UART_Controller_1|uart_clk_divider|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ = (\UART_Controller_1|uart_clk_divider|LessThan0~0_combout\) # ((!\UART_Controller_1|uart_clk_divider|counter\(5) & ((\UART_Controller_1|uart_clk_divider|LessThan0~1_combout\) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(3),
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\,
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter\(5),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\);

-- Location: LCCOMB_X3_Y6_N18
\UART_Controller_1|uart_clk_divider|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~18_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(9) & (!\UART_Controller_1|uart_clk_divider|Add1~17\)) # (!\UART_Controller_1|uart_clk_divider|counter\(9) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~17\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~19\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~17\) # (!\UART_Controller_1|uart_clk_divider|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(9),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~17\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~19\);

-- Location: LCFF_X3_Y6_N19
\UART_Controller_1|uart_clk_divider|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(9));

-- Location: LCCOMB_X3_Y6_N20
\UART_Controller_1|uart_clk_divider|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~20_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(10) & (\UART_Controller_1|uart_clk_divider|Add1~19\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(10) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~19\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~21\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(10) & !\UART_Controller_1|uart_clk_divider|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~19\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~21\);

-- Location: LCFF_X3_Y6_N21
\UART_Controller_1|uart_clk_divider|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(10));

-- Location: LCCOMB_X3_Y6_N22
\UART_Controller_1|uart_clk_divider|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~22_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(11) & (!\UART_Controller_1|uart_clk_divider|Add1~21\)) # (!\UART_Controller_1|uart_clk_divider|counter\(11) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~21\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~23\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~21\) # (!\UART_Controller_1|uart_clk_divider|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(11),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~21\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~23\);

-- Location: LCFF_X3_Y6_N23
\UART_Controller_1|uart_clk_divider|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(11));

-- Location: LCCOMB_X3_Y6_N26
\UART_Controller_1|uart_clk_divider|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~26_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(13) & (!\UART_Controller_1|uart_clk_divider|Add1~25\)) # (!\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~25\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~27\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~25\) # (!\UART_Controller_1|uart_clk_divider|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~25\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~27\);

-- Location: LCFF_X3_Y6_N27
\UART_Controller_1|uart_clk_divider|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(13));

-- Location: LCCOMB_X3_Y6_N28
\UART_Controller_1|uart_clk_divider|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~28_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(14) & (\UART_Controller_1|uart_clk_divider|Add1~27\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(14) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~27\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~29\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(14) & !\UART_Controller_1|uart_clk_divider|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(14),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~27\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~29\);

-- Location: LCFF_X3_Y6_N29
\UART_Controller_1|uart_clk_divider|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(14));

-- Location: LCCOMB_X3_Y6_N30
\UART_Controller_1|uart_clk_divider|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~30_combout\ = \UART_Controller_1|uart_clk_divider|Add1~29\ $ (\UART_Controller_1|uart_clk_divider|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	cin => \UART_Controller_1|uart_clk_divider|Add1~29\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~30_combout\);

-- Location: LCFF_X3_Y6_N31
\UART_Controller_1|uart_clk_divider|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(15));

-- Location: LCCOMB_X2_Y6_N24
\UART_Controller_1|uart_clk_divider|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\ = (\UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ & (!\UART_Controller_1|uart_clk_divider|counter\(10) & (!\UART_Controller_1|uart_clk_divider|counter\(15) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\,
	datab => \UART_Controller_1|uart_clk_divider|counter\(10),
	datac => \UART_Controller_1|uart_clk_divider|counter\(15),
	datad => \UART_Controller_1|uart_clk_divider|counter\(9),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\);

-- Location: LCCOMB_X2_Y6_N4
\UART_Controller_1|uart_clk_divider|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\ = (((\UART_Controller_1|uart_clk_divider|counter\(8)) # (!\UART_Controller_1|uart_clk_divider|LessThan0~4_combout\)) # (!\UART_Controller_1|uart_clk_divider|LessThan0~2_combout\)) # 
-- (!\UART_Controller_1|uart_clk_divider|half_clock\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|half_clock\(0),
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\,
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter\(8),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\);

-- Location: LCCOMB_X1_Y6_N20
\UART_Controller_1|uart_clk_divider|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\ = \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	combout => \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\);

-- Location: LCFF_X1_Y6_N21
\UART_Controller_1|uart_clk_divider|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|clock_out~regout\);

-- Location: LCCOMB_X2_Y4_N12
\UART_Controller_1|uart_tx_1|tx_next_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(0) & (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & \UART_Controller_1|uart_tx_1|data_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(2),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\);

-- Location: LCCOMB_X1_Y6_N8
\UART_Controller_1|uart_tx_1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\)) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|START_SEND_DATA~2_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~0_combout\);

-- Location: LCCOMB_X1_Y4_N28
\UART_Controller_1|uart_tx_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ & (!\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\) # ((!\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & \UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector2~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~1_combout\);

-- Location: LCFF_X1_Y4_N29
\UART_Controller_1|uart_tx_1|tx_next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\);

-- Location: LCCOMB_X1_Y6_N10
\UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\);

-- Location: LCFF_X1_Y6_N11
\UART_Controller_1|uart_tx_1|tx_curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\);

-- Location: LCCOMB_X1_Y4_N26
\UART_Controller_1|uart_tx_1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~2_combout\ = (\UART_Controller_1|uart_tx_1|Selector3~1_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\) # ((!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & 
-- !\UART_Controller_1|START_SEND_DATA~2_combout\)))) # (!\UART_Controller_1|uart_tx_1|Selector3~1_combout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((!\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector3~1_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~2_combout\);

-- Location: LCFF_X1_Y4_N27
\UART_Controller_1|uart_tx_1|tx_next_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\);

-- Location: LCFF_X1_Y4_N13
\UART_Controller_1|uart_tx_1|tx_curr_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\);

-- Location: LCCOMB_X1_Y6_N28
\UART_Controller_1|uart_tx_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~0_combout\ = (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~0_combout\);

-- Location: LCCOMB_X1_Y6_N4
\UART_Controller_1|uart_tx_1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~0_combout\ = (\UART_Controller_1|uart_tx_1|Selector3~0_combout\) # ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\) # ((!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & 
-- \UART_Controller_1|START_SEND_DATA~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	datac => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~0_combout\);

-- Location: LCCOMB_X2_Y4_N14
\UART_Controller_1|uart_tx_1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\) # ((\UART_Controller_1|uart_tx_1|Selector6~0_combout\ & 
-- \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & (\UART_Controller_1|uart_tx_1|Selector6~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector6~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~1_combout\);

-- Location: LCFF_X2_Y4_N15
\UART_Controller_1|uart_tx_1|tx_next_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\);

-- Location: LCFF_X1_Y4_N19
\UART_Controller_1|uart_tx_1|tx_curr_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\);

-- Location: LCCOMB_X1_Y4_N0
\UART_Controller_1|uart_tx_1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & (((\UART_Controller_1|uart_clk_divider|clock_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~1_combout\);

-- Location: LCCOMB_X1_Y4_N20
\UART_Controller_1|uart_tx_1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~2_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & ((\UART_Controller_1|uart_tx_1|Selector4~1_combout\) # ((\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|Selector4~1_combout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~2_combout\);

-- Location: LCFF_X1_Y4_N21
\UART_Controller_1|uart_tx_1|tx_next_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\);

-- Location: LCFF_X1_Y4_N1
\UART_Controller_1|uart_tx_1|tx_curr_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\);

-- Location: LCCOMB_X1_Y4_N4
\UART_Controller_1|uart_tx_1|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector5~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # ((\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector5~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector5~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~1_combout\);

-- Location: LCFF_X1_Y4_N5
\UART_Controller_1|uart_tx_1|tx_next_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\);

-- Location: LCCOMB_X1_Y6_N18
\UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\);

-- Location: LCFF_X1_Y6_N19
\UART_Controller_1|uart_tx_1|tx_curr_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\);

-- Location: LCCOMB_X22_Y1_N28
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ = (\UART_Controller_1|curr_state.reading_fifo1~regout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\);

-- Location: LCCOMB_X24_Y1_N24
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X24_Y1_N25
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X24_Y1_N26
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X24_Y1_N27
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X24_Y1_N28
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X24_Y1_N29
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X24_Y1_N30
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\);

-- Location: LCFF_X24_Y1_N31
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X24_Y1_N4
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X24_Y1_N5
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X24_Y1_N6
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X24_Y1_N7
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X24_Y1_N8
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X24_Y1_N9
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X24_Y1_N10
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\);

-- Location: LCFF_X24_Y1_N11
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X2_Y4_N30
\UART_Controller_1|uart_tx_1|data_send[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[6]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \UART_Controller_1|uart_tx_1|data_send[6]~feeder_combout\);

-- Location: LCFF_X2_Y4_N31
\UART_Controller_1|uart_tx_1|data_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[6]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(6));

-- Location: LCFF_X2_Y4_N21
\UART_Controller_1|uart_tx_1|data_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(7));

-- Location: LCCOMB_X2_Y4_N20
\UART_Controller_1|uart_tx_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~1_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_send\(7)) # (!\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|data_send\(6) & ((\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_send\(6),
	datac => \UART_Controller_1|uart_tx_1|data_send\(7),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~1_combout\);

-- Location: LCCOMB_X2_Y4_N26
\UART_Controller_1|uart_tx_1|data_send[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	combout => \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\);

-- Location: LCFF_X2_Y4_N27
\UART_Controller_1|uart_tx_1|data_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[3]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(3));

-- Location: LCFF_X2_Y4_N19
\UART_Controller_1|uart_tx_1|data_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(2));

-- Location: LCCOMB_X2_Y4_N18
\UART_Controller_1|uart_tx_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~3_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & ((\UART_Controller_1|uart_tx_1|data_send\(3)) # ((!\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(2) & \UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_send\(3),
	datac => \UART_Controller_1|uart_tx_1|data_send\(2),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~3_combout\);

-- Location: LCCOMB_X2_Y4_N0
\UART_Controller_1|uart_tx_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|Mux0~1_combout\)) # (!\UART_Controller_1|uart_tx_1|data_index\(2) & ((\UART_Controller_1|uart_tx_1|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|Mux0~1_combout\,
	datad => \UART_Controller_1|uart_tx_1|Mux0~3_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~0_combout\);

-- Location: LCCOMB_X1_Y6_N22
\UART_Controller_1|uart_tx_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|Selector0~0_combout\))) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector0~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~1_combout\);

-- Location: LCFF_X1_Y6_N23
\UART_Controller_1|uart_tx_1|TX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX~regout\);

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(0));

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(1));

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(2));

-- Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(3));

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(4));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(5));

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \clock_divider1|clock_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SYNC);

-- Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_Controller_1|uart_tx_1|TX~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX);

-- Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX_RX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX_RX);
END structure;


