<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMSELR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMSELR, Performance Monitors Event Counter Selection Register</h1><p>The PMSELR characteristics are:</p><h2>Purpose</h2>
          <p>Selects the current event counter <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> or the cycle counter, CCNT.</p>
        
          <p>PMSELR is used in conjunction with <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> to determine the event that increments a selected event counter, and the modes and states in which the selected counter increments.</p>
        
          <p>It is also used in conjunction with <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a>, to determine the value of a selected event counter.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register PMSELR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.
          </p><p>This register is in the Warm reset domain.
                  On a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PMSELR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMSELR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5"><a href="#SEL">SEL</a></td></tr></tbody></table><h4 id="0">
                Bits [31:5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SEL">SEL, bits [4:0]
                  </h4>
              <p>Selects event counter, <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>, where n is the value held in this field. This value identifies which event counter is accessed when a subsequent access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> occurs.</p>
            
              <p>This field can take any value from 0 (<span class="binarynumber">0b00000</span>) to (PMCR.N)-1, or 31 (<span class="binarynumber">0b11111</span>).</p>
            
              <p>When PMSELR.SEL is <span class="binarynumber">0b11111</span> it selects the cycle counter and:</p>
            
              <ul>
                <li>
                  A read of the <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> returns the value of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a>.
                </li>
                <li>
                  A write of the <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> writes to <a href="AArch32-pmccfiltr.html">PMCCFILTR</a>.
                </li>
                <li>
                  A read or write of <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> has <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> effects, that can be one of the following:<ul><li>Access to <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> is <span class="arm-defined-word">UNDEFINED</span>.</li><li>Access to <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as a NOP.</li><li>Access to <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as if the register is RAZ/WI.</li><li>Access to <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as if the PMSELR.SEL field contains an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul>
                </li>
              </ul>
            
              <p>If this field is set to a value greater than or equal to the number of implemented counters, but not equal to 31, the results of access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and can be one of the following:</p>
            
              <ul>
                <li>
                  Access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> is <span class="arm-defined-word">UNDEFINED</span>.
                </li>
                <li>
                  Access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as a NOP.
                </li>
                <li>
                  Access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as if the register is RAZ/WI.
                </li>
                <li>
                  Access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as if the PMSELR.SEL field contains an <span class="arm-defined-word">UNKNOWN</span> value.
                </li>
                <li>
                  Access to <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> or <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> behaves as if the PMSELR.SEL field contains <span class="binarynumber">0b11111</span>.
                </li>
              </ul>
            
              <p>Direct reads of this field return an <span class="arm-defined-word">UNKNOWN</span> value.</p>
            <div class="access_mechanisms"><h2>Accessing the PMSELR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c9, c12, 5</td><td>000</td><td>101</td><td>1001</td><td>1111</td><td>1100</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RW</td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, and <a href="AArch32-pmuserenr.html">PMUSERENR</a>.ER==0, accesses to this register from EL0 are trapped to Undefined mode.</p></li><li><p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, and <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.ER==0, accesses to this register from EL0 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T9==1, Non-secure write accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
