{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695782214152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695782214152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 21:36:54 2023 " "Processing started: Tue Sep 26 21:36:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695782214152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695782214152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add16 -c add16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off add16 -c add16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695782214152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695782214288 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" add16.vhd(7) " "VHDL syntax error at add16.vhd(7) near text \"out\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "add16.vhd" "" { Text "D:/altera_13.1/Proyectos-VHDL/PROYECTO2_DIGITALES2/Add16/add16.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1695782214545 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "add16 add16.vhd(4) " "Ignored construct add16 at add16.vhd(4) due to previous errors" {  } { { "add16.vhd" "" { Text "D:/altera_13.1/Proyectos-VHDL/PROYECTO2_DIGITALES2/Add16/add16.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1695782214545 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator add16.vhd(26) " "VHDL syntax error at add16.vhd(26) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "add16.vhd" "" { Text "D:/altera_13.1/Proyectos-VHDL/PROYECTO2_DIGITALES2/Add16/add16.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1695782214545 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or \"'\", or \".\" add16.vhd(26) " "VHDL syntax error at add16.vhd(26) near text \")\";  expecting \"(\", or \"'\", or \".\"" {  } { { "add16.vhd" "" { Text "D:/altera_13.1/Proyectos-VHDL/PROYECTO2_DIGITALES2/Add16/add16.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1695782214546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 0 0 " "Found 0 design units, including 0 entities, in source file add16.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695782214546 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" add16_test.vhd(11) " "VHDL syntax error at add16_test.vhd(11) near text \"out\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "add16_test.vhd" "" { Text "D:/altera_13.1/Proyectos-VHDL/PROYECTO2_DIGITALES2/Add16/add16_test.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1695782214547 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator add16_test.vhd(17) " "VHDL syntax error at add16_test.vhd(17) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "add16_test.vhd" "" { Text "D:/altera_13.1/Proyectos-VHDL/PROYECTO2_DIGITALES2/Add16/add16_test.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1695782214547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16_test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file add16_test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695782214547 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695782214606 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 26 21:36:54 2023 " "Processing ended: Tue Sep 26 21:36:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695782214606 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695782214606 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695782214606 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695782214606 ""}
