const char * F_1 ( unsigned type )\r\n{\r\nif ( type == 0x1e )\r\nreturn L_1 ;\r\nif ( type == 0x1f )\r\nreturn L_2 ;\r\nif ( type >= F_2 ( V_1 ) )\r\nreturn L_3 ;\r\nreturn V_1 [ type ] ;\r\n}\r\nT_1 F_3 ( struct V_2 * V_3 )\r\n{\r\nint V_4 ;\r\nT_1 V_5 ;\r\nV_5 = 0 ;\r\nfor ( V_4 = 0 ; V_4 < sizeof( V_5 ) ; V_4 += 2 )\r\nV_5 = V_5 | ( ( ( T_1 ) V_3 -> V_2 [ V_4 ] << ( ( V_4 + 1 ) * 8 ) ) |\r\n( ( T_1 ) V_3 -> V_2 [ V_4 + 1 ] << ( V_4 * 8 ) ) ) ;\r\nreturn V_5 ;\r\n}\r\nvoid F_4 ( T_1 V_5 , struct V_2 * V_3 )\r\n{\r\nint V_4 ;\r\nmemset ( V_3 -> V_2 , 0 , sizeof( V_3 -> V_2 ) ) ;\r\nfor ( V_4 = 0 ; V_4 < sizeof( V_5 ) ; V_4 += 2 ) {\r\nV_3 -> V_2 [ V_4 ] = ( V_5 >> 8 ) & 0xFF ;\r\nV_3 -> V_2 [ V_4 + 1 ] = V_5 & 0xFF ;\r\nV_5 = V_5 >> 16 ;\r\n}\r\n}\r\nbool F_5 ( const T_2 * V_6 , int V_7 ,\r\nstruct V_8 * V_9 )\r\n{\r\nmemset ( V_9 , 0 , sizeof( struct V_8 ) ) ;\r\nif ( ! V_6 || ! V_7 )\r\nreturn false ;\r\nV_9 -> V_10 = ( V_6 [ 0 ] & 0x7f ) ;\r\nif ( ! F_6 ( V_9 ) )\r\nreturn false ;\r\nif ( V_9 -> V_10 >= 0x72 ) {\r\nif ( V_7 > 1 )\r\nV_9 -> V_11 = ( V_6 [ 1 ] & 0xf ) ;\r\nif ( V_7 > 2 )\r\nV_9 -> V_12 = V_6 [ 2 ] ;\r\nif ( V_7 > 3 )\r\nV_9 -> V_13 = V_6 [ 3 ] ;\r\nif ( V_7 > 7 )\r\nV_9 -> V_14 = V_6 [ 7 ] ;\r\n} else {\r\nif ( V_7 > 2 )\r\nV_9 -> V_11 = ( V_6 [ 2 ] & 0xf ) ;\r\nif ( V_7 > 7 ) {\r\nV_7 = ( V_7 < ( V_6 [ 7 ] + 8 ) ) ?\r\nV_7 : ( V_6 [ 7 ] + 8 ) ;\r\nif ( V_7 > 12 )\r\nV_9 -> V_12 = V_6 [ 12 ] ;\r\nif ( V_7 > 13 )\r\nV_9 -> V_13 = V_6 [ 13 ] ;\r\n}\r\n}\r\nreturn true ;\r\n}\r\nconst T_2 * F_7 ( const T_2 * V_6 , int V_7 ,\r\nint V_15 )\r\n{\r\nint V_16 , V_17 , V_18 , V_19 ;\r\nconst T_2 * V_20 ;\r\nif ( ( V_7 < 8 ) || ( 0 == ( V_16 = V_6 [ 7 ] ) ) )\r\nreturn NULL ;\r\nif ( ( V_6 [ 0 ] < 0x72 ) || ( V_6 [ 0 ] > 0x73 ) )\r\nreturn NULL ;\r\nV_16 = ( V_16 < ( V_7 - 8 ) ) ?\r\nV_16 : ( V_7 - 8 ) ;\r\nV_20 = & V_6 [ 8 ] ;\r\nfor ( V_18 = 0 , V_19 = 0 ; V_19 < V_16 ; V_19 += V_18 ) {\r\nV_20 += V_18 ;\r\nV_17 = ( V_19 < ( V_16 - 1 ) ) ? V_20 [ 1 ] : - 1 ;\r\nV_18 = V_17 + 2 ;\r\nif ( V_20 [ 0 ] == V_15 )\r\nreturn V_20 ;\r\nif ( V_17 < 0 )\r\nbreak;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid F_8 ( int V_21 , T_2 * V_22 , T_2 V_23 , T_2 V_12 , T_2 V_13 )\r\n{\r\nif ( V_21 ) {\r\nV_22 [ 0 ] = 0x72 ;\r\nV_22 [ 1 ] = V_23 ;\r\nV_22 [ 2 ] = V_12 ;\r\nV_22 [ 3 ] = V_13 ;\r\nV_22 [ 7 ] = 0 ;\r\n} else {\r\nV_22 [ 0 ] = 0x70 ;\r\nV_22 [ 2 ] = V_23 ;\r\nV_22 [ 7 ] = 0xa ;\r\nV_22 [ 12 ] = V_12 ;\r\nV_22 [ 13 ] = V_13 ;\r\n}\r\n}\r\nint F_9 ( T_2 * V_22 , int V_24 , T_1 V_25 )\r\n{\r\nif ( ( V_22 [ 0 ] & 0x7f ) == 0x72 ) {\r\nT_2 * V_26 , V_27 ;\r\nV_27 = V_22 [ 7 ] ;\r\nV_26 = ( char * ) F_7 ( V_22 , V_27 + 8 , 0 ) ;\r\nif ( ! V_26 ) {\r\nV_22 [ 7 ] = V_27 + 0xc ;\r\nV_26 = V_22 + 8 + V_27 ;\r\n}\r\nif ( V_24 < V_27 + 0xc )\r\nreturn - V_28 ;\r\nV_26 [ 0 ] = 0 ;\r\nV_26 [ 1 ] = 0xa ;\r\nV_26 [ 2 ] = 0x80 ;\r\nV_26 [ 3 ] = 0 ;\r\nF_10 ( V_25 , & V_26 [ 4 ] ) ;\r\n} else if ( ( V_22 [ 0 ] & 0x7f ) == 0x70 ) {\r\nif ( V_25 <= 0xffffffffUL )\r\nV_22 [ 0 ] |= 0x80 ;\r\nelse\r\nV_22 [ 0 ] &= 0x7f ;\r\nF_11 ( ( V_29 ) V_25 , & V_22 [ 3 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_12 ( T_2 * V_22 , int V_24 , T_3 V_30 , T_2 V_31 , bool V_32 )\r\n{\r\nT_2 * V_26 , V_27 ;\r\nif ( ( V_22 [ 0 ] & 0x7f ) == 0x72 ) {\r\nV_27 = V_22 [ 7 ] ;\r\nV_26 = ( char * ) F_7 ( V_22 , V_27 + 8 , 2 ) ;\r\nif ( ! V_26 ) {\r\nV_22 [ 7 ] = V_27 + 8 ;\r\nV_26 = V_22 + 8 + V_27 ;\r\n}\r\nif ( V_24 < V_27 + 8 )\r\nreturn - V_28 ;\r\nV_26 [ 0 ] = 2 ;\r\nV_26 [ 1 ] = 6 ;\r\nV_26 [ 4 ] = 0x80 ;\r\nif ( V_32 )\r\nV_26 [ 4 ] |= 0x40 ;\r\nif ( V_31 < 0x8 )\r\nV_26 [ 4 ] |= 0x8 | V_31 ;\r\nF_13 ( V_30 , & V_26 [ 5 ] ) ;\r\n} else if ( ( V_22 [ 0 ] & 0x7f ) == 0x70 ) {\r\nV_27 = V_22 [ 7 ] ;\r\nif ( V_27 < 18 )\r\nV_22 [ 7 ] = 18 ;\r\nV_22 [ 15 ] = 0x80 ;\r\nif ( V_32 )\r\nV_22 [ 15 ] |= 0x40 ;\r\nif ( V_31 < 0x8 )\r\nV_22 [ 15 ] |= 0x8 | V_31 ;\r\nF_13 ( V_30 , & V_22 [ 16 ] ) ;\r\n}\r\nreturn 0 ;\r\n}
