Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : System_Top
Version: K-2015.06
Date   : Mon Aug 19 03:34:03 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
System_Top                             2.09e-02    0.106 1.47e+07    0.142 100.0
  PULSE_GEN (PULSE_GEN_test_1)         1.98e-06 4.31e-04 3.17e+04 4.65e-04   0.3
  UART_TX_TOP (UART_TX_TOP_test_1)     1.16e-03 8.11e-03 8.42e+05 1.01e-02   7.1
    M1 (UART_TX_MUX)                   9.99e-05 3.39e-05 3.12e+04 1.65e-04   0.1
    P1 (UART_TX_Parity_Calculator_test_1)
                                       1.57e-05 3.85e-04 1.14e+05 5.14e-04   0.4
    S1 (UART_TX_Serializer_test_1)     2.88e-04 4.10e-03 3.57e+05 4.74e-03   3.3
    F1 (UART_TX_FSM_test_1)            2.61e-04 1.64e-03 1.66e+05 2.07e-03   1.5
  UART_RX_TOP (UART_RX_TOP_test_1)     1.74e-03 9.35e-03 1.20e+06 1.23e-02   8.7
    S2 (UART_RX_stop_checker_test_1)   1.56e-05 2.15e-04 2.52e+04 2.56e-04   0.2
    S1 (UART_RX_start_checker_test_1)  1.90e-06 2.16e-04 2.40e+04 2.42e-04   0.2
    P1 (UART_RX_parity_checker_test_1) 5.92e-05 3.31e-04 1.19e+05 5.09e-04   0.4
    E1 (UART_RX_edge_bit_counter_test_1)
                                       5.33e-04 3.21e-03 3.38e+05 4.08e-03   2.9
    D2 (UART_RX_deserializer_test_1)   1.77e-04 2.72e-03 1.68e+05 3.07e-03   2.2
    D1 (UART_RX_data_sampler_test_1)   1.32e-04 1.00e-03 8.13e+04 1.22e-03   0.9
    F1 (UART_RX_FSM_test_1)            4.05e-04 1.62e-03 4.42e+05 2.47e-03   1.7
  FIFO_TOP (FIFO_TOP_test_1)           1.40e-03 2.50e-02 2.67e+06 2.91e-02  20.5
    wptr_full (FIFO_WR_test_1)         7.82e-05 2.15e-03 2.64e+05 2.49e-03   1.8
    rptr_empty (FIFO_RD_test_1)        1.46e-04 2.59e-03 2.76e+05 3.01e-03   2.1
    fifomem (FIFO_MEM_CNTRL_test_1)    8.34e-04 1.58e-02 1.90e+06 1.85e-02  13.1
    sync_r2w (FIFO_DF_SYNC_test_0)     4.23e-05 2.28e-03 1.12e+05 2.43e-03   1.7
    sync_w2r (FIFO_DF_SYNC_test_1)     4.51e-05 2.20e-03 1.12e+05 2.35e-03   1.7
  SYS_CTRL (SYS_CTRL_test_1)           5.75e-04 2.52e-03 4.85e+05 3.58e-03   2.5
  RX_CLK_DIV (ClkDiv_test_0)           9.50e-05 2.30e-03 5.76e+05 2.97e-03   2.1
    add_48 (ClkDiv_1_DW01_inc_0)       4.51e-06 1.51e-05 8.46e+04 1.04e-04   0.1
  TX_CLK_DIV (ClkDiv_test_1)           3.00e-04 3.21e-03 5.39e+05 4.05e-03   2.9
    add_48 (ClkDiv_0_DW01_inc_0)       2.18e-05 9.52e-05 8.43e+04 2.01e-04   0.1
  CLK_GATE (CLK_GATE)                  1.84e-03 2.69e-03 3.72e+04 4.56e-03   3.2
  RegFile (RegFile_test_1)             3.74e-03 3.11e-02 3.62e+06 3.85e-02  27.1
  ALU (ALU_test_1)                     3.02e-04 1.64e-02 4.28e+06 2.10e-02  14.8
    mult_36 (ALU_DW02_mult_0)          1.23e-05 1.36e-05 1.62e+06 1.65e-03   1.2
    add_34 (ALU_DW01_add_0)            1.17e-06 1.22e-05 2.05e+05 2.18e-04   0.2
    sub_35 (ALU_DW01_sub_0)            1.59e-06 1.18e-05 2.48e+05 2.62e-04   0.2
    div_41 (ALU_DW_div_uns_0)          1.69e-05 6.69e-05 1.24e+06 1.33e-03   0.9
  DATA_SYNC (DATA_SYNC_test_1)         2.26e-05 2.51e-03 2.12e+05 2.75e-03   1.9
  RST_SYNC_2 (RST_SYNC_test_1)         7.37e-06 5.87e-04 2.89e+04 6.24e-04   0.4
  RST_SYNC_1 (RST_SYNC_test_0)         7.39e-06 5.72e-04 2.88e+04 6.08e-04   0.4
  U6_mux2X1 (mux2X1_5)                 3.13e-04 5.04e-05 1.28e+04 3.77e-04   0.3
  U5_mux2X1 (mux2X1_6)                 9.90e-06 4.29e-05 1.29e+04 6.57e-05   0.0
  U4_mux2X1 (mux2X1_0)                 5.90e-05 4.63e-05 1.15e+04 1.17e-04   0.1
  U3_mux2X1 (mux2X1_2)                 1.05e-03 1.96e-04 1.15e+04 1.26e-03   0.9
  U2_mux2X1 (mux2X1_3)                 5.86e-04 1.90e-04 1.15e+04 7.87e-04   0.6
  U1_mux2X1 (mux2X1_4)                 5.19e-04 1.89e-04 1.15e+04 7.19e-04   0.5
  U0_mux2X1 (mux2X1_1)                 5.35e-03 4.14e-04 1.88e+04 5.79e-03   4.1
1
