#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec  2 13:58:23 2020
# Process ID: 66136
# Current directory: /home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/fpga/vivado/ARTIX-7
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../knn.tcl -tclargs iob_knn ../../../../hardware/src/knn.v ../../../../hardware/src/iob_knn.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  DATA_W=32 xc7a35tcpg236-1
# Log file: /home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/fpga/vivado/ARTIX-7/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../knn.tcl
# set TOP [lindex $argv 0]
# set PART xc7a35tcpg236-1
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# puts $VSRC
../../../../hardware/src/knn.v ../../../../hardware/src/iob_knn.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/knn.v
../../../../hardware/src/iob_knn.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define DATA_W=32 -part xc7a35tcpg236-1 -top iob_knn -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 66141 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1464.727 ; gain = 101.637 ; free physical = 9726 ; free virtual = 21284
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iob_knn' [/home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/src/iob_knn.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'knn_core' [/home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/src/knn.v:4]
	Parameter KNN_WDATA_W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'knn_core' (1#1) [/home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/src/knn.v:4]
INFO: [Synth 8-6155] done synthesizing module 'iob_knn' (2#1) [/home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/src/iob_knn.v:6]
WARNING: [Synth 8-3331] design knn_core has unconnected port KNN_ENABLE[0]
WARNING: [Synth 8-3331] design knn_core has unconnected port clk[0]
WARNING: [Synth 8-3331] design knn_core has unconnected port rst[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1518.477 ; gain = 155.387 ; free physical = 9798 ; free virtual = 21307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1524.414 ; gain = 161.324 ; free physical = 9796 ; free virtual = 21306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.418 ; gain = 169.328 ; free physical = 9795 ; free virtual = 21304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.355 ; gain = 175.266 ; free physical = 9787 ; free virtual = 21297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module iob_knn 
File: /home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/src/iob_knn.v 
Found Register "ready_int_reg" of size 1-bit
Found Register "KNN_ENABLE_reg" of size 1-bit
Found Register "KNN_RESET_reg" of size 1-bit
Found Register "X1_reg" of size 16-bit
Found Register "Y1_reg" of size 16-bit
Found Register "X2_reg" of size 16-bit
Found Register "Y2_reg" of size 16-bit
Module knn_core 
File: /home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/src/knn.v 
Found Adder "d22" of operand size {<const>, 16 Bit, 16 Bit} at Line:24
Found Adder "d22" of operand size {<const>, 16 Bit, 16 Bit} at Line:25
Hierarchical RTL Component report 
Module iob_knn 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module knn_core 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP d21, operation Mode is: A*B.
DSP Report: operator d21 is absorbed into DSP d21.
DSP Report: Generating DSP d20, operation Mode is: PCIN+A*B.
DSP Report: operator d20 is absorbed into DSP d20.
DSP Report: operator d21 is absorbed into DSP d20.
WARNING: [Synth 8-3331] design knn_core has unconnected port KNN_ENABLE[0]
WARNING: [Synth 8-3331] design knn_core has unconnected port clk[0]
WARNING: [Synth 8-3331] design knn_core has unconnected port rst[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9640 ; free virtual = 21117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|knn_core    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|knn_core    | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9639 ; free virtual = 21116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9639 ; free virtual = 21115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9639 ; free virtual = 21116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9639 ; free virtual = 21116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9639 ; free virtual = 21116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     2|
|3     |LUT2    |    32|
|4     |LUT4    |    32|
|5     |LUT5    |     4|
|6     |FDCE    |    65|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   143|
|2     |  knn0   |knn_core |    42|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9640 ; free virtual = 21116
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1645.699 ; gain = 282.609 ; free physical = 9641 ; free virtual = 21118
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1645.707 ; gain = 282.609 ; free physical = 9641 ; free virtual = 21118
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1734.293 ; gain = 0.000 ; free physical = 9562 ; free virtual = 21038
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1734.293 ; gain = 371.285 ; free physical = 9662 ; free virtual = 21138
# read_xdc ../knn.xdc
Parsing XDC File [/home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/fpga/vivado/knn.xdc]
Finished Parsing XDC File [/home/filipe/Desktop/ecomp lab parte 2/alteracoes/iob-soc-lab/submodules/KNN/hardware/fpga/vivado/knn.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1781.152 ; gain = 46.859 ; free physical = 9654 ; free virtual = 21130

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 946ee5bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.176 ; gain = 289.023 ; free physical = 9283 ; free virtual = 20759

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 946ee5bf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 946ee5bf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a211573b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a211573b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a211573b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a211573b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
Ending Logic Optimization Task | Checksum: 10c44921e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10c44921e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10c44921e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
Ending Netlist Obfuscation Task | Checksum: 10c44921e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.145 ; gain = 0.000 ; free physical = 9180 ; free virtual = 20656
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2167.145 ; gain = 432.852 ; free physical = 9180 ; free virtual = 20656
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.879 ; gain = 0.000 ; free physical = 9178 ; free virtual = 20654
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ff50b102

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2226.879 ; gain = 0.000 ; free physical = 9178 ; free virtual = 20654
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.879 ; gain = 0.000 ; free physical = 9178 ; free virtual = 20654

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff50b102

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2226.879 ; gain = 0.000 ; free physical = 9172 ; free virtual = 20648

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13860ad8f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9174 ; free virtual = 20650

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13860ad8f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9174 ; free virtual = 20650
Phase 1 Placer Initialization | Checksum: 13860ad8f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9174 ; free virtual = 20650

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13860ad8f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9174 ; free virtual = 20650

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 2af536c9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9167 ; free virtual = 20643
Phase 2 Global Placement | Checksum: 2af536c9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9167 ; free virtual = 20643

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2af536c9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9167 ; free virtual = 20643

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0cd42c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9166 ; free virtual = 20643

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ce8e1564

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9166 ; free virtual = 20643

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ce8e1564

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9166 ; free virtual = 20643

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9164 ; free virtual = 20641

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9164 ; free virtual = 20641

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9164 ; free virtual = 20641
Phase 3 Detail Placement | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9164 ; free virtual = 20641

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9164 ; free virtual = 20641

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9165 ; free virtual = 20642

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9165 ; free virtual = 20642

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.891 ; gain = 0.000 ; free physical = 9165 ; free virtual = 20642
Phase 4.4 Final Placement Cleanup | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9165 ; free virtual = 20642
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25acfcb24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9165 ; free virtual = 20642
Ending Placer Task | Checksum: 1f4fbd7a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2250.891 ; gain = 24.012 ; free physical = 9165 ; free virtual = 20642
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f5ab269f ConstDB: 0 ShapeSum: ff50b102 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14b2cc3a5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2313.477 ; gain = 52.676 ; free physical = 9059 ; free virtual = 20535
Post Restoration Checksum: NetGraph: f76b60d0 NumContArr: 53c162d5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 14b2cc3a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.191 ; gain = 94.391 ; free physical = 9051 ; free virtual = 20527

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14b2cc3a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.191 ; gain = 94.391 ; free physical = 9035 ; free virtual = 20511

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14b2cc3a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.191 ; gain = 94.391 ; free physical = 9035 ; free virtual = 20511
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 152c93282

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2357.199 ; gain = 96.398 ; free physical = 9032 ; free virtual = 20508
Phase 2 Router Initialization | Checksum: 152c93282

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2357.199 ; gain = 96.398 ; free physical = 9031 ; free virtual = 20508

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 186
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eb1307f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507
Phase 4 Rip-up And Reroute | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507
Phase 5 Delay and Skew Optimization | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507
Phase 6.1 Hold Fix Iter | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507
Phase 6 Post Hold Fix | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.010763 %
  Global Horizontal Routing Utilization  = 0.0165279 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9031 ; free virtual = 20507

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b96638ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9030 ; free virtual = 20506

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 135fde0a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9030 ; free virtual = 20506

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 135fde0a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9030 ; free virtual = 20506
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2358.203 ; gain = 97.402 ; free physical = 9046 ; free virtual = 20522

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2358.203 ; gain = 107.312 ; free physical = 9046 ; free virtual = 20522
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Dec  2 13:59:13 2020
| Host         : FilipeLinux running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_utilization
| Design       : iob_knn
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   68 |     0 |     20800 |  0.33 |
|   LUT as Logic          |   68 |     0 |     20800 |  0.33 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |   65 |     0 |     41600 |  0.16 |
|   Register as Flip Flop |   65 |     0 |     41600 |  0.16 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 65    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   24 |     0 |      8150 |  0.29 |
|   SLICEL                                   |   12 |     0 |           |       |
|   SLICEM                                   |   12 |     0 |           |       |
| LUT as Logic                               |   68 |     0 |     20800 |  0.33 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   68 |       |           |       |
|   using O5 and O6                          |    0 |       |           |       |
| LUT as Memory                              |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |   65 |     0 |     41600 |  0.16 |
|   Register driven from within the Slice    |    0 |       |           |       |
|   Register driven from outside the Slice   |   65 |       |           |       |
|     LUT in front of the register is unused |   33 |       |           |       |
|     LUT in front of the register is used   |   32 |       |           |       |
| Unique Control Sets                        |    5 |       |      8150 |  0.06 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    2 |     0 |        90 |  2.22 |
|   DSP48E1 only |    2 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       106 |  0.00 |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |   65 |        Flop & Latch |
| LUT4     |   32 |                 LUT |
| LUT2     |   32 |                 LUT |
| CARRY4   |    8 |          CarryLogic |
| LUT5     |    4 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Dec  2 13:59:14 2020
| Host         : FilipeLinux running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            X1_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.124ns (6.353%)  route 1.828ns (93.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  address[2] (IN)
                         net (fo=35, unset)           0.973     0.973    address[2]
    SLICE_X55Y73         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  X1[15]_i_1/O
                         net (fo=16, routed)          0.855     1.952    X11[0]
    SLICE_X55Y75         FDCE                                         r  X1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=64, unset)           0.924     0.924    clk[0]
    SLICE_X55Y75         FDCE                                         r  X1_reg[12]/C




# report_clocks
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Dec  2 13:59:14 2020
| Host         : FilipeLinux running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_clocks
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 13:59:14 2020...
