// Seed: 1186748370
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    input wire id_14,
    input wand id_15,
    output tri0 id_16
    , id_24,
    output tri0 id_17,
    input wire id_18,
    input wand id_19,
    output tri0 id_20,
    output supply0 id_21,
    input supply1 id_22
);
  for (id_25 = 1'b0; 1; id_24[""] = 1) wire id_26;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  wire  id_3,
    output tri1  id_4,
    input  uwire id_5
);
  assign #1 id_4 = id_1;
  always id_4 = id_0;
  module_0(
      id_2,
      id_4,
      id_0,
      id_4,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3,
      id_5,
      id_5,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_4,
      id_4,
      id_5,
      id_3,
      id_4,
      id_4,
      id_0
  );
endmodule
