// Seed: 1064760960
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3
);
  assign id_3 = 1 !== 1 - id_2;
endmodule
