{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557181467916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557181467923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 18:24:27 2019 " "Processing started: Mon May 06 18:24:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557181467923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181467923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181467923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1557181468626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding-behavior " "Found design unit 1: forwarding-behavior" {  } { { "forwarding.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/forwarding.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480511 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/forwarding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romvhdl-SYN " "Found design unit 1: romvhdl-SYN" {  } { { "ROMVHDL.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480513 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMVHDL " "Found entity 1: ROMVHDL" {  } { { "ROMVHDL.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480516 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-behavior " "Found design unit 1: signextend-behavior" {  } { { "signextend.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/signextend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480518 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/signextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "register_file.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480520 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "pc.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480522 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orgate-behavior " "Found design unit 1: orgate-behavior" {  } { { "orgate.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/orgate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480525 ""} { "Info" "ISGN_ENTITY_NAME" "1 orgate " "Found entity 1: orgate" {  } { { "orgate.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/orgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480525 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1557181480528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Found design unit 1: mux-behavior" {  } { { "mux.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480528 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_processor-behavior " "Found design unit 1: mips_processor-behavior" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480531 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-behavior " "Found design unit 1: mips_control-behavior" {  } { { "mips_control.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480533 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-behavior " "Found design unit 1: mux32-behavior" {  } { { "max32.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/max32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480535 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "max32.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/max32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behavior " "Found design unit 1: andgate-behavior" {  } { { "and.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480539 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "and.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480542 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181480542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181480542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_processor " "Elaborating entity \"mips_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557181483146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_pc_input mips_processor.vhd(35) " "Verilog HDL or VHDL warning at mips_processor.vhd(35): object \"mux_pc_input\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557181483148 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreadreg1_MEMWB mips_processor.vhd(46) " "Verilog HDL or VHDL warning at mips_processor.vhd(46): object \"sreadreg1_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557181483149 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreadreg2_MEMWB mips_processor.vhd(46) " "Verilog HDL or VHDL warning at mips_processor.vhd(46): object \"sreadreg2_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557181483149 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_counter_input mips_processor.vhd(197) " "VHDL Process Statement warning at mips_processor.vhd(197): signal \"pc_counter_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557181483150 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_oper2 mips_processor.vhd(221) " "VHDL Process Statement warning at mips_processor.vhd(221): signal \"alu_oper2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557181483150 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_stages mips_processor.vhd(434) " "VHDL Process Statement warning at mips_processor.vhd(434): signal \"reset_stages\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557181483156 "|mips_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_mips " "Elaborating entity \"PC\" for hierarchy \"PC:pc_mips\"" {  } { { "mips_processor.vhd" "pc_mips" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMVHDL ROMVHDL:rom " "Elaborating entity \"ROMVHDL\" for hierarchy \"ROMVHDL:rom\"" {  } { { "mips_processor.vhd" "rom" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROMVHDL:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROMVHDL:rom\|altsyncram:altsyncram_component\"" {  } { { "ROMVHDL.vhd" "altsyncram_component" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMVHDL:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROMVHDL:rom\|altsyncram:altsyncram_component\"" {  } { { "ROMVHDL.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMVHDL:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROMVHDL:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483370 ""}  } { { "ROMVHDL.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557181483370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up14 " "Found entity 1: altsyncram_up14" {  } { { "db/altsyncram_up14.tdf" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_up14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181483437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_up14 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated " "Elaborating entity \"altsyncram_up14\" for hierarchy \"ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483437 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 3 C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROM.mif " "Memory depth (64) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROM.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ROMVHDL.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1557181483442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips_control:control " "Elaborating entity \"mips_control\" for hierarchy \"mips_control:control\"" {  } { { "mips_processor.vhd" "control" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_type mips_control.vhd(62) " "VHDL Process Statement warning at mips_control.vhd(62): signal \"R_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_control.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557181483478 "|mips_processor|mips_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "mips_processor.vhd" "reg_file" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_reg_file " "Elaborating entity \"mux\" for hierarchy \"mux:mux_reg_file\"" {  } { { "mips_processor.vhd" "mux_reg_file" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "mips_processor.vhd" "mux_alu" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:sign_extend " "Elaborating entity \"signextend\" for hierarchy \"signextend:sign_extend\"" {  } { { "mips_processor.vhd" "sign_extend" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"alu:alu_main\"" {  } { { "mips_processor.vhd" "alu_main" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483493 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557181483494 "|mips_processor|alu:alu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557181483494 "|mips_processor|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557181483494 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(19) " "Inferred latch for \"Result\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483494 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(19) " "Inferred latch for \"Result\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483494 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(19) " "Inferred latch for \"Result\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483494 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(19) " "Inferred latch for \"Result\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(19) " "Inferred latch for \"Result\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(19) " "Inferred latch for \"Result\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(19) " "Inferred latch for \"Result\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(19) " "Inferred latch for \"Result\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] alu.vhd(19) " "Inferred latch for \"Result\[8\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] alu.vhd(19) " "Inferred latch for \"Result\[9\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] alu.vhd(19) " "Inferred latch for \"Result\[10\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] alu.vhd(19) " "Inferred latch for \"Result\[11\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] alu.vhd(19) " "Inferred latch for \"Result\[12\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] alu.vhd(19) " "Inferred latch for \"Result\[13\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] alu.vhd(19) " "Inferred latch for \"Result\[14\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] alu.vhd(19) " "Inferred latch for \"Result\[15\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] alu.vhd(19) " "Inferred latch for \"Result\[16\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] alu.vhd(19) " "Inferred latch for \"Result\[17\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] alu.vhd(19) " "Inferred latch for \"Result\[18\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] alu.vhd(19) " "Inferred latch for \"Result\[19\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] alu.vhd(19) " "Inferred latch for \"Result\[20\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] alu.vhd(19) " "Inferred latch for \"Result\[21\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] alu.vhd(19) " "Inferred latch for \"Result\[22\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] alu.vhd(19) " "Inferred latch for \"Result\[23\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] alu.vhd(19) " "Inferred latch for \"Result\[24\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] alu.vhd(19) " "Inferred latch for \"Result\[25\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] alu.vhd(19) " "Inferred latch for \"Result\[26\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] alu.vhd(19) " "Inferred latch for \"Result\[27\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] alu.vhd(19) " "Inferred latch for \"Result\[28\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] alu.vhd(19) " "Inferred latch for \"Result\[29\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] alu.vhd(19) " "Inferred latch for \"Result\[30\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] alu.vhd(19) " "Inferred latch for \"Result\[31\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483495 "|mips_processor|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:mem " "Elaborating entity \"RAM\" for hierarchy \"RAM:mem\"" {  } { { "mips_processor.vhd" "mem" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:mem\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:mem\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557181483539 ""}  } { { "RAM.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557181483539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_imv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_imv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_imv3 " "Found entity 1: altsyncram_imv3" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_imv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557181483603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181483603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_imv3 RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated " "Elaborating entity \"altsyncram_imv3\" for hierarchy \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:bne_and " "Elaborating entity \"andgate\" for hierarchy \"andgate:bne_and\"" {  } { { "mips_processor.vhd" "bne_and" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgate orgate:branch " "Elaborating entity \"orgate\" for hierarchy \"orgate:branch\"" {  } { { "mips_processor.vhd" "branch" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding forwarding:forward " "Elaborating entity \"forwarding\" for hierarchy \"forwarding:forward\"" {  } { { "mips_processor.vhd" "forward" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181483609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[0\] " "Latch alu:alu_main\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486819 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[1\] " "Latch alu:alu_main\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486819 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[2\] " "Latch alu:alu_main\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486819 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[3\] " "Latch alu:alu_main\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486819 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[4\] " "Latch alu:alu_main\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486819 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[5\] " "Latch alu:alu_main\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486819 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[6\] " "Latch alu:alu_main\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[7\] " "Latch alu:alu_main\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[8\] " "Latch alu:alu_main\|Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[9\] " "Latch alu:alu_main\|Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[10\] " "Latch alu:alu_main\|Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[11\] " "Latch alu:alu_main\|Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[12\] " "Latch alu:alu_main\|Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486820 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[13\] " "Latch alu:alu_main\|Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[14\] " "Latch alu:alu_main\|Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[15\] " "Latch alu:alu_main\|Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[16\] " "Latch alu:alu_main\|Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[17\] " "Latch alu:alu_main\|Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[18\] " "Latch alu:alu_main\|Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[19\] " "Latch alu:alu_main\|Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[20\] " "Latch alu:alu_main\|Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[21\] " "Latch alu:alu_main\|Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[22\] " "Latch alu:alu_main\|Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486821 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[23\] " "Latch alu:alu_main\|Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[24\] " "Latch alu:alu_main\|Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[25\] " "Latch alu:alu_main\|Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[26\] " "Latch alu:alu_main\|Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[27\] " "Latch alu:alu_main\|Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[28\] " "Latch alu:alu_main\|Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[29\] " "Latch alu:alu_main\|Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[30\] " "Latch alu:alu_main\|Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[31\] " "Latch alu:alu_main\|Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557181486822 ""}  } { { "alu.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557181486822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557181489128 "|mips_processor|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "mips_processor.vhd" "" { Text "C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557181489128 "|mips_processor|PC_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557181489128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557181489378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557181491824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557181491824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3209 " "Implemented 3209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557181492085 ""} { "Info" "ICUT_CUT_TM_OPINS" "170 " "Implemented 170 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557181492085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2973 " "Implemented 2973 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557181492085 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557181492085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557181492085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557181492132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 18:24:52 2019 " "Processing ended: Mon May 06 18:24:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557181492132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557181492132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557181492132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557181492132 ""}
