// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2025.1.0.39.0
// Netlist written on Mon Nov 17 23:15:48 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/user/desktop/engr 155/e155-final-project/fpga/radiant_project/fft_ramdq/ramdq/rtl/ramdq.v"
// file 1 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/addctrl.sv"
// file 2 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/addgen.sv"
// file 3 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/bitrev.sv"
// file 4 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/butterfly.sv"
// file 5 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/cmplxmult.sv"
// file 6 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/fft.sv"
// file 7 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/fftdec.sv"
// file 8 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/fftfull.sv"
// file 9 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/freqlut.sv"
// file 10 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/multiply.sv"
// file 11 "c:/users/user/desktop/engr 155/e155-final-project/source/fft/twiddlelut.sv"
// file 12 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v"
// file 13 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd"
// file 14 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 15 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 16 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 17 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 18 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 19 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 20 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 21 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 22 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 23 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 24 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 25 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 26 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 27 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 28 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 29 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 30 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 31 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 32 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 33 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v"
// file 34 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v"
// file 35 "c:/lscc/radiant/2025.1/ip/common/adder/rtl/lscc_adder.v"
// file 36 "c:/lscc/radiant/2025.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 37 "c:/lscc/radiant/2025.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 38 "c:/lscc/radiant/2025.1/ip/common/counter/rtl/lscc_cntr.v"
// file 39 "c:/lscc/radiant/2025.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 40 "c:/lscc/radiant/2025.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 41 "c:/lscc/radiant/2025.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 42 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 43 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 44 "c:/lscc/radiant/2025.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 45 "c:/lscc/radiant/2025.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 46 "c:/lscc/radiant/2025.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 47 "c:/lscc/radiant/2025.1/ip/common/rom/rtl/lscc_rom.v"
// file 48 "c:/lscc/radiant/2025.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 49 "c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v"
// file 50 "c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v"
// file 51 "c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v"
// file 52 "c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v"
// file 53 "c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v"
// file 54 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v"
// file 55 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v"
// file 56 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v"
// file 57 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v"
// file 58 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v"
// file 59 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v"
// file 60 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v"
// file 61 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v"
// file 62 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v"
// file 63 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v"
// file 64 "c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v"
// file 65 "c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module fftfull
//

module fftfull (input clk, input reset, input fft_load, input fft_start, 
            input [15:0]din, input [8:0]add_rd, output noted);
    
    wire GND_net;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire reset_c;
    wire fft_load_c;
    wire fft_start_c;
    wire din_c_15;
    wire din_c_14;
    wire din_c_13;
    wire din_c_12;
    wire din_c_11;
    wire din_c_10;
    wire din_c_9;
    wire din_c_8;
    wire din_c_7;
    wire din_c_6;
    wire din_c_5;
    wire din_c_4;
    wire din_c_3;
    wire din_c_2;
    wire din_c_1;
    wire din_c_0;
    wire noted_c;
    wire [31:0]dout;
    wire [16:0]frequency;
    wire [7:0]note;
    wire VCC_net;
    wire add_bitrev_c_8;
    wire add_bitrev_c_7;
    wire add_bitrev_c_6;
    wire add_bitrev_c_5;
    wire add_bitrev_c_4;
    wire add_bitrev_c_3;
    wire add_bitrev_c_2;
    wire add_bitrev_c_1;
    wire add_bitrev_c_0;
    
    wire n19, n9366, n18, n15, n55, n2730, n9351, n7731, n4800, 
        n4, n7, n10, n22, n22_adj_1921, n8, n10_adj_1922, n10_adj_1923, 
        n18_adj_1924, n3265, n1322, n8831, n2199, n16, n2793, 
        n2768, n3240, n2227, n10_adj_1925, n12, n2855, n3217, 
        n3208, n7721, n12_adj_1926, n10_adj_1927, n5, n4834, n2880, 
        n4530, n64, n8342, n2839, n2819, n4937, n1105, n4820, 
        n7700, n4818, n63, n8900, n8861, n8830, n30, n8330, 
        n8323, n5_adj_1928;
    
    VHI i5 (.Z(VCC_net));
    (* lut_function="(A ((C)+!B)+!A ((C (D))+!B))" *) LUT4 i7889_4_lut (.A(n4818), 
            .B(reset_c), .C(n63), .D(n55), .Z(n3240));
    defparam i7889_4_lut.INIT = "0xf3b3";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@8(13[31],13[36])" *) OB noted_pad (.I(noted_c), .O(noted));
    (* lut_function="(!(A (B)+!A !((C)+!B)))" *) LUT4 i7894_3_lut (.A(n55), 
            .B(reset_c), .C(n63), .Z(n3217));
    defparam i7894_3_lut.INIT = "0x7373";
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[8]  (.I(add_rd[0]), 
            .O(add_bitrev_c_8));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[7]  (.I(add_rd[1]), 
            .O(add_bitrev_c_7));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[6]  (.I(add_rd[2]), 
            .O(add_bitrev_c_6));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[5]  (.I(add_rd[3]), 
            .O(add_bitrev_c_5));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[4]  (.I(add_rd[4]), 
            .O(add_bitrev_c_4));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[3]  (.I(add_rd[5]), 
            .O(add_bitrev_c_3));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[2]  (.I(add_rd[6]), 
            .O(add_bitrev_c_2));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[1]  (.I(add_rd[7]), 
            .O(add_bitrev_c_1));
    (* lineinfo="@8(12[40],12[46])" *) IB \add_bitrev_pad[0]  (.I(add_rd[8]), 
            .O(add_bitrev_c_0));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[0]  (.I(din[0]), .O(din_c_0));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[1]  (.I(din[1]), .O(din_c_1));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[2]  (.I(din[2]), .O(din_c_2));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[3]  (.I(din[3]), .O(din_c_3));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[4]  (.I(din[4]), .O(din_c_4));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[5]  (.I(din[5]), .O(din_c_5));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[6]  (.I(din[6]), .O(din_c_6));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[7]  (.I(din[7]), .O(din_c_7));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[8]  (.I(din[8]), .O(din_c_8));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[9]  (.I(din[9]), .O(din_c_9));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[10]  (.I(din[10]), .O(din_c_10));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[11]  (.I(din[11]), .O(din_c_11));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[12]  (.I(din[12]), .O(din_c_12));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[13]  (.I(din[13]), .O(din_c_13));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[14]  (.I(din[14]), .O(din_c_14));
    (* lineinfo="@8(11[36],11[39])" *) IB \din_pad[15]  (.I(din[15]), .O(din_c_15));
    (* lineinfo="@8(10[28],10[37])" *) IB fft_start_pad (.I(fft_start), .O(fft_start_c));
    (* lineinfo="@8(10[18],10[26])" *) IB fft_load_pad (.I(fft_load), .O(fft_load_c));
    (* lineinfo="@8(9[35],9[40])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lut_function="(!(A ((D)+!B)+!A !(B (C+!(D))+!B (C))))" *) LUT4 i7222_4_lut (.A(n8861), 
            .B(n5), .C(n12), .D(n8323), .Z(n8831));
    defparam i7222_4_lut.INIT = "0x50dc";
    (* lineinfo="@8(9[30],9[33])" *) IB clk_pad (.I(clk), .O(clk_c));
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=29, LSE_LLINE=26, LSE_RLINE=33, lineinfo="@8(26[5],33[29])" *) fft fft (fft_load_c, 
            {dout}, din_c_8, din_c_9, din_c_10, din_c_11, din_c_12, 
            din_c_13, din_c_14, din_c_15, din_c_0, din_c_1, din_c_2, 
            din_c_3, din_c_4, din_c_5, din_c_6, din_c_7, n1322, 
            clk_c, reset_c, fft_start_c, add_bitrev_c_0, add_bitrev_c_1, 
            add_bitrev_c_2, add_bitrev_c_3, add_bitrev_c_4, add_bitrev_c_5, 
            add_bitrev_c_6, add_bitrev_c_7, add_bitrev_c_8);
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=25, LSE_LLINE=44, LSE_RLINE=45, lineinfo="@8(44[5],45[25])" *) freqLUT freqLUT (n2793, 
            n2855, n64, n22, n4834, n8323, n12, n8861, n2839, 
            note[6], n4, n7, n10, n4530, n5_adj_1928, frequency[4], 
            frequency[5], n4820, frequency[8], n16, n2819, frequency[1], 
            n10_adj_1923, frequency[6], n8330, frequency[7], n2768, 
            frequency[9], n8830, n1105, frequency[3], n10_adj_1925, 
            n7700, n2199, n4937, frequency[2], n30, n8, n4800, 
            n2227, n18_adj_1924, n12_adj_1926, frequency[0], frequency[10], 
            n2880, frequency[13], frequency[11], frequency[15], frequency[14], 
            frequency[12], n8342, n7731, n7721, n8831, n10_adj_1927, 
            n2730, n8900, n10_adj_1922, n5);
    (* lut_function="(!(A (B+!(C))+!A (B+!(C (D)))))", lineinfo="@8(48[16],48[38])" *) LUT4 i7608_4_lut (.A(n4937), 
            .B(n7721), .C(n2199), .D(frequency[7]), .Z(n9351));
    defparam i7608_4_lut.INIT = "0x3020";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))", lineinfo="@8(48[16],48[38])" *) LUT4 i7596_4_lut (.A(n9351), 
            .B(n12_adj_1926), .C(n10_adj_1927), .D(n2855), .Z(n9366));
    defparam i7596_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n4530), .B(n8831), 
            .C(n9366), .D(n5_adj_1928), .Z(n19));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C+!(D)))))" *) LUT4 i6_4_lut (.A(n7731), .B(n8900), 
            .C(n4834), .D(n8342), .Z(n18));
    defparam i6_4_lut.INIT = "0x5755";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(n19), .B(n15), 
            .C(n2839), .D(n64), .Z(n22_adj_1921));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(n10), .B(n22_adj_1921), 
            .C(n18), .D(n2730), .Z(noted_c));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B))", lineinfo="@7(31[11],59[4])" *) LUT4 i2575_2_lut_2_lut (.A(n63), 
            .B(reset_c), .Z(n3265));
    defparam i2575_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_3_lut_4_lut (.A(n4), .B(n7), 
            .C(note[6]), .D(n10), .Z(n15));
    defparam i3_3_lut_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@8(36[5],41[32])" *) fftdec fftdec (n3208, 
            clk_c, n1322, n3240, reset_c, frequency[15], n4818, 
            n55, frequency[12], frequency[13], frequency[11], frequency[10], 
            n3217, frequency[14], frequency[8], frequency[9], {dout}, 
            frequency[7], frequency[6], frequency[0], frequency[5], 
            n63, frequency[4], frequency[3], frequency[2], frequency[1], 
            n3265, n1105, n10_adj_1922, n18_adj_1924, n2227, n7, 
            n4820, n8830, n2793, n22, n2199, n4800, n7700, n16, 
            n8, n30, n10_adj_1925, n2768, n10_adj_1923, n4, n2880, 
            n8330, n2819);
    (* lut_function="(A ((C)+!B)+!A !(B))", lineinfo="@7(31[11],59[4])" *) LUT4 i2518_3_lut_3_lut (.A(n55), 
            .B(reset_c), .C(n63), .Z(n3208));
    defparam i2518_3_lut_3_lut.INIT = "0xb3b3";
    
endmodule

//
// Verilog Description of module fft
//

module fft (input fft_load_c, output [31:0]dout, input din_c_8, input din_c_9, 
            input din_c_10, input din_c_11, input din_c_12, input din_c_13, 
            input din_c_14, input din_c_15, input din_c_0, input din_c_1, 
            input din_c_2, input din_c_3, input din_c_4, input din_c_5, 
            input din_c_6, input din_c_7, input n1322, input clk_c, 
            input reset_c, input fft_start_c, input add_bitrev_c_0, input add_bitrev_c_1, 
            input add_bitrev_c_2, input add_bitrev_c_3, input add_bitrev_c_4, 
            input add_bitrev_c_5, input add_bitrev_c_6, input add_bitrev_c_7, 
            input add_bitrev_c_8);
    
    wire [31:0]out_a;
    wire [15:0]img_write_a;
    wire [7:0]add_tw;
    wire [15:0]real_tw;
    wire [15:0]img_tw;
    wire [31:0]r0_out_a;
    wire read_sel;
    wire [15:0]real_a;
    wire [15:0]img_a;
    wire [31:0]out_b;
    wire [15:0]real_write_b;
    wire [35:0]mem_out_w;
    wire [35:0]mem_out_w_adj_1920;
    wire [15:0]img_b;
    wire [15:0]img_write_b;
    wire [15:0]real_b;
    wire fft_enable;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire mem_write1;
    wire [8:0]r1_add_b;
    wire [8:0]r1_add_a;
    wire mem_write0;
    wire [8:0]r0_add_b;
    wire [8:0]r0_add_a;
    
    wire \iCE40UP.rd_data_corr_w_0__N_1719 , \iCE40UP.rd_data_corr_w_0__N_1655 ;
    
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4047_2_lut (.A(out_a[14]), 
            .B(fft_load_c), .Z(img_write_a[14]));
    defparam i4047_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4046_2_lut (.A(out_a[15]), 
            .B(fft_load_c), .Z(img_write_a[15]));
    defparam i4046_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_23__I_0_3_lut (.A(r0_out_a[23]), 
            .B(dout[23]), .C(read_sel), .Z(real_a[7]));
    defparam r0_out_a_23__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_22__I_0_3_lut (.A(r0_out_a[22]), 
            .B(dout[22]), .C(read_sel), .Z(real_a[6]));
    defparam r0_out_a_22__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_11__I_0_3_lut (.A(r0_out_a[11]), 
            .B(dout[11]), .C(read_sel), .Z(img_a[11]));
    defparam r0_out_a_11__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_10__I_0_3_lut (.A(r0_out_a[10]), 
            .B(dout[10]), .C(read_sel), .Z(img_a[10]));
    defparam r0_out_a_10__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_13__I_0_3_lut (.A(r0_out_a[13]), 
            .B(dout[13]), .C(read_sel), .Z(img_a[13]));
    defparam r0_out_a_13__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_12__I_0_3_lut (.A(r0_out_a[12]), 
            .B(dout[12]), .C(read_sel), .Z(img_a[12]));
    defparam r0_out_a_12__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_25__I_0_3_lut (.A(r0_out_a[25]), 
            .B(dout[25]), .C(read_sel), .Z(real_a[9]));
    defparam r0_out_a_25__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_15__I_0_3_lut (.A(r0_out_a[15]), 
            .B(dout[15]), .C(read_sel), .Z(img_a[15]));
    defparam r0_out_a_15__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_24__I_0_3_lut (.A(r0_out_a[24]), 
            .B(dout[24]), .C(read_sel), .Z(real_a[8]));
    defparam r0_out_a_24__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_14__I_0_3_lut (.A(r0_out_a[14]), 
            .B(dout[14]), .C(read_sel), .Z(img_a[14]));
    defparam r0_out_a_14__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_27__I_0_3_lut (.A(r0_out_a[27]), 
            .B(dout[27]), .C(read_sel), .Z(real_a[11]));
    defparam r0_out_a_27__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_26__I_0_3_lut (.A(r0_out_a[26]), 
            .B(dout[26]), .C(read_sel), .Z(real_a[10]));
    defparam r0_out_a_26__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_29__I_0_3_lut (.A(r0_out_a[29]), 
            .B(dout[29]), .C(read_sel), .Z(real_a[13]));
    defparam r0_out_a_29__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_28__I_0_3_lut (.A(r0_out_a[28]), 
            .B(dout[28]), .C(read_sel), .Z(real_a[12]));
    defparam r0_out_a_28__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_31__I_0_3_lut (.A(r0_out_a[31]), 
            .B(dout[31]), .C(read_sel), .Z(real_a[15]));
    defparam r0_out_a_31__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_30__I_0_3_lut (.A(r0_out_a[30]), 
            .B(dout[30]), .C(read_sel), .Z(real_a[14]));
    defparam r0_out_a_30__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_1__I_0_3_lut (.A(r0_out_a[1]), 
            .B(dout[1]), .C(read_sel), .Z(img_a[1]));
    defparam r0_out_a_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_0__I_0_3_lut (.A(r0_out_a[0]), 
            .B(dout[0]), .C(read_sel), .Z(img_a[0]));
    defparam r0_out_a_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4054_2_lut (.A(out_a[0]), 
            .B(fft_load_c), .Z(img_write_a[0]));
    defparam i4054_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4076_2_lut (.A(out_a[1]), 
            .B(fft_load_c), .Z(img_write_a[1]));
    defparam i4076_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4075_2_lut (.A(out_a[2]), 
            .B(fft_load_c), .Z(img_write_a[2]));
    defparam i4075_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4074_2_lut (.A(out_a[3]), 
            .B(fft_load_c), .Z(img_write_a[3]));
    defparam i4074_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4068_2_lut (.A(out_a[4]), 
            .B(fft_load_c), .Z(img_write_a[4]));
    defparam i4068_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4067_2_lut (.A(out_a[5]), 
            .B(fft_load_c), .Z(img_write_a[5]));
    defparam i4067_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4062_2_lut (.A(out_a[6]), 
            .B(fft_load_c), .Z(img_write_a[6]));
    defparam i4062_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4061_2_lut (.A(out_a[7]), 
            .B(fft_load_c), .Z(img_write_a[7]));
    defparam i4061_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_7__I_0_3_lut (.A(r0_out_a[7]), 
            .B(dout[7]), .C(read_sel), .Z(img_a[7]));
    defparam r0_out_a_7__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_6__I_0_3_lut (.A(r0_out_a[6]), 
            .B(dout[6]), .C(read_sel), .Z(img_a[6]));
    defparam r0_out_a_6__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_9__I_0_3_lut (.A(r0_out_a[9]), 
            .B(dout[9]), .C(read_sel), .Z(img_a[9]));
    defparam r0_out_a_9__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_8__I_0_3_lut (.A(r0_out_a[8]), 
            .B(dout[8]), .C(read_sel), .Z(img_a[8]));
    defparam r0_out_a_8__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_3__I_0_3_lut (.A(r0_out_a[3]), 
            .B(dout[3]), .C(read_sel), .Z(img_a[3]));
    defparam r0_out_a_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_2__I_0_3_lut (.A(r0_out_a[2]), 
            .B(dout[2]), .C(read_sel), .Z(img_a[2]));
    defparam r0_out_a_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_5__I_0_3_lut (.A(r0_out_a[5]), 
            .B(dout[5]), .C(read_sel), .Z(img_a[5]));
    defparam r0_out_a_5__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_4__I_0_3_lut (.A(r0_out_a[4]), 
            .B(dout[4]), .C(read_sel), .Z(img_a[4]));
    defparam r0_out_a_4__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_17__I_0_3_lut (.A(r0_out_a[17]), 
            .B(dout[17]), .C(read_sel), .Z(real_a[1]));
    defparam r0_out_a_17__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_16__I_0_3_lut (.A(r0_out_a[16]), 
            .B(dout[16]), .C(read_sel), .Z(real_a[0]));
    defparam r0_out_a_16__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_24__I_0_3_lut (.A(out_b[24]), 
            .B(din_c_8), .C(fft_load_c), .Z(real_write_b[8]));
    defparam out_b_24__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_15__I_0_3_lut (.A(mem_out_w[15]), 
            .B(mem_out_w_adj_1920[15]), .C(read_sel), .Z(img_b[15]));
    defparam mem_out_w_15__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_25__I_0_3_lut (.A(out_b[25]), 
            .B(din_c_9), .C(fft_load_c), .Z(real_write_b[9]));
    defparam out_b_25__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_14__I_0_3_lut (.A(mem_out_w[14]), 
            .B(mem_out_w_adj_1920[14]), .C(read_sel), .Z(img_b[14]));
    defparam mem_out_w_14__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_26__I_0_3_lut (.A(out_b[26]), 
            .B(din_c_10), .C(fft_load_c), .Z(real_write_b[10]));
    defparam out_b_26__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_27__I_0_3_lut (.A(out_b[27]), 
            .B(din_c_11), .C(fft_load_c), .Z(real_write_b[11]));
    defparam out_b_27__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_13__I_0_3_lut (.A(mem_out_w[13]), 
            .B(mem_out_w_adj_1920[13]), .C(read_sel), .Z(img_b[13]));
    defparam mem_out_w_13__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_12__I_0_3_lut (.A(mem_out_w[12]), 
            .B(mem_out_w_adj_1920[12]), .C(read_sel), .Z(img_b[12]));
    defparam mem_out_w_12__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_28__I_0_3_lut (.A(out_b[28]), 
            .B(din_c_12), .C(fft_load_c), .Z(real_write_b[12]));
    defparam out_b_28__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_29__I_0_3_lut (.A(out_b[29]), 
            .B(din_c_13), .C(fft_load_c), .Z(real_write_b[13]));
    defparam out_b_29__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_30__I_0_3_lut (.A(out_b[30]), 
            .B(din_c_14), .C(fft_load_c), .Z(real_write_b[14]));
    defparam out_b_30__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_11__I_0_3_lut (.A(mem_out_w[11]), 
            .B(mem_out_w_adj_1920[11]), .C(read_sel), .Z(img_b[11]));
    defparam mem_out_w_11__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_31__I_0_3_lut (.A(out_b[31]), 
            .B(din_c_15), .C(fft_load_c), .Z(real_write_b[15]));
    defparam out_b_31__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_10__I_0_3_lut (.A(mem_out_w[10]), 
            .B(mem_out_w_adj_1920[10]), .C(read_sel), .Z(img_b[10]));
    defparam mem_out_w_10__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_16__I_0_3_lut (.A(out_b[16]), 
            .B(din_c_0), .C(fft_load_c), .Z(real_write_b[0]));
    defparam out_b_16__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_17__I_0_3_lut (.A(out_b[17]), 
            .B(din_c_1), .C(fft_load_c), .Z(real_write_b[1]));
    defparam out_b_17__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_9__I_0_3_lut (.A(mem_out_w[9]), 
            .B(mem_out_w_adj_1920[9]), .C(read_sel), .Z(img_b[9]));
    defparam mem_out_w_9__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_8__I_0_3_lut (.A(mem_out_w[8]), 
            .B(mem_out_w_adj_1920[8]), .C(read_sel), .Z(img_b[8]));
    defparam mem_out_w_8__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_7__I_0_3_lut (.A(mem_out_w[7]), 
            .B(mem_out_w_adj_1920[7]), .C(read_sel), .Z(img_b[7]));
    defparam mem_out_w_7__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_6__I_0_3_lut (.A(mem_out_w[6]), 
            .B(mem_out_w_adj_1920[6]), .C(read_sel), .Z(img_b[6]));
    defparam mem_out_w_6__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_18__I_0_3_lut (.A(out_b[18]), 
            .B(din_c_2), .C(fft_load_c), .Z(real_write_b[2]));
    defparam out_b_18__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_19__I_0_3_lut (.A(out_b[19]), 
            .B(din_c_3), .C(fft_load_c), .Z(real_write_b[3]));
    defparam out_b_19__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_5__I_0_3_lut (.A(mem_out_w[5]), 
            .B(mem_out_w_adj_1920[5]), .C(read_sel), .Z(img_b[5]));
    defparam mem_out_w_5__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_4__I_0_3_lut (.A(mem_out_w[4]), 
            .B(mem_out_w_adj_1920[4]), .C(read_sel), .Z(img_b[4]));
    defparam mem_out_w_4__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_20__I_0_3_lut (.A(out_b[20]), 
            .B(din_c_4), .C(fft_load_c), .Z(real_write_b[4]));
    defparam out_b_20__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_21__I_0_3_lut (.A(out_b[21]), 
            .B(din_c_5), .C(fft_load_c), .Z(real_write_b[5]));
    defparam out_b_21__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_3__I_0_3_lut (.A(mem_out_w[3]), 
            .B(mem_out_w_adj_1920[3]), .C(read_sel), .Z(img_b[3]));
    defparam mem_out_w_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_22__I_0_3_lut (.A(out_b[22]), 
            .B(din_c_6), .C(fft_load_c), .Z(real_write_b[6]));
    defparam out_b_22__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(36[18],36[46])" *) LUT4 out_b_23__I_0_3_lut (.A(out_b[23]), 
            .B(din_c_7), .C(fft_load_c), .Z(real_write_b[7]));
    defparam out_b_23__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_2__I_0_3_lut (.A(mem_out_w[2]), 
            .B(mem_out_w_adj_1920[2]), .C(read_sel), .Z(img_b[2]));
    defparam mem_out_w_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_1__I_0_3_lut (.A(mem_out_w[1]), 
            .B(mem_out_w_adj_1920[1]), .C(read_sel), .Z(img_b[1]));
    defparam mem_out_w_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4028_2_lut (.A(out_b[8]), 
            .B(fft_load_c), .Z(img_write_b[8]));
    defparam i4028_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_0__I_0_3_lut (.A(mem_out_w[0]), 
            .B(mem_out_w_adj_1920[0]), .C(read_sel), .Z(img_b[0]));
    defparam mem_out_w_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4026_2_lut (.A(out_b[9]), 
            .B(fft_load_c), .Z(img_write_b[9]));
    defparam i4026_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_31__I_0_3_lut (.A(mem_out_w[31]), 
            .B(mem_out_w_adj_1920[31]), .C(read_sel), .Z(real_b[15]));
    defparam mem_out_w_31__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_30__I_0_3_lut (.A(mem_out_w[30]), 
            .B(mem_out_w_adj_1920[30]), .C(read_sel), .Z(real_b[14]));
    defparam mem_out_w_30__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4024_2_lut (.A(out_b[10]), 
            .B(fft_load_c), .Z(img_write_b[10]));
    defparam i4024_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_29__I_0_3_lut (.A(mem_out_w[29]), 
            .B(mem_out_w_adj_1920[29]), .C(read_sel), .Z(real_b[13]));
    defparam mem_out_w_29__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_28__I_0_3_lut (.A(mem_out_w[28]), 
            .B(mem_out_w_adj_1920[28]), .C(read_sel), .Z(real_b[12]));
    defparam mem_out_w_28__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4023_2_lut (.A(out_b[11]), 
            .B(fft_load_c), .Z(img_write_b[11]));
    defparam i4023_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_27__I_0_3_lut (.A(mem_out_w[27]), 
            .B(mem_out_w_adj_1920[27]), .C(read_sel), .Z(real_b[11]));
    defparam mem_out_w_27__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_26__I_0_3_lut (.A(mem_out_w[26]), 
            .B(mem_out_w_adj_1920[26]), .C(read_sel), .Z(real_b[10]));
    defparam mem_out_w_26__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4022_2_lut (.A(out_b[12]), 
            .B(fft_load_c), .Z(img_write_b[12]));
    defparam i4022_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_25__I_0_3_lut (.A(mem_out_w[25]), 
            .B(mem_out_w_adj_1920[25]), .C(read_sel), .Z(real_b[9]));
    defparam mem_out_w_25__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_24__I_0_3_lut (.A(mem_out_w[24]), 
            .B(mem_out_w_adj_1920[24]), .C(read_sel), .Z(real_b[8]));
    defparam mem_out_w_24__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4015_2_lut (.A(out_b[13]), 
            .B(fft_load_c), .Z(img_write_b[13]));
    defparam i4015_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4014_2_lut (.A(out_b[14]), 
            .B(fft_load_c), .Z(img_write_b[14]));
    defparam i4014_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_23__I_0_3_lut (.A(mem_out_w[23]), 
            .B(mem_out_w_adj_1920[23]), .C(read_sel), .Z(real_b[7]));
    defparam mem_out_w_23__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_22__I_0_3_lut (.A(mem_out_w[22]), 
            .B(mem_out_w_adj_1920[22]), .C(read_sel), .Z(real_b[6]));
    defparam mem_out_w_22__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4013_2_lut (.A(out_b[15]), 
            .B(fft_load_c), .Z(img_write_b[15]));
    defparam i4013_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_21__I_0_3_lut (.A(mem_out_w[21]), 
            .B(mem_out_w_adj_1920[21]), .C(read_sel), .Z(real_b[5]));
    defparam mem_out_w_21__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_20__I_0_3_lut (.A(mem_out_w[20]), 
            .B(mem_out_w_adj_1920[20]), .C(read_sel), .Z(real_b[4]));
    defparam mem_out_w_20__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_19__I_0_3_lut (.A(mem_out_w[19]), 
            .B(mem_out_w_adj_1920[19]), .C(read_sel), .Z(real_b[3]));
    defparam mem_out_w_19__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_18__I_0_3_lut (.A(mem_out_w[18]), 
            .B(mem_out_w_adj_1920[18]), .C(read_sel), .Z(real_b[2]));
    defparam mem_out_w_18__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_17__I_0_3_lut (.A(mem_out_w[17]), 
            .B(mem_out_w_adj_1920[17]), .C(read_sel), .Z(real_b[1]));
    defparam mem_out_w_17__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(50[12],50[44])" *) LUT4 mem_out_w_16__I_0_3_lut (.A(mem_out_w[16]), 
            .B(mem_out_w_adj_1920[16]), .C(read_sel), .Z(real_b[0]));
    defparam mem_out_w_16__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_19__I_0_3_lut (.A(r0_out_a[19]), 
            .B(dout[19]), .C(read_sel), .Z(real_a[3]));
    defparam r0_out_a_19__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_18__I_0_3_lut (.A(r0_out_a[18]), 
            .B(dout[18]), .C(read_sel), .Z(real_a[2]));
    defparam r0_out_a_18__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i3671_2_lut (.A(out_b[0]), 
            .B(fft_load_c), .Z(img_write_b[0]));
    defparam i3671_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4039_2_lut (.A(out_b[1]), 
            .B(fft_load_c), .Z(img_write_b[1]));
    defparam i4039_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4034_2_lut (.A(out_b[2]), 
            .B(fft_load_c), .Z(img_write_b[2]));
    defparam i4034_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4033_2_lut (.A(out_b[3]), 
            .B(fft_load_c), .Z(img_write_b[3]));
    defparam i4033_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4032_2_lut (.A(out_b[4]), 
            .B(fft_load_c), .Z(img_write_b[4]));
    defparam i4032_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4031_2_lut (.A(out_b[5]), 
            .B(fft_load_c), .Z(img_write_b[5]));
    defparam i4031_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4030_2_lut (.A(out_b[6]), 
            .B(fft_load_c), .Z(img_write_b[6]));
    defparam i4030_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(36[18],36[46])" *) LUT4 i4029_2_lut (.A(out_b[7]), 
            .B(fft_load_c), .Z(img_write_b[7]));
    defparam i4029_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4060_2_lut (.A(out_a[8]), 
            .B(fft_load_c), .Z(img_write_a[8]));
    defparam i4060_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4058_2_lut (.A(out_a[9]), 
            .B(fft_load_c), .Z(img_write_a[9]));
    defparam i4058_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4057_2_lut (.A(out_a[10]), 
            .B(fft_load_c), .Z(img_write_a[10]));
    defparam i4057_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_21__I_0_3_lut (.A(r0_out_a[21]), 
            .B(dout[21]), .C(read_sel), .Z(real_a[5]));
    defparam r0_out_a_21__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4051_2_lut (.A(out_a[11]), 
            .B(fft_load_c), .Z(img_write_a[11]));
    defparam i4051_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(49[12],49[44])" *) LUT4 r0_out_a_20__I_0_3_lut (.A(r0_out_a[20]), 
            .B(dout[20]), .C(read_sel), .Z(real_a[4]));
    defparam r0_out_a_20__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4050_2_lut (.A(out_a[12]), 
            .B(fft_load_c), .Z(img_write_a[12]));
    defparam i4050_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(35[18],35[46])" *) LUT4 i4049_2_lut (.A(out_a[13]), 
            .B(fft_load_c), .Z(img_write_a[13]));
    defparam i4049_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=84, LSE_RLINE=91, lineinfo="@6(84[7],91[27])" *) ramdq ram1_b (read_sel, 
            fft_enable, \iCE40UP.rd_data_corr_w_0__N_1719 , n1322, mem_out_w_adj_1920[31], 
            mem_out_w_adj_1920[24], clk_c, reset_c, mem_write1, {r1_add_b}, 
            {real_write_b}, mem_out_w_adj_1920[25], mem_out_w_adj_1920[26], 
            mem_out_w_adj_1920[27], mem_out_w_adj_1920[28], mem_out_w_adj_1920[29], 
            mem_out_w_adj_1920[30], mem_out_w_adj_1920[16], mem_out_w_adj_1920[22], 
            mem_out_w_adj_1920[21], mem_out_w_adj_1920[17], mem_out_w_adj_1920[20], 
            mem_out_w_adj_1920[18], mem_out_w_adj_1920[19], mem_out_w_adj_1920[23], 
            mem_out_w_adj_1920[9], mem_out_w_adj_1920[10], mem_out_w_adj_1920[11], 
            mem_out_w_adj_1920[12], mem_out_w_adj_1920[13], mem_out_w_adj_1920[14], 
            {img_write_b}, mem_out_w_adj_1920[15], mem_out_w_adj_1920[8], 
            mem_out_w_adj_1920[1], mem_out_w_adj_1920[2], mem_out_w_adj_1920[3], 
            mem_out_w_adj_1920[4], mem_out_w_adj_1920[5], mem_out_w_adj_1920[6], 
            mem_out_w_adj_1920[7], mem_out_w_adj_1920[0]);
    (* LSE_LINE_FILE_ID=80, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=75, LSE_RLINE=82, lineinfo="@6(75[7],82[27])" *) ramdq_U26 ram1_a (clk_c, 
            reset_c, mem_write1, {r1_add_a}, out_a[31], out_a[30], 
            out_a[29], out_a[28], out_a[27], out_a[26], out_a[25], 
            out_a[24], \iCE40UP.rd_data_corr_w_0__N_1719 , {dout}, read_sel, 
            out_a[23], out_a[22], out_a[21], out_a[20], out_a[19], 
            out_a[18], out_a[17], out_a[16], {img_write_a});
    (* LSE_LINE_FILE_ID=80, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=66, LSE_RLINE=73, lineinfo="@6(66[7],73[27])" *) ramdq_U27 ram0_b (mem_write0, 
            \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, mem_out_w[28], 
            read_sel, mem_out_w[27], mem_out_w[26], mem_out_w[25], clk_c, 
            mem_out_w[29], mem_out_w[30], mem_out_w[31], reset_c, {r0_add_b}, 
            {real_write_b}, mem_out_w[24], mem_out_w[23], mem_out_w[22], 
            mem_out_w[21], mem_out_w[20], mem_out_w[19], mem_out_w[18], 
            mem_out_w[17], mem_out_w[16], mem_out_w[15], mem_out_w[14], 
            mem_out_w[13], mem_out_w[12], mem_out_w[11], mem_out_w[10], 
            mem_out_w[9], {img_write_b}, mem_out_w[8], mem_out_w[1], 
            mem_out_w[2], mem_out_w[3], mem_out_w[4], mem_out_w[5], 
            mem_out_w[6], mem_out_w[7], mem_out_w[0]);
    (* LSE_LINE_FILE_ID=80, ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1", LSE_LCOL=7, LSE_RCOL=27, LSE_LLINE=57, LSE_RLINE=64, lineinfo="@6(57[7],64[27])" *) ramdq_U28 ram0_a ({r0_out_a}, 
            clk_c, reset_c, mem_write0, {r0_add_a}, out_a[31], out_a[30], 
            out_a[29], out_a[28], out_a[27], out_a[26], out_a[25], 
            out_a[24], \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, read_sel, 
            out_a[23], out_a[22], out_a[21], out_a[20], out_a[19], 
            out_a[18], out_a[17], out_a[16], {img_write_a});
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=1, LSE_RCOL=21, LSE_LLINE=120, LSE_RLINE=132, lineinfo="@6(120[1],132[21])" *) butterfly butterfly_inst ({img_a}, 
            {out_b}, {out_a}, {real_a}, fft_load_c, din_c_0, din_c_2, 
            din_c_1, din_c_4, din_c_3, din_c_6, din_c_5, din_c_8, 
            din_c_7, din_c_10, din_c_9, din_c_12, din_c_11, din_c_14, 
            din_c_13, din_c_15, {img_b}, {img_tw}, {real_b}, {real_tw});
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=1, LSE_RCOL=25, LSE_LLINE=102, LSE_RLINE=116, lineinfo="@6(102[1],116[25])" *) addctrl addctrl_inst (clk_c, 
            fft_start_c, fft_enable, n1322, add_bitrev_c_0, fft_load_c, 
            {r0_add_a}, add_bitrev_c_1, add_bitrev_c_2, add_bitrev_c_3, 
            add_bitrev_c_4, add_bitrev_c_5, add_bitrev_c_6, add_bitrev_c_7, 
            add_bitrev_c_8, read_sel, mem_write0, {r1_add_a}, reset_c, 
            {r1_add_b}, {r0_add_b}, {add_tw}, mem_write1);
    
endmodule

//
// Verilog Description of module ramdq
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq (input read_sel, 
            input fft_enable, output \iCE40UP.rd_data_corr_w_0__N_1719 , 
            input n1322, output \mem_out_w[31] , output \mem_out_w[24] , 
            input clk_c, input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input [15:0]real_write_b, output \mem_out_w[25] , output \mem_out_w[26] , 
            output \mem_out_w[27] , output \mem_out_w[28] , output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[16] , output \mem_out_w[22] , 
            output \mem_out_w[21] , output \mem_out_w[17] , output \mem_out_w[20] , 
            output \mem_out_w[18] , output \mem_out_w[19] , output \mem_out_w[23] , 
            output \mem_out_w[9] , output \mem_out_w[10] , output \mem_out_w[11] , 
            output \mem_out_w[12] , output \mem_out_w[13] , output \mem_out_w[14] , 
            input [15:0]img_write_b, output \mem_out_w[15] , output \mem_out_w[8] , 
            output \mem_out_w[1] , output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=173, LSE_RLINE=183, lineinfo="@0(173[99],183[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") lscc_ram_dq_inst (read_sel, 
            fft_enable, \iCE40UP.rd_data_corr_w_0__N_1719 , n1322, \mem_out_w[31] , 
            \mem_out_w[24] , clk_c, reset_c, mem_write1, {r1_add_b}, 
            {real_write_b}, \mem_out_w[25] , \mem_out_w[26] , \mem_out_w[27] , 
            \mem_out_w[28] , \mem_out_w[29] , \mem_out_w[30] , \mem_out_w[16] , 
            \mem_out_w[22] , \mem_out_w[21] , \mem_out_w[17] , \mem_out_w[20] , 
            \mem_out_w[18] , \mem_out_w[19] , \mem_out_w[23] , \mem_out_w[9] , 
            \mem_out_w[10] , \mem_out_w[11] , \mem_out_w[12] , \mem_out_w[13] , 
            \mem_out_w[14] , {img_write_b}, \mem_out_w[15] , \mem_out_w[8] , 
            \mem_out_w[1] , \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , 
            \mem_out_w[5] , \mem_out_w[6] , \mem_out_w[7] , \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") (input read_sel, 
            input fft_enable, output \iCE40UP.rd_data_corr_w_0__N_1719 , 
            input n1322, output \mem_out_w[31] , output \mem_out_w[24] , 
            input clk_c, input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input [15:0]real_write_b, output \mem_out_w[25] , output \mem_out_w[26] , 
            output \mem_out_w[27] , output \mem_out_w[28] , output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[16] , output \mem_out_w[22] , 
            output \mem_out_w[21] , output \mem_out_w[17] , output \mem_out_w[20] , 
            output \mem_out_w[18] , output \mem_out_w[19] , output \mem_out_w[23] , 
            output \mem_out_w[9] , output \mem_out_w[10] , output \mem_out_w[11] , 
            output \mem_out_w[12] , output \mem_out_w[13] , output \mem_out_w[14] , 
            input [15:0]img_write_b, output \mem_out_w[15] , output \mem_out_w[8] , 
            output \mem_out_w[1] , output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=560, LSE_RLINE=570, lineinfo="@0(560[44],570[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") mem_main (read_sel, 
            fft_enable, \iCE40UP.rd_data_corr_w_0__N_1719 , n1322, \mem_out_w[31] , 
            \mem_out_w[24] , clk_c, reset_c, mem_write1, {r1_add_b}, 
            {real_write_b}, \mem_out_w[25] , \mem_out_w[26] , \mem_out_w[27] , 
            \mem_out_w[28] , \mem_out_w[29] , \mem_out_w[30] , \mem_out_w[16] , 
            \mem_out_w[22] , \mem_out_w[21] , \mem_out_w[17] , \mem_out_w[20] , 
            \mem_out_w[18] , \mem_out_w[19] , \mem_out_w[23] , \mem_out_w[9] , 
            \mem_out_w[10] , \mem_out_w[11] , \mem_out_w[12] , \mem_out_w[13] , 
            \mem_out_w[14] , {img_write_b}, \mem_out_w[15] , \mem_out_w[8] , 
            \mem_out_w[1] , \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , 
            \mem_out_w[5] , \mem_out_w[6] , \mem_out_w[7] , \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") (input read_sel, 
            input fft_enable, output \iCE40UP.rd_data_corr_w_0__N_1719 , 
            input n1322, output \mem_out_w[31] , output \mem_out_w[24] , 
            input clk_c, input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input [15:0]real_write_b, output \mem_out_w[25] , output \mem_out_w[26] , 
            output \mem_out_w[27] , output \mem_out_w[28] , output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[16] , output \mem_out_w[22] , 
            output \mem_out_w[21] , output \mem_out_w[17] , output \mem_out_w[20] , 
            output \mem_out_w[18] , output \mem_out_w[19] , output \mem_out_w[23] , 
            output \mem_out_w[9] , output \mem_out_w[10] , output \mem_out_w[11] , 
            output \mem_out_w[12] , output \mem_out_w[13] , output \mem_out_w[14] , 
            input [15:0]img_write_b, output \mem_out_w[15] , output \mem_out_w[8] , 
            output \mem_out_w[1] , output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=972, LSE_RLINE=982, lineinfo="@0(972[44],982[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") inst0 (read_sel, 
            fft_enable, \iCE40UP.rd_data_corr_w_0__N_1719 , n1322, \mem_out_w[31] , 
            \mem_out_w[24] , clk_c, reset_c, mem_write1, {r1_add_b}, 
            {real_write_b}, \mem_out_w[25] , \mem_out_w[26] , \mem_out_w[27] , 
            \mem_out_w[28] , \mem_out_w[29] , \mem_out_w[30] , \mem_out_w[16] , 
            \mem_out_w[22] , \mem_out_w[21] , \mem_out_w[17] , \mem_out_w[20] , 
            \mem_out_w[18] , \mem_out_w[19] , \mem_out_w[23] , \mem_out_w[9] , 
            \mem_out_w[10] , \mem_out_w[11] , \mem_out_w[12] , \mem_out_w[13] , 
            \mem_out_w[14] , {img_write_b}, \mem_out_w[15] , \mem_out_w[8] , 
            \mem_out_w[1] , \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , 
            \mem_out_w[5] , \mem_out_w[6] , \mem_out_w[7] , \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq") (input read_sel, 
            input fft_enable, output \iCE40UP.rd_data_corr_w_0__N_1719 , 
            input n1322, output \mem_out_w[31] , output \mem_out_w[24] , 
            input clk_c, input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input [15:0]real_write_b, output \mem_out_w[25] , output \mem_out_w[26] , 
            output \mem_out_w[27] , output \mem_out_w[28] , output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[16] , output \mem_out_w[22] , 
            output \mem_out_w[21] , output \mem_out_w[17] , output \mem_out_w[20] , 
            output \mem_out_w[18] , output \mem_out_w[19] , output \mem_out_w[23] , 
            output \mem_out_w[9] , output \mem_out_w[10] , output \mem_out_w[11] , 
            output \mem_out_w[12] , output \mem_out_w[13] , output \mem_out_w[14] , 
            input [15:0]img_write_b, output \mem_out_w[15] , output \mem_out_w[8] , 
            output \mem_out_w[1] , output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0100000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[4].no_mem_file.mem0  (read_sel, 
            fft_enable, \iCE40UP.rd_data_corr_w_0__N_1719 );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (n1322, 
            \mem_out_w[31] , read_sel, \mem_out_w[24] , clk_c, reset_c, 
            mem_write1, {r1_add_b}, real_write_b[15], real_write_b[14], 
            real_write_b[13], real_write_b[12], real_write_b[11], real_write_b[10], 
            real_write_b[9], real_write_b[8], \iCE40UP.rd_data_corr_w_0__N_1719 , 
            \mem_out_w[25] , \mem_out_w[26] , \mem_out_w[27] , \mem_out_w[28] , 
            \mem_out_w[29] , \mem_out_w[30] );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (\mem_out_w[16] , 
            clk_c, n1322, \mem_out_w[22] , read_sel, \mem_out_w[21] , 
            reset_c, mem_write1, {r1_add_b}, real_write_b[7], real_write_b[6], 
            real_write_b[5], real_write_b[4], real_write_b[3], real_write_b[2], 
            real_write_b[1], real_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1719 , 
            \mem_out_w[17] , \mem_out_w[20] , \mem_out_w[18] , \mem_out_w[19] , 
            \mem_out_w[23] );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (\mem_out_w[9] , 
            clk_c, \mem_out_w[10] , \mem_out_w[11] , \mem_out_w[12] , 
            \mem_out_w[13] , \mem_out_w[14] , reset_c, mem_write1, {r1_add_b}, 
            img_write_b[15], img_write_b[14], img_write_b[13], img_write_b[12], 
            img_write_b[11], img_write_b[10], img_write_b[9], img_write_b[8], 
            \iCE40UP.rd_data_corr_w_0__N_1719 , \mem_out_w[15] , n1322, 
            read_sel, \mem_out_w[8] );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (\mem_out_w[1] , 
            clk_c, \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , \mem_out_w[5] , 
            \mem_out_w[6] , \mem_out_w[7] , reset_c, mem_write1, {r1_add_b}, 
            img_write_b[7], img_write_b[6], img_write_b[5], img_write_b[4], 
            img_write_b[3], img_write_b[2], img_write_b[1], img_write_b[0], 
            \iCE40UP.rd_data_corr_w_0__N_1719 , \mem_out_w[0] , n1322, 
            read_sel);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0100000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0100000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") (input read_sel, 
            input fft_enable, output \iCE40UP.rd_data_corr_w_0__N_1719 );
    
    
    (* lut_function="(A+!(B))", lineinfo="@0(3078[37],3078[47])" *) LUT4 i10_1_lut_2_lut (.A(read_sel), 
            .B(fft_enable), .Z(\iCE40UP.rd_data_corr_w_0__N_1719 ));
    defparam i10_1_lut_2_lut.INIT = "0xbbbb";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") (input n1322, 
            output \mem_out_w[31] , input read_sel, output \mem_out_w[24] , 
            input clk_c, input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input \real_write_b[15] , input \real_write_b[14] , input \real_write_b[13] , 
            input \real_write_b[12] , input \real_write_b[11] , input \real_write_b[10] , 
            input \real_write_b[9] , input \real_write_b[8] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output \mem_out_w[25] , output \mem_out_w[26] , output \mem_out_w[27] , 
            output \mem_out_w[28] , output \mem_out_w[29] , output \mem_out_w[30] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire n2953, n2949, GND_net, n2965, VCC_net, n2963, n2961, 
        n2959, n2957, n2955;
    
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2263_4_lut (.A(n1322), 
            .B(\mem_out_w[31] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n2953));
    defparam i2263_4_lut.INIT = "0xa088";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_b[8]), .RADDR7(r1_add_b[7]), 
            .RADDR6(r1_add_b[6]), .RADDR5(r1_add_b[5]), .RADDR4(r1_add_b[4]), 
            .RADDR3(r1_add_b[3]), .RADDR2(r1_add_b[2]), .RADDR1(r1_add_b[1]), 
            .RADDR0(r1_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_b[8]), .WADDR7(r1_add_b[7]), .WADDR6(r1_add_b[6]), 
            .WADDR5(r1_add_b[5]), .WADDR4(r1_add_b[4]), .WADDR3(r1_add_b[3]), 
            .WADDR2(r1_add_b[2]), .WADDR1(r1_add_b[1]), .WADDR0(r1_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\real_write_b[15] ), 
            .WDATA13(GND_net), .WDATA12(\real_write_b[14] ), .WDATA11(GND_net), 
            .WDATA10(\real_write_b[13] ), .WDATA9(GND_net), .WDATA8(\real_write_b[12] ), 
            .WDATA7(GND_net), .WDATA6(\real_write_b[11] ), .WDATA5(GND_net), 
            .WDATA4(\real_write_b[10] ), .WDATA3(GND_net), .WDATA2(\real_write_b[9] ), 
            .WDATA1(GND_net), .WDATA0(\real_write_b[8] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2953), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2965), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2963), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2961), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2959), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2957), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2955), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2259_4_lut (.A(n1322), 
            .B(\mem_out_w[24] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2949));
    defparam i2259_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2265_4_lut (.A(n1322), 
            .B(\mem_out_w[30] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n2955));
    defparam i2265_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2267_4_lut (.A(n1322), 
            .B(\mem_out_w[29] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n2957));
    defparam i2267_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2269_4_lut (.A(n1322), 
            .B(\mem_out_w[28] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n2959));
    defparam i2269_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2271_4_lut (.A(n1322), 
            .B(\mem_out_w[27] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n2961));
    defparam i2271_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2273_4_lut (.A(n1322), 
            .B(\mem_out_w[26] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n2963));
    defparam i2273_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2275_4_lut (.A(n1322), 
            .B(\mem_out_w[25] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n2965));
    defparam i2275_4_lut.INIT = "0xa088";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2949), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") (output \mem_out_w[16] , 
            input clk_c, input n1322, output \mem_out_w[22] , input read_sel, 
            output \mem_out_w[21] , input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input \real_write_b[7] , input \real_write_b[6] , input \real_write_b[5] , 
            input \real_write_b[4] , input \real_write_b[3] , input \real_write_b[2] , 
            input \real_write_b[1] , input \real_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output \mem_out_w[17] , output \mem_out_w[20] , output \mem_out_w[18] , 
            output \mem_out_w[19] , output \mem_out_w[23] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2947, n2971, n2973, GND_net, n2981, VCC_net, n2975, 
        n2979, n2977, n2967;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_b[8]), .RADDR7(r1_add_b[7]), 
            .RADDR6(r1_add_b[6]), .RADDR5(r1_add_b[5]), .RADDR4(r1_add_b[4]), 
            .RADDR3(r1_add_b[3]), .RADDR2(r1_add_b[2]), .RADDR1(r1_add_b[1]), 
            .RADDR0(r1_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_b[8]), .WADDR7(r1_add_b[7]), .WADDR6(r1_add_b[6]), 
            .WADDR5(r1_add_b[5]), .WADDR4(r1_add_b[4]), .WADDR3(r1_add_b[3]), 
            .WADDR2(r1_add_b[2]), .WADDR1(r1_add_b[1]), .WADDR0(r1_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\real_write_b[7] ), 
            .WDATA13(GND_net), .WDATA12(\real_write_b[6] ), .WDATA11(GND_net), 
            .WDATA10(\real_write_b[5] ), .WDATA9(GND_net), .WDATA8(\real_write_b[4] ), 
            .WDATA7(GND_net), .WDATA6(\real_write_b[3] ), .WDATA5(GND_net), 
            .WDATA4(\real_write_b[2] ), .WDATA3(GND_net), .WDATA2(\real_write_b[1] ), 
            .WDATA1(GND_net), .WDATA0(\real_write_b[0] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2281_4_lut (.A(n1322), 
            .B(\mem_out_w[22] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n2971));
    defparam i2281_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2283_4_lut (.A(n1322), 
            .B(\mem_out_w[21] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n2973));
    defparam i2283_4_lut.INIT = "0xa088";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2981), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2979), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2285_4_lut (.A(n1322), 
            .B(\mem_out_w[20] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n2975));
    defparam i2285_4_lut.INIT = "0xa088";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2977), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2287_4_lut (.A(n1322), 
            .B(\mem_out_w[19] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n2977));
    defparam i2287_4_lut.INIT = "0xa088";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2975), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2973), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2971), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2967), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2289_4_lut (.A(n1322), 
            .B(\mem_out_w[18] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n2979));
    defparam i2289_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2291_4_lut (.A(n1322), 
            .B(\mem_out_w[17] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n2981));
    defparam i2291_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2257_4_lut (.A(n1322), 
            .B(\mem_out_w[16] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2947));
    defparam i2257_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2277_4_lut (.A(n1322), 
            .B(\mem_out_w[23] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n2967));
    defparam i2277_4_lut.INIT = "0xa088";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2947), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") (output \mem_out_w[9] , 
            input clk_c, output \mem_out_w[10] , output \mem_out_w[11] , 
            output \mem_out_w[12] , output \mem_out_w[13] , output \mem_out_w[14] , 
            input reset_c, input mem_write1, input [8:0]r1_add_b, input \img_write_b[15] , 
            input \img_write_b[14] , input \img_write_b[13] , input \img_write_b[12] , 
            input \img_write_b[11] , input \img_write_b[10] , input \img_write_b[9] , 
            input \img_write_b[8] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output \mem_out_w[15] , input n1322, input read_sel, output \mem_out_w[8] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n2995, VCC_net, n2993, n2991, n2989, n2987, n2985, GND_net, 
        n2983, n2945;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n2993), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n2991), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n2989), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n2987), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2985), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_b[8]), .RADDR7(r1_add_b[7]), 
            .RADDR6(r1_add_b[6]), .RADDR5(r1_add_b[5]), .RADDR4(r1_add_b[4]), 
            .RADDR3(r1_add_b[3]), .RADDR2(r1_add_b[2]), .RADDR1(r1_add_b[1]), 
            .RADDR0(r1_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_b[8]), .WADDR7(r1_add_b[7]), .WADDR6(r1_add_b[6]), 
            .WADDR5(r1_add_b[5]), .WADDR4(r1_add_b[4]), .WADDR3(r1_add_b[3]), 
            .WADDR2(r1_add_b[2]), .WADDR1(r1_add_b[1]), .WADDR0(r1_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_b[15] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_b[14] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_b[13] ), .WDATA9(GND_net), .WDATA8(\img_write_b[12] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_b[11] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_b[10] ), .WDATA3(GND_net), .WDATA2(\img_write_b[9] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_b[8] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2983), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2945), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2293_4_lut (.A(n1322), 
            .B(\mem_out_w[15] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n2983));
    defparam i2293_4_lut.INIT = "0xa088";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2295_4_lut (.A(n1322), 
            .B(\mem_out_w[14] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n2985));
    defparam i2295_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2297_4_lut (.A(n1322), 
            .B(\mem_out_w[13] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n2987));
    defparam i2297_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2299_4_lut (.A(n1322), 
            .B(\mem_out_w[12] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n2989));
    defparam i2299_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2301_4_lut (.A(n1322), 
            .B(\mem_out_w[11] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n2991));
    defparam i2301_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2303_4_lut (.A(n1322), 
            .B(\mem_out_w[10] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n2993));
    defparam i2303_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2305_4_lut (.A(n1322), 
            .B(\mem_out_w[9] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n2995));
    defparam i2305_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2255_4_lut (.A(n1322), 
            .B(\mem_out_w[8] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2945));
    defparam i2255_4_lut.INIT = "0xa088";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n2995), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq") (output \mem_out_w[1] , 
            input clk_c, output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , input reset_c, input mem_write1, input [8:0]r1_add_b, 
            input \img_write_b[7] , input \img_write_b[6] , input \img_write_b[5] , 
            input \img_write_b[4] , input \img_write_b[3] , input \img_write_b[2] , 
            input \img_write_b[1] , input \img_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output \mem_out_w[0] , input n1322, input read_sel);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n3010, VCC_net, n3007, n3005, n3003, n3001, n2999, n2997, 
        GND_net, n2937;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3007), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3005), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3003), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3001), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n2999), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n2997), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_b[8]), .RADDR7(r1_add_b[7]), 
            .RADDR6(r1_add_b[6]), .RADDR5(r1_add_b[5]), .RADDR4(r1_add_b[4]), 
            .RADDR3(r1_add_b[3]), .RADDR2(r1_add_b[2]), .RADDR1(r1_add_b[1]), 
            .RADDR0(r1_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_b[8]), .WADDR7(r1_add_b[7]), .WADDR6(r1_add_b[6]), 
            .WADDR5(r1_add_b[5]), .WADDR4(r1_add_b[4]), .WADDR3(r1_add_b[3]), 
            .WADDR2(r1_add_b[2]), .WADDR1(r1_add_b[1]), .WADDR0(r1_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_b[7] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_b[6] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_b[5] ), .WDATA9(GND_net), .WDATA8(\img_write_b[4] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_b[3] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_b[2] ), .WDATA3(GND_net), .WDATA2(\img_write_b[1] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_b[0] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2937), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2313_4_lut (.A(n1322), 
            .B(\mem_out_w[4] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3003));
    defparam i2313_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2315_4_lut (.A(n1322), 
            .B(\mem_out_w[3] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3005));
    defparam i2315_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2317_4_lut (.A(n1322), 
            .B(\mem_out_w[2] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3007));
    defparam i2317_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2320_4_lut (.A(n1322), 
            .B(\mem_out_w[1] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3010));
    defparam i2320_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2307_4_lut (.A(n1322), 
            .B(\mem_out_w[7] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n2997));
    defparam i2307_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2309_4_lut (.A(n1322), 
            .B(\mem_out_w[6] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n2999));
    defparam i2309_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2247_4_lut (.A(n1322), 
            .B(\mem_out_w[0] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2937));
    defparam i2247_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2311_4_lut (.A(n1322), 
            .B(\mem_out_w[5] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3001));
    defparam i2311_4_lut.INIT = "0xa088";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3010), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module ramdq_U26
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq_U26 (input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output [31:0]dout, input read_sel, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=173, LSE_RLINE=183, lineinfo="@0(173[99],183[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U21 lscc_ram_dq_inst (clk_c, 
            reset_c, mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1719 , {dout}, read_sel, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U21 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U21 (input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output [31:0]dout, input read_sel, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=560, LSE_RLINE=570, lineinfo="@0(560[44],570[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U16 mem_main (clk_c, 
            reset_c, mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1719 , {dout}, read_sel, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U16 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U16 (input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output [31:0]dout, input read_sel, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=972, LSE_RLINE=982, lineinfo="@0(972[44],982[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U13 inst0 (clk_c, 
            reset_c, mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1719 , {dout}, read_sel, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U13 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U13 (input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output [31:0]dout, input read_sel, input \out_a[23] , input \out_a[22] , 
            input \out_a[21] , input \out_a[20] , input \out_a[19] , input \out_a[18] , 
            input \out_a[17] , input \out_a[16] , input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    wire [7:0]\iCE40UP.rd_data_corr_w_adj_1887 ;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U0 \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (clk_c, 
            reset_c, mem_write1, {r1_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , {\iCE40UP.rd_data_corr_w }, \iCE40UP.rd_data_corr_w_0__N_1719 );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U1 \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (dout[31], 
            {\iCE40UP.rd_data_corr_w }, read_sel, dout[30], dout[29], 
            dout[28], dout[27], clk_c, reset_c, mem_write1, {r1_add_a}, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , \iCE40UP.rd_data_corr_w_0__N_1719 , 
            dout[26], dout[25], dout[24], dout[23], dout[22], dout[21], 
            dout[20], dout[19], dout[18], dout[17], dout[16]);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U2 \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (clk_c, 
            reset_c, mem_write1, {r1_add_a}, img_write_a[15], img_write_a[14], 
            img_write_a[13], img_write_a[12], img_write_a[11], img_write_a[10], 
            img_write_a[9], img_write_a[8], {\iCE40UP.rd_data_corr_w_adj_1887 }, 
            \iCE40UP.rd_data_corr_w_0__N_1719 );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U3 \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (dout[12], 
            {\iCE40UP.rd_data_corr_w_adj_1887 }, read_sel, dout[11], dout[10], 
            dout[9], dout[8], dout[7], dout[6], dout[5], dout[4], 
            dout[3], dout[2], dout[1], clk_c, reset_c, mem_write1, 
            {r1_add_a}, img_write_a[7], img_write_a[6], img_write_a[5], 
            img_write_a[4], img_write_a[3], img_write_a[2], img_write_a[1], 
            img_write_a[0], \iCE40UP.rd_data_corr_w_0__N_1719 , dout[13], 
            dout[14], dout[15], dout[0]);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U0 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U0 (input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , output [7:0]\iCE40UP.rd_data_corr_w , 
            input \iCE40UP.rd_data_corr_w_0__N_1719 );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire GND_net;
    
    VLO i1 (.Z(GND_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_a[8]), .RADDR7(r1_add_a[7]), 
            .RADDR6(r1_add_a[6]), .RADDR5(r1_add_a[5]), .RADDR4(r1_add_a[4]), 
            .RADDR3(r1_add_a[3]), .RADDR2(r1_add_a[2]), .RADDR1(r1_add_a[1]), 
            .RADDR0(r1_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_a[8]), .WADDR7(r1_add_a[7]), .WADDR6(r1_add_a[6]), 
            .WADDR5(r1_add_a[5]), .WADDR4(r1_add_a[4]), .WADDR3(r1_add_a[3]), 
            .WADDR2(r1_add_a[2]), .WADDR1(r1_add_a[1]), .WADDR0(r1_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\out_a[31] ), 
            .WDATA13(GND_net), .WDATA12(\out_a[30] ), .WDATA11(GND_net), 
            .WDATA10(\out_a[29] ), .WDATA9(GND_net), .WDATA8(\out_a[28] ), 
            .WDATA7(GND_net), .WDATA6(\out_a[27] ), .WDATA5(GND_net), 
            .WDATA4(\out_a[26] ), .WDATA3(GND_net), .WDATA2(\out_a[25] ), 
            .WDATA1(GND_net), .WDATA0(\out_a[24] ), .RCLKE(reset_c), .RCLK(clk_c), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), .WCLK(clk_c), 
            .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w [7]), .RDATA12(\iCE40UP.rd_data_corr_w [6]), 
            .RDATA10(\iCE40UP.rd_data_corr_w [5]), .RDATA8(\iCE40UP.rd_data_corr_w [4]), 
            .RDATA6(\iCE40UP.rd_data_corr_w [3]), .RDATA4(\iCE40UP.rd_data_corr_w [2]), 
            .RDATA2(\iCE40UP.rd_data_corr_w [1]), .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U1 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U1 (output \dout[31] , 
            input [7:0]\iCE40UP.rd_data_corr_w , input read_sel, output \dout[30] , 
            output \dout[29] , output \dout[28] , output \dout[27] , input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \out_a[23] , 
            input \out_a[22] , input \out_a[21] , input \out_a[20] , input \out_a[19] , 
            input \out_a[18] , input \out_a[17] , input \out_a[16] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output \dout[26] , output \dout[25] , output \dout[24] , output \dout[23] , 
            output \dout[22] , output \dout[21] , output \dout[20] , output \dout[19] , 
            output \dout[18] , output \dout[17] , output \dout[16] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w_adj_1878 ;
    
    wire n3152, n3153, n3154, n3155, n3156, GND_net, n3157, n3158, 
        n3159, n3160, n3161, n3162, n3163, n3164, n3165, n3166, 
        n2904, VCC_net;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2462_3_lut (.A(\dout[31] ), 
            .B(\iCE40UP.rd_data_corr_w [7]), .C(read_sel), .Z(n3152));
    defparam i2462_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2463_3_lut (.A(\dout[30] ), 
            .B(\iCE40UP.rd_data_corr_w [6]), .C(read_sel), .Z(n3153));
    defparam i2463_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2464_3_lut (.A(\dout[29] ), 
            .B(\iCE40UP.rd_data_corr_w [5]), .C(read_sel), .Z(n3154));
    defparam i2464_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2465_3_lut (.A(\dout[28] ), 
            .B(\iCE40UP.rd_data_corr_w [4]), .C(read_sel), .Z(n3155));
    defparam i2465_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2466_3_lut (.A(\dout[27] ), 
            .B(\iCE40UP.rd_data_corr_w [3]), .C(read_sel), .Z(n3156));
    defparam i2466_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i2  (.D(n3166), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[17] ));
    defparam \iCE40UP.rd_data_buffer_r___i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2467_3_lut (.A(\dout[26] ), 
            .B(\iCE40UP.rd_data_corr_w [2]), .C(read_sel), .Z(n3157));
    defparam i2467_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2468_3_lut (.A(\dout[25] ), 
            .B(\iCE40UP.rd_data_corr_w [1]), .C(read_sel), .Z(n3158));
    defparam i2468_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2469_3_lut (.A(\dout[24] ), 
            .B(\iCE40UP.rd_data_corr_w [0]), .C(read_sel), .Z(n3159));
    defparam i2469_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2470_3_lut (.A(\dout[23] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [7]), .C(read_sel), .Z(n3160));
    defparam i2470_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2471_3_lut (.A(\dout[22] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [6]), .C(read_sel), .Z(n3161));
    defparam i2471_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2472_3_lut (.A(\dout[21] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [5]), .C(read_sel), .Z(n3162));
    defparam i2472_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2473_3_lut (.A(\dout[20] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [4]), .C(read_sel), .Z(n3163));
    defparam i2473_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2474_3_lut (.A(\dout[19] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [3]), .C(read_sel), .Z(n3164));
    defparam i2474_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2475_3_lut (.A(\dout[18] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [2]), .C(read_sel), .Z(n3165));
    defparam i2475_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2476_3_lut (.A(\dout[17] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [1]), .C(read_sel), .Z(n3166));
    defparam i2476_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i3  (.D(n3165), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[18] ));
    defparam \iCE40UP.rd_data_buffer_r___i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i4  (.D(n3164), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[19] ));
    defparam \iCE40UP.rd_data_buffer_r___i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i4 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i5  (.D(n3163), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[20] ));
    defparam \iCE40UP.rd_data_buffer_r___i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i5 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i6  (.D(n3162), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[21] ));
    defparam \iCE40UP.rd_data_buffer_r___i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i6 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i7  (.D(n3161), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[22] ));
    defparam \iCE40UP.rd_data_buffer_r___i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i7 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i8  (.D(n3160), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[23] ));
    defparam \iCE40UP.rd_data_buffer_r___i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i8 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i9  (.D(n3159), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[24] ));
    defparam \iCE40UP.rd_data_buffer_r___i9 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i9 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i10  (.D(n3158), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[25] ));
    defparam \iCE40UP.rd_data_buffer_r___i10 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i11  (.D(n3157), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[26] ));
    defparam \iCE40UP.rd_data_buffer_r___i11 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i11 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i12  (.D(n3156), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[27] ));
    defparam \iCE40UP.rd_data_buffer_r___i12 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i12 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i13  (.D(n3155), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[28] ));
    defparam \iCE40UP.rd_data_buffer_r___i13 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i13 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i14  (.D(n3154), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[29] ));
    defparam \iCE40UP.rd_data_buffer_r___i14 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i14 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i15  (.D(n3153), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[30] ));
    defparam \iCE40UP.rd_data_buffer_r___i15 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i15 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i16  (.D(n3152), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[31] ));
    defparam \iCE40UP.rd_data_buffer_r___i16 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i16 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i1  (.D(n2904), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[16] ));
    defparam \iCE40UP.rd_data_buffer_r___i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i1 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2214_3_lut (.A(\dout[16] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1878 [0]), .C(read_sel), .Z(n2904));
    defparam i2214_3_lut.INIT = "0xcaca";
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_a[8]), .RADDR7(r1_add_a[7]), 
            .RADDR6(r1_add_a[6]), .RADDR5(r1_add_a[5]), .RADDR4(r1_add_a[4]), 
            .RADDR3(r1_add_a[3]), .RADDR2(r1_add_a[2]), .RADDR1(r1_add_a[1]), 
            .RADDR0(r1_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_a[8]), .WADDR7(r1_add_a[7]), .WADDR6(r1_add_a[6]), 
            .WADDR5(r1_add_a[5]), .WADDR4(r1_add_a[4]), .WADDR3(r1_add_a[3]), 
            .WADDR2(r1_add_a[2]), .WADDR1(r1_add_a[1]), .WADDR0(r1_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\out_a[23] ), 
            .WDATA13(GND_net), .WDATA12(\out_a[22] ), .WDATA11(GND_net), 
            .WDATA10(\out_a[21] ), .WDATA9(GND_net), .WDATA8(\out_a[20] ), 
            .WDATA7(GND_net), .WDATA6(\out_a[19] ), .WDATA5(GND_net), 
            .WDATA4(\out_a[18] ), .WDATA3(GND_net), .WDATA2(\out_a[17] ), 
            .WDATA1(GND_net), .WDATA0(\out_a[16] ), .RCLKE(reset_c), .RCLK(clk_c), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), .WCLK(clk_c), 
            .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w_adj_1878 [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w_adj_1878 [6]), .RDATA10(\iCE40UP.rd_data_corr_w_adj_1878 [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w_adj_1878 [4]), .RDATA6(\iCE40UP.rd_data_corr_w_adj_1878 [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w_adj_1878 [2]), .RDATA2(\iCE40UP.rd_data_corr_w_adj_1878 [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w_adj_1878 [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U2 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U2 (input clk_c, 
            input reset_c, input mem_write1, input [8:0]r1_add_a, input \img_write_a[15] , 
            input \img_write_a[14] , input \img_write_a[13] , input \img_write_a[12] , 
            input \img_write_a[11] , input \img_write_a[10] , input \img_write_a[9] , 
            input \img_write_a[8] , output [7:0]\iCE40UP.rd_data_corr_w , 
            input \iCE40UP.rd_data_corr_w_0__N_1719 );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire GND_net;
    
    VLO i1 (.Z(GND_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_a[8]), .RADDR7(r1_add_a[7]), 
            .RADDR6(r1_add_a[6]), .RADDR5(r1_add_a[5]), .RADDR4(r1_add_a[4]), 
            .RADDR3(r1_add_a[3]), .RADDR2(r1_add_a[2]), .RADDR1(r1_add_a[1]), 
            .RADDR0(r1_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_a[8]), .WADDR7(r1_add_a[7]), .WADDR6(r1_add_a[6]), 
            .WADDR5(r1_add_a[5]), .WADDR4(r1_add_a[4]), .WADDR3(r1_add_a[3]), 
            .WADDR2(r1_add_a[2]), .WADDR1(r1_add_a[1]), .WADDR0(r1_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_a[15] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_a[14] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_a[13] ), .WDATA9(GND_net), .WDATA8(\img_write_a[12] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_a[11] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_a[10] ), .WDATA3(GND_net), .WDATA2(\img_write_a[9] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_a[8] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U3 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U3 (output \dout[12] , 
            input [7:0]\iCE40UP.rd_data_corr_w , input read_sel, output \dout[11] , 
            output \dout[10] , output \dout[9] , output \dout[8] , output \dout[7] , 
            output \dout[6] , output \dout[5] , output \dout[4] , output \dout[3] , 
            output \dout[2] , output \dout[1] , input clk_c, input reset_c, 
            input mem_write1, input [8:0]r1_add_a, input \img_write_a[7] , 
            input \img_write_a[6] , input \img_write_a[5] , input \img_write_a[4] , 
            input \img_write_a[3] , input \img_write_a[2] , input \img_write_a[1] , 
            input \img_write_a[0] , input \iCE40UP.rd_data_corr_w_0__N_1719 , 
            output \dout[13] , output \dout[14] , output \dout[15] , output \dout[0] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w_adj_1869 ;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire n3139, n3140, n3141, n3142, n3143, n3144, n3145, n3146, 
        n3147, n3148, n3150, n3151, GND_net, n3138, n3137, n3136, 
        n2905, VCC_net;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2449_3_lut (.A(\dout[12] ), 
            .B(\iCE40UP.rd_data_corr_w [4]), .C(read_sel), .Z(n3139));
    defparam i2449_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2450_3_lut (.A(\dout[11] ), 
            .B(\iCE40UP.rd_data_corr_w [3]), .C(read_sel), .Z(n3140));
    defparam i2450_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2451_3_lut (.A(\dout[10] ), 
            .B(\iCE40UP.rd_data_corr_w [2]), .C(read_sel), .Z(n3141));
    defparam i2451_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2452_3_lut (.A(\dout[9] ), 
            .B(\iCE40UP.rd_data_corr_w [1]), .C(read_sel), .Z(n3142));
    defparam i2452_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2453_3_lut (.A(\dout[8] ), 
            .B(\iCE40UP.rd_data_corr_w [0]), .C(read_sel), .Z(n3143));
    defparam i2453_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2454_3_lut (.A(\dout[7] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [7]), .C(read_sel), .Z(n3144));
    defparam i2454_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2455_3_lut (.A(\dout[6] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [6]), .C(read_sel), .Z(n3145));
    defparam i2455_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2456_3_lut (.A(\dout[5] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [5]), .C(read_sel), .Z(n3146));
    defparam i2456_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2457_3_lut (.A(\dout[4] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [4]), .C(read_sel), .Z(n3147));
    defparam i2457_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2458_3_lut (.A(\dout[3] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [3]), .C(read_sel), .Z(n3148));
    defparam i2458_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2460_3_lut (.A(\dout[2] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [2]), .C(read_sel), .Z(n3150));
    defparam i2460_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2461_3_lut (.A(\dout[1] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [1]), .C(read_sel), .Z(n3151));
    defparam i2461_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i2  (.D(n3151), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[1] ));
    defparam \iCE40UP.rd_data_buffer_r___i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i2 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i3  (.D(n3150), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[2] ));
    defparam \iCE40UP.rd_data_buffer_r___i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i3 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i4  (.D(n3148), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[3] ));
    defparam \iCE40UP.rd_data_buffer_r___i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i4 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i5  (.D(n3147), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[4] ));
    defparam \iCE40UP.rd_data_buffer_r___i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i5 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i6  (.D(n3146), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[5] ));
    defparam \iCE40UP.rd_data_buffer_r___i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i6 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i7  (.D(n3145), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[6] ));
    defparam \iCE40UP.rd_data_buffer_r___i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i7 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i8  (.D(n3144), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[7] ));
    defparam \iCE40UP.rd_data_buffer_r___i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i8 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i9  (.D(n3143), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[8] ));
    defparam \iCE40UP.rd_data_buffer_r___i9 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i9 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i10  (.D(n3142), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[9] ));
    defparam \iCE40UP.rd_data_buffer_r___i10 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i10 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i11  (.D(n3141), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[10] ));
    defparam \iCE40UP.rd_data_buffer_r___i11 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i11 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i12  (.D(n3140), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[11] ));
    defparam \iCE40UP.rd_data_buffer_r___i12 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i12 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i13  (.D(n3139), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[12] ));
    defparam \iCE40UP.rd_data_buffer_r___i13 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i13 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i14  (.D(n3138), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[13] ));
    defparam \iCE40UP.rd_data_buffer_r___i14 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i14 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i15  (.D(n3137), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[14] ));
    defparam \iCE40UP.rd_data_buffer_r___i15 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i15 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i16  (.D(n3136), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[15] ));
    defparam \iCE40UP.rd_data_buffer_r___i16 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i16 .SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r___i1  (.D(n2905), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\dout[0] ));
    defparam \iCE40UP.rd_data_buffer_r___i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r___i1 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2215_3_lut (.A(\dout[0] ), 
            .B(\iCE40UP.rd_data_corr_w_adj_1869 [0]), .C(read_sel), .Z(n2905));
    defparam i2215_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2446_3_lut (.A(\dout[15] ), 
            .B(\iCE40UP.rd_data_corr_w [7]), .C(read_sel), .Z(n3136));
    defparam i2446_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2447_3_lut (.A(\dout[14] ), 
            .B(\iCE40UP.rd_data_corr_w [6]), .C(read_sel), .Z(n3137));
    defparam i2447_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2448_3_lut (.A(\dout[13] ), 
            .B(\iCE40UP.rd_data_corr_w [5]), .C(read_sel), .Z(n3138));
    defparam i2448_3_lut.INIT = "0xcaca";
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r1_add_a[8]), .RADDR7(r1_add_a[7]), 
            .RADDR6(r1_add_a[6]), .RADDR5(r1_add_a[5]), .RADDR4(r1_add_a[4]), 
            .RADDR3(r1_add_a[3]), .RADDR2(r1_add_a[2]), .RADDR1(r1_add_a[1]), 
            .RADDR0(r1_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r1_add_a[8]), .WADDR7(r1_add_a[7]), .WADDR6(r1_add_a[6]), 
            .WADDR5(r1_add_a[5]), .WADDR4(r1_add_a[4]), .WADDR3(r1_add_a[3]), 
            .WADDR2(r1_add_a[2]), .WADDR1(r1_add_a[1]), .WADDR0(r1_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_a[7] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_a[6] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_a[5] ), .WDATA9(GND_net), .WDATA8(\img_write_a[4] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_a[3] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_a[2] ), .WDATA3(GND_net), .WDATA2(\img_write_a[1] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_a[0] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1719 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write1), .RDATA14(\iCE40UP.rd_data_corr_w_adj_1869 [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w_adj_1869 [6]), .RDATA10(\iCE40UP.rd_data_corr_w_adj_1869 [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w_adj_1869 [4]), .RDATA6(\iCE40UP.rd_data_corr_w_adj_1869 [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w_adj_1869 [2]), .RDATA2(\iCE40UP.rd_data_corr_w_adj_1869 [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w_adj_1869 [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module ramdq_U27
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq_U27 (input mem_write0, 
            output \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, output \mem_out_w[28] , 
            input read_sel, output \mem_out_w[27] , output \mem_out_w[26] , 
            output \mem_out_w[25] , input clk_c, output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[31] , input reset_c, 
            input [8:0]r0_add_b, input [15:0]real_write_b, output \mem_out_w[24] , 
            output \mem_out_w[23] , output \mem_out_w[22] , output \mem_out_w[21] , 
            output \mem_out_w[20] , output \mem_out_w[19] , output \mem_out_w[18] , 
            output \mem_out_w[17] , output \mem_out_w[16] , output \mem_out_w[15] , 
            output \mem_out_w[14] , output \mem_out_w[13] , output \mem_out_w[12] , 
            output \mem_out_w[11] , output \mem_out_w[10] , output \mem_out_w[9] , 
            input [15:0]img_write_b, output \mem_out_w[8] , output \mem_out_w[1] , 
            output \mem_out_w[2] , output \mem_out_w[3] , output \mem_out_w[4] , 
            output \mem_out_w[5] , output \mem_out_w[6] , output \mem_out_w[7] , 
            output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=173, LSE_RLINE=183, lineinfo="@0(173[99],183[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U22 lscc_ram_dq_inst (mem_write0, 
            \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, \mem_out_w[28] , 
            read_sel, \mem_out_w[27] , \mem_out_w[26] , \mem_out_w[25] , 
            clk_c, \mem_out_w[29] , \mem_out_w[30] , \mem_out_w[31] , 
            reset_c, {r0_add_b}, {real_write_b}, \mem_out_w[24] , \mem_out_w[23] , 
            \mem_out_w[22] , \mem_out_w[21] , \mem_out_w[20] , \mem_out_w[19] , 
            \mem_out_w[18] , \mem_out_w[17] , \mem_out_w[16] , \mem_out_w[15] , 
            \mem_out_w[14] , \mem_out_w[13] , \mem_out_w[12] , \mem_out_w[11] , 
            \mem_out_w[10] , \mem_out_w[9] , {img_write_b}, \mem_out_w[8] , 
            \mem_out_w[1] , \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , 
            \mem_out_w[5] , \mem_out_w[6] , \mem_out_w[7] , \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U22 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U22 (input mem_write0, 
            output \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, output \mem_out_w[28] , 
            input read_sel, output \mem_out_w[27] , output \mem_out_w[26] , 
            output \mem_out_w[25] , input clk_c, output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[31] , input reset_c, 
            input [8:0]r0_add_b, input [15:0]real_write_b, output \mem_out_w[24] , 
            output \mem_out_w[23] , output \mem_out_w[22] , output \mem_out_w[21] , 
            output \mem_out_w[20] , output \mem_out_w[19] , output \mem_out_w[18] , 
            output \mem_out_w[17] , output \mem_out_w[16] , output \mem_out_w[15] , 
            output \mem_out_w[14] , output \mem_out_w[13] , output \mem_out_w[12] , 
            output \mem_out_w[11] , output \mem_out_w[10] , output \mem_out_w[9] , 
            input [15:0]img_write_b, output \mem_out_w[8] , output \mem_out_w[1] , 
            output \mem_out_w[2] , output \mem_out_w[3] , output \mem_out_w[4] , 
            output \mem_out_w[5] , output \mem_out_w[6] , output \mem_out_w[7] , 
            output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=560, LSE_RLINE=570, lineinfo="@0(560[44],570[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U17 mem_main (mem_write0, 
            \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, \mem_out_w[28] , 
            read_sel, \mem_out_w[27] , \mem_out_w[26] , \mem_out_w[25] , 
            clk_c, \mem_out_w[29] , \mem_out_w[30] , \mem_out_w[31] , 
            reset_c, {r0_add_b}, {real_write_b}, \mem_out_w[24] , \mem_out_w[23] , 
            \mem_out_w[22] , \mem_out_w[21] , \mem_out_w[20] , \mem_out_w[19] , 
            \mem_out_w[18] , \mem_out_w[17] , \mem_out_w[16] , \mem_out_w[15] , 
            \mem_out_w[14] , \mem_out_w[13] , \mem_out_w[12] , \mem_out_w[11] , 
            \mem_out_w[10] , \mem_out_w[9] , {img_write_b}, \mem_out_w[8] , 
            \mem_out_w[1] , \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , 
            \mem_out_w[5] , \mem_out_w[6] , \mem_out_w[7] , \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U17 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U17 (input mem_write0, 
            output \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, output \mem_out_w[28] , 
            input read_sel, output \mem_out_w[27] , output \mem_out_w[26] , 
            output \mem_out_w[25] , input clk_c, output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[31] , input reset_c, 
            input [8:0]r0_add_b, input [15:0]real_write_b, output \mem_out_w[24] , 
            output \mem_out_w[23] , output \mem_out_w[22] , output \mem_out_w[21] , 
            output \mem_out_w[20] , output \mem_out_w[19] , output \mem_out_w[18] , 
            output \mem_out_w[17] , output \mem_out_w[16] , output \mem_out_w[15] , 
            output \mem_out_w[14] , output \mem_out_w[13] , output \mem_out_w[12] , 
            output \mem_out_w[11] , output \mem_out_w[10] , output \mem_out_w[9] , 
            input [15:0]img_write_b, output \mem_out_w[8] , output \mem_out_w[1] , 
            output \mem_out_w[2] , output \mem_out_w[3] , output \mem_out_w[4] , 
            output \mem_out_w[5] , output \mem_out_w[6] , output \mem_out_w[7] , 
            output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=972, LSE_RLINE=982, lineinfo="@0(972[44],982[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U14 inst0 (mem_write0, 
            \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, \mem_out_w[28] , 
            read_sel, \mem_out_w[27] , \mem_out_w[26] , \mem_out_w[25] , 
            clk_c, \mem_out_w[29] , \mem_out_w[30] , \mem_out_w[31] , 
            reset_c, {r0_add_b}, {real_write_b}, \mem_out_w[24] , \mem_out_w[23] , 
            \mem_out_w[22] , \mem_out_w[21] , \mem_out_w[20] , \mem_out_w[19] , 
            \mem_out_w[18] , \mem_out_w[17] , \mem_out_w[16] , \mem_out_w[15] , 
            \mem_out_w[14] , \mem_out_w[13] , \mem_out_w[12] , \mem_out_w[11] , 
            \mem_out_w[10] , \mem_out_w[9] , {img_write_b}, \mem_out_w[8] , 
            \mem_out_w[1] , \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , 
            \mem_out_w[5] , \mem_out_w[6] , \mem_out_w[7] , \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U14 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U14 (input mem_write0, 
            output \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, output \mem_out_w[28] , 
            input read_sel, output \mem_out_w[27] , output \mem_out_w[26] , 
            output \mem_out_w[25] , input clk_c, output \mem_out_w[29] , 
            output \mem_out_w[30] , output \mem_out_w[31] , input reset_c, 
            input [8:0]r0_add_b, input [15:0]real_write_b, output \mem_out_w[24] , 
            output \mem_out_w[23] , output \mem_out_w[22] , output \mem_out_w[21] , 
            output \mem_out_w[20] , output \mem_out_w[19] , output \mem_out_w[18] , 
            output \mem_out_w[17] , output \mem_out_w[16] , output \mem_out_w[15] , 
            output \mem_out_w[14] , output \mem_out_w[13] , output \mem_out_w[12] , 
            output \mem_out_w[11] , output \mem_out_w[10] , output \mem_out_w[9] , 
            input [15:0]img_write_b, output \mem_out_w[8] , output \mem_out_w[1] , 
            output \mem_out_w[2] , output \mem_out_w[3] , output \mem_out_w[4] , 
            output \mem_out_w[5] , output \mem_out_w[6] , output \mem_out_w[7] , 
            output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0100000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U4 \PRIM_MODE.xADDR[0].xDATA[4].no_mem_file.mem0  (mem_write0, 
            \iCE40UP.rd_data_corr_w_0__N_1655 );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U5 \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (n1322, 
            \mem_out_w[28] , read_sel, \mem_out_w[27] , \mem_out_w[26] , 
            \mem_out_w[25] , clk_c, \mem_out_w[29] , \mem_out_w[30] , 
            \mem_out_w[31] , reset_c, mem_write0, {r0_add_b}, real_write_b[15], 
            real_write_b[14], real_write_b[13], real_write_b[12], real_write_b[11], 
            real_write_b[10], real_write_b[9], real_write_b[8], \iCE40UP.rd_data_corr_w_0__N_1655 , 
            \mem_out_w[24] );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U6 \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (n1322, 
            \mem_out_w[23] , read_sel, \mem_out_w[22] , \mem_out_w[21] , 
            \mem_out_w[20] , \mem_out_w[19] , \mem_out_w[18] , \mem_out_w[17] , 
            clk_c, reset_c, mem_write0, {r0_add_b}, real_write_b[7], 
            real_write_b[6], real_write_b[5], real_write_b[4], real_write_b[3], 
            real_write_b[2], real_write_b[1], real_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1655 , 
            \mem_out_w[16] );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U7 \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (n1322, 
            \mem_out_w[15] , read_sel, \mem_out_w[14] , \mem_out_w[13] , 
            \mem_out_w[12] , \mem_out_w[11] , \mem_out_w[10] , \mem_out_w[9] , 
            clk_c, reset_c, mem_write0, {r0_add_b}, img_write_b[15], 
            img_write_b[14], img_write_b[13], img_write_b[12], img_write_b[11], 
            img_write_b[10], img_write_b[9], img_write_b[8], \iCE40UP.rd_data_corr_w_0__N_1655 , 
            \mem_out_w[8] );
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U8 \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (\mem_out_w[1] , 
            clk_c, \mem_out_w[2] , \mem_out_w[3] , \mem_out_w[4] , \mem_out_w[5] , 
            \mem_out_w[6] , \mem_out_w[7] , n1322, read_sel, reset_c, 
            mem_write0, {r0_add_b}, img_write_b[7], img_write_b[6], 
            img_write_b[5], img_write_b[4], img_write_b[3], img_write_b[2], 
            img_write_b[1], img_write_b[0], \iCE40UP.rd_data_corr_w_0__N_1655 , 
            \mem_out_w[0] );
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0100000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U4 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0100000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U4 (input mem_write0, 
            output \iCE40UP.rd_data_corr_w_0__N_1655 );
    
    
    (* lut_function="(!(A))", lineinfo="@0(3078[37],3078[47])" *) LUT4 i10_1_lut (.A(mem_write0), 
            .Z(\iCE40UP.rd_data_corr_w_0__N_1655 ));
    defparam i10_1_lut.INIT = "0x5555";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U5 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U5 (input n1322, 
            output \mem_out_w[28] , input read_sel, output \mem_out_w[27] , 
            output \mem_out_w[26] , output \mem_out_w[25] , input clk_c, 
            output \mem_out_w[29] , output \mem_out_w[30] , output \mem_out_w[31] , 
            input reset_c, input mem_write0, input [8:0]r0_add_b, input \real_write_b[15] , 
            input \real_write_b[14] , input \real_write_b[13] , input \real_write_b[12] , 
            input \real_write_b[11] , input \real_write_b[10] , input \real_write_b[9] , 
            input \real_write_b[8] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \mem_out_w[24] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire n3019, n3021, n3023, n3025, VCC_net, n3017, n3015, n3012, 
        GND_net, n2933;
    
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2329_4_lut (.A(n1322), 
            .B(\mem_out_w[28] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3019));
    defparam i2329_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2331_4_lut (.A(n1322), 
            .B(\mem_out_w[27] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3021));
    defparam i2331_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2333_4_lut (.A(n1322), 
            .B(\mem_out_w[26] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3023));
    defparam i2333_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2335_4_lut (.A(n1322), 
            .B(\mem_out_w[25] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3025));
    defparam i2335_4_lut.INIT = "0x88a0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3023), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3021), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3019), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3017), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3015), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3012), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_b[8]), .RADDR7(r0_add_b[7]), 
            .RADDR6(r0_add_b[6]), .RADDR5(r0_add_b[5]), .RADDR4(r0_add_b[4]), 
            .RADDR3(r0_add_b[3]), .RADDR2(r0_add_b[2]), .RADDR1(r0_add_b[1]), 
            .RADDR0(r0_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_b[8]), .WADDR7(r0_add_b[7]), .WADDR6(r0_add_b[6]), 
            .WADDR5(r0_add_b[5]), .WADDR4(r0_add_b[4]), .WADDR3(r0_add_b[3]), 
            .WADDR2(r0_add_b[2]), .WADDR1(r0_add_b[1]), .WADDR0(r0_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\real_write_b[15] ), 
            .WDATA13(GND_net), .WDATA12(\real_write_b[14] ), .WDATA11(GND_net), 
            .WDATA10(\real_write_b[13] ), .WDATA9(GND_net), .WDATA8(\real_write_b[12] ), 
            .WDATA7(GND_net), .WDATA6(\real_write_b[11] ), .WDATA5(GND_net), 
            .WDATA4(\real_write_b[10] ), .WDATA3(GND_net), .WDATA2(\real_write_b[9] ), 
            .WDATA1(GND_net), .WDATA0(\real_write_b[8] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2933), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2243_4_lut (.A(n1322), 
            .B(\mem_out_w[24] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2933));
    defparam i2243_4_lut.INIT = "0x88a0";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2322_4_lut (.A(n1322), 
            .B(\mem_out_w[31] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3012));
    defparam i2322_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2325_4_lut (.A(n1322), 
            .B(\mem_out_w[30] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3015));
    defparam i2325_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2327_4_lut (.A(n1322), 
            .B(\mem_out_w[29] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3017));
    defparam i2327_4_lut.INIT = "0x88a0";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3025), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U6 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U6 (input n1322, 
            output \mem_out_w[23] , input read_sel, output \mem_out_w[22] , 
            output \mem_out_w[21] , output \mem_out_w[20] , output \mem_out_w[19] , 
            output \mem_out_w[18] , output \mem_out_w[17] , input clk_c, 
            input reset_c, input mem_write0, input [8:0]r0_add_b, input \real_write_b[7] , 
            input \real_write_b[6] , input \real_write_b[5] , input \real_write_b[4] , 
            input \real_write_b[3] , input \real_write_b[2] , input \real_write_b[1] , 
            input \real_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \mem_out_w[16] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire n3027, n3029, n3031, n3033, n3035, n3037, n3039, VCC_net, 
        GND_net, n2929;
    
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2337_4_lut (.A(n1322), 
            .B(\mem_out_w[23] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3027));
    defparam i2337_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2339_4_lut (.A(n1322), 
            .B(\mem_out_w[22] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3029));
    defparam i2339_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2341_4_lut (.A(n1322), 
            .B(\mem_out_w[21] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3031));
    defparam i2341_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2343_4_lut (.A(n1322), 
            .B(\mem_out_w[20] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3033));
    defparam i2343_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2345_4_lut (.A(n1322), 
            .B(\mem_out_w[19] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3035));
    defparam i2345_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2347_4_lut (.A(n1322), 
            .B(\mem_out_w[18] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3037));
    defparam i2347_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2349_4_lut (.A(n1322), 
            .B(\mem_out_w[17] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3039));
    defparam i2349_4_lut.INIT = "0x88a0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3037), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3035), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3033), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3031), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3029), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3027), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_b[8]), .RADDR7(r0_add_b[7]), 
            .RADDR6(r0_add_b[6]), .RADDR5(r0_add_b[5]), .RADDR4(r0_add_b[4]), 
            .RADDR3(r0_add_b[3]), .RADDR2(r0_add_b[2]), .RADDR1(r0_add_b[1]), 
            .RADDR0(r0_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_b[8]), .WADDR7(r0_add_b[7]), .WADDR6(r0_add_b[6]), 
            .WADDR5(r0_add_b[5]), .WADDR4(r0_add_b[4]), .WADDR3(r0_add_b[3]), 
            .WADDR2(r0_add_b[2]), .WADDR1(r0_add_b[1]), .WADDR0(r0_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\real_write_b[7] ), 
            .WDATA13(GND_net), .WDATA12(\real_write_b[6] ), .WDATA11(GND_net), 
            .WDATA10(\real_write_b[5] ), .WDATA9(GND_net), .WDATA8(\real_write_b[4] ), 
            .WDATA7(GND_net), .WDATA6(\real_write_b[3] ), .WDATA5(GND_net), 
            .WDATA4(\real_write_b[2] ), .WDATA3(GND_net), .WDATA2(\real_write_b[1] ), 
            .WDATA1(GND_net), .WDATA0(\real_write_b[0] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2929), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2239_4_lut (.A(n1322), 
            .B(\mem_out_w[16] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2929));
    defparam i2239_4_lut.INIT = "0x88a0";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3039), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U7 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U7 (input n1322, 
            output \mem_out_w[15] , input read_sel, output \mem_out_w[14] , 
            output \mem_out_w[13] , output \mem_out_w[12] , output \mem_out_w[11] , 
            output \mem_out_w[10] , output \mem_out_w[9] , input clk_c, 
            input reset_c, input mem_write0, input [8:0]r0_add_b, input \img_write_b[15] , 
            input \img_write_b[14] , input \img_write_b[13] , input \img_write_b[12] , 
            input \img_write_b[11] , input \img_write_b[10] , input \img_write_b[9] , 
            input \img_write_b[8] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \mem_out_w[8] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire n3041, n3043, n3045, n3047, n3049, n3051, n3053, VCC_net, 
        GND_net, n2925;
    
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2351_4_lut (.A(n1322), 
            .B(\mem_out_w[15] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3041));
    defparam i2351_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2353_4_lut (.A(n1322), 
            .B(\mem_out_w[14] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3043));
    defparam i2353_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2355_4_lut (.A(n1322), 
            .B(\mem_out_w[13] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3045));
    defparam i2355_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2357_4_lut (.A(n1322), 
            .B(\mem_out_w[12] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3047));
    defparam i2357_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2359_4_lut (.A(n1322), 
            .B(\mem_out_w[11] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3049));
    defparam i2359_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2361_4_lut (.A(n1322), 
            .B(\mem_out_w[10] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3051));
    defparam i2361_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2363_4_lut (.A(n1322), 
            .B(\mem_out_w[9] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3053));
    defparam i2363_4_lut.INIT = "0x88a0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3051), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3049), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3047), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3045), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3043), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3041), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_b[8]), .RADDR7(r0_add_b[7]), 
            .RADDR6(r0_add_b[6]), .RADDR5(r0_add_b[5]), .RADDR4(r0_add_b[4]), 
            .RADDR3(r0_add_b[3]), .RADDR2(r0_add_b[2]), .RADDR1(r0_add_b[1]), 
            .RADDR0(r0_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_b[8]), .WADDR7(r0_add_b[7]), .WADDR6(r0_add_b[6]), 
            .WADDR5(r0_add_b[5]), .WADDR4(r0_add_b[4]), .WADDR3(r0_add_b[3]), 
            .WADDR2(r0_add_b[2]), .WADDR1(r0_add_b[1]), .WADDR0(r0_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_b[15] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_b[14] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_b[13] ), .WDATA9(GND_net), .WDATA8(\img_write_b[12] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_b[11] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_b[10] ), .WDATA3(GND_net), .WDATA2(\img_write_b[9] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_b[8] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2925), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2235_4_lut (.A(n1322), 
            .B(\mem_out_w[8] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2925));
    defparam i2235_4_lut.INIT = "0x88a0";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3053), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U8 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U8 (output \mem_out_w[1] , 
            input clk_c, output \mem_out_w[2] , output \mem_out_w[3] , 
            output \mem_out_w[4] , output \mem_out_w[5] , output \mem_out_w[6] , 
            output \mem_out_w[7] , input n1322, input read_sel, input reset_c, 
            input mem_write0, input [8:0]r0_add_b, input \img_write_b[7] , 
            input \img_write_b[6] , input \img_write_b[5] , input \img_write_b[4] , 
            input \img_write_b[3] , input \img_write_b[2] , input \img_write_b[1] , 
            input \img_write_b[0] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \mem_out_w[0] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n3067, VCC_net, n3065, n3063, n3061, n3059, n3057, n3055, 
        GND_net, n2921;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3065), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3063), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3061), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3059), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3057), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3055), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_b[8]), .RADDR7(r0_add_b[7]), 
            .RADDR6(r0_add_b[6]), .RADDR5(r0_add_b[5]), .RADDR4(r0_add_b[4]), 
            .RADDR3(r0_add_b[3]), .RADDR2(r0_add_b[2]), .RADDR1(r0_add_b[1]), 
            .RADDR0(r0_add_b[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_b[8]), .WADDR7(r0_add_b[7]), .WADDR6(r0_add_b[6]), 
            .WADDR5(r0_add_b[5]), .WADDR4(r0_add_b[4]), .WADDR3(r0_add_b[3]), 
            .WADDR2(r0_add_b[2]), .WADDR1(r0_add_b[1]), .WADDR0(r0_add_b[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_b[7] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_b[6] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_b[5] ), .WDATA9(GND_net), .WDATA8(\img_write_b[4] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_b[3] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_b[2] ), .WDATA3(GND_net), .WDATA2(\img_write_b[1] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_b[0] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2365_4_lut (.A(n1322), 
            .B(\mem_out_w[7] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3055));
    defparam i2365_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2367_4_lut (.A(n1322), 
            .B(\mem_out_w[6] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3057));
    defparam i2367_4_lut.INIT = "0x88a0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2921), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2369_4_lut (.A(n1322), 
            .B(\mem_out_w[5] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3059));
    defparam i2369_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2371_4_lut (.A(n1322), 
            .B(\mem_out_w[4] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3061));
    defparam i2371_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2373_4_lut (.A(n1322), 
            .B(\mem_out_w[3] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3063));
    defparam i2373_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2375_4_lut (.A(n1322), 
            .B(\mem_out_w[2] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3065));
    defparam i2375_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2377_4_lut (.A(n1322), 
            .B(\mem_out_w[1] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3067));
    defparam i2377_4_lut.INIT = "0x88a0";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2231_4_lut (.A(n1322), 
            .B(\mem_out_w[0] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2921));
    defparam i2231_4_lut.INIT = "0x88a0";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3067), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\mem_out_w[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module ramdq_U28
//

(* ORIG_MODULE_NAME="ramdq", LATTICE_IP_GENERATED="1" *) module ramdq_U28 (output [31:0]r0_out_a, 
            input clk_c, input reset_c, input mem_write0, input [8:0]r0_add_a, 
            input \out_a[31] , input \out_a[30] , input \out_a[29] , input \out_a[28] , 
            input \out_a[27] , input \out_a[26] , input \out_a[25] , input \out_a[24] , 
            input \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, input read_sel, 
            input \out_a[23] , input \out_a[22] , input \out_a[21] , input \out_a[20] , 
            input \out_a[19] , input \out_a[18] , input \out_a[17] , input \out_a[16] , 
            input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=99, LSE_RCOL=34, LSE_LLINE=173, LSE_RLINE=183, lineinfo="@0(173[99],183[34])" *) \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U23 lscc_ram_dq_inst ({r0_out_a}, 
            clk_c, reset_c, mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, read_sel, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U23 
//

module \ramdq_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U23 (output [31:0]r0_out_a, 
            input clk_c, input reset_c, input mem_write0, input [8:0]r0_add_a, 
            input \out_a[31] , input \out_a[30] , input \out_a[29] , input \out_a[28] , 
            input \out_a[27] , input \out_a[26] , input \out_a[25] , input \out_a[24] , 
            input \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, input read_sel, 
            input \out_a[23] , input \out_a[22] , input \out_a[21] , input \out_a[20] , 
            input \out_a[19] , input \out_a[18] , input \out_a[17] , input \out_a[16] , 
            input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=560, LSE_RLINE=570, lineinfo="@0(560[44],570[47])" *) \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U18 mem_main ({r0_out_a}, 
            clk_c, reset_c, mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, read_sel, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U18 
//

module \ramdq_ipgen_lscc_ram_dq_main(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U18 (output [31:0]r0_out_a, 
            input clk_c, input reset_c, input mem_write0, input [8:0]r0_add_a, 
            input \out_a[31] , input \out_a[30] , input \out_a[29] , input \out_a[28] , 
            input \out_a[27] , input \out_a[26] , input \out_a[25] , input \out_a[24] , 
            input \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, input read_sel, 
            input \out_a[23] , input \out_a[22] , input \out_a[21] , input \out_a[20] , 
            input \out_a[19] , input \out_a[18] , input \out_a[17] , input \out_a[16] , 
            input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=44, LSE_RCOL=47, LSE_LLINE=972, LSE_RLINE=982, lineinfo="@0(972[44],982[47])" *) \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U15 inst0 ({r0_out_a}, 
            clk_c, reset_c, mem_write0, {r0_add_a}, \out_a[31] , \out_a[30] , 
            \out_a[29] , \out_a[28] , \out_a[27] , \out_a[26] , \out_a[25] , 
            \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1655 , n1322, read_sel, 
            \out_a[23] , \out_a[22] , \out_a[21] , \out_a[20] , \out_a[19] , 
            \out_a[18] , \out_a[17] , \out_a[16] , {img_write_a});
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U15 
//

module \ramdq_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=512,ADDR_WIDTH=9,DATA_WIDTH=36,INIT_FILE_FORMAT="hex",BYTE_SIZE=8,BYTE_WIDTH=4,OUTPUT_CLK_EN=1,MEM_SIZE="36,512",MEM_ID="ramdq")_U15 (output [31:0]r0_out_a, 
            input clk_c, input reset_c, input mem_write0, input [8:0]r0_add_a, 
            input \out_a[31] , input \out_a[30] , input \out_a[29] , input \out_a[28] , 
            input \out_a[27] , input \out_a[26] , input \out_a[25] , input \out_a[24] , 
            input \iCE40UP.rd_data_corr_w_0__N_1655 , input n1322, input read_sel, 
            input \out_a[23] , input \out_a[22] , input \out_a[21] , input \out_a[20] , 
            input \out_a[19] , input \out_a[18] , input \out_a[17] , input \out_a[16] , 
            input [15:0]img_write_a);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U9 \PRIM_MODE.xADDR[0].xDATA[3].no_mem_file.mem0  (r0_out_a[29], 
            clk_c, r0_out_a[30], r0_out_a[31], reset_c, mem_write0, 
            {r0_add_a}, \out_a[31] , \out_a[30] , \out_a[29] , \out_a[28] , 
            \out_a[27] , \out_a[26] , \out_a[25] , \out_a[24] , \iCE40UP.rd_data_corr_w_0__N_1655 , 
            r0_out_a[27], r0_out_a[26], r0_out_a[25], r0_out_a[24], 
            n1322, read_sel, r0_out_a[28]);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U10 \PRIM_MODE.xADDR[0].xDATA[2].no_mem_file.mem0  (clk_c, 
            reset_c, mem_write0, {r0_add_a}, \out_a[23] , \out_a[22] , 
            \out_a[21] , \out_a[20] , \out_a[19] , \out_a[18] , \out_a[17] , 
            \out_a[16] , \iCE40UP.rd_data_corr_w_0__N_1655 , r0_out_a[23], 
            r0_out_a[22], r0_out_a[16], r0_out_a[21], r0_out_a[20], 
            r0_out_a[19], r0_out_a[18], r0_out_a[17], n1322, read_sel);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U11 \PRIM_MODE.xADDR[0].xDATA[1].no_mem_file.mem0  (n1322, 
            r0_out_a[15], read_sel, clk_c, reset_c, mem_write0, {r0_add_a}, 
            img_write_a[15], img_write_a[14], img_write_a[13], img_write_a[12], 
            img_write_a[11], img_write_a[10], img_write_a[9], img_write_a[8], 
            \iCE40UP.rd_data_corr_w_0__N_1655 , r0_out_a[8], r0_out_a[14], 
            r0_out_a[13], r0_out_a[12], r0_out_a[11], r0_out_a[10], 
            r0_out_a[9]);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U12 \PRIM_MODE.xADDR[0].xDATA[0].no_mem_file.mem0  (clk_c, 
            reset_c, mem_write0, {r0_add_a}, img_write_a[7], img_write_a[6], 
            img_write_a[5], img_write_a[4], img_write_a[3], img_write_a[2], 
            img_write_a[1], img_write_a[0], \iCE40UP.rd_data_corr_w_0__N_1655 , 
            r0_out_a[0], r0_out_a[1], r0_out_a[2], r0_out_a[3], r0_out_a[4], 
            r0_out_a[5], r0_out_a[6], r0_out_a[7], n1322, read_sel);
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U9 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b011000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U9 (output \r0_out_a[29] , 
            input clk_c, output \r0_out_a[30] , output \r0_out_a[31] , 
            input reset_c, input mem_write0, input [8:0]r0_add_a, input \out_a[31] , 
            input \out_a[30] , input \out_a[29] , input \out_a[28] , input \out_a[27] , 
            input \out_a[26] , input \out_a[25] , input \out_a[24] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \r0_out_a[27] , output \r0_out_a[26] , output \r0_out_a[25] , 
            output \r0_out_a[24] , input n1322, input read_sel, output \r0_out_a[28] );
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire n3073, VCC_net, n3071, n3069, GND_net, n3077, n3079, 
        n3081, n2917, n3075;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3071), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[30] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3069), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[31] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_a[8]), .RADDR7(r0_add_a[7]), 
            .RADDR6(r0_add_a[6]), .RADDR5(r0_add_a[5]), .RADDR4(r0_add_a[4]), 
            .RADDR3(r0_add_a[3]), .RADDR2(r0_add_a[2]), .RADDR1(r0_add_a[1]), 
            .RADDR0(r0_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_a[8]), .WADDR7(r0_add_a[7]), .WADDR6(r0_add_a[6]), 
            .WADDR5(r0_add_a[5]), .WADDR4(r0_add_a[4]), .WADDR3(r0_add_a[3]), 
            .WADDR2(r0_add_a[2]), .WADDR1(r0_add_a[1]), .WADDR0(r0_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\out_a[31] ), 
            .WDATA13(GND_net), .WDATA12(\out_a[30] ), .WDATA11(GND_net), 
            .WDATA10(\out_a[29] ), .WDATA9(GND_net), .WDATA8(\out_a[28] ), 
            .WDATA7(GND_net), .WDATA6(\out_a[27] ), .WDATA5(GND_net), 
            .WDATA4(\out_a[26] ), .WDATA3(GND_net), .WDATA2(\out_a[25] ), 
            .WDATA1(GND_net), .WDATA0(\out_a[24] ), .RCLKE(reset_c), .RCLK(clk_c), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), .WCLK(clk_c), 
            .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), .RDATA12(\iCE40UP.rd_data_corr_w [6]), 
            .RDATA10(\iCE40UP.rd_data_corr_w [5]), .RDATA8(\iCE40UP.rd_data_corr_w [4]), 
            .RDATA6(\iCE40UP.rd_data_corr_w [3]), .RDATA4(\iCE40UP.rd_data_corr_w [2]), 
            .RDATA2(\iCE40UP.rd_data_corr_w [1]), .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3077), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[27] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3079), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[26] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3081), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[25] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2917), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[24] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3075), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[28] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2379_4_lut (.A(n1322), 
            .B(\r0_out_a[31] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3069));
    defparam i2379_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2381_4_lut (.A(n1322), 
            .B(\r0_out_a[30] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3071));
    defparam i2381_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2227_4_lut (.A(n1322), 
            .B(\r0_out_a[24] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2917));
    defparam i2227_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2391_4_lut (.A(n1322), 
            .B(\r0_out_a[25] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3081));
    defparam i2391_4_lut.INIT = "0x88a0";
    (* lut_function="(!(A+!(B (C+(D))+!B !((D)+!C))))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2383_4_lut (.A(reset_c), 
            .B(\r0_out_a[29] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3073));
    defparam i2383_4_lut.INIT = "0x4450";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2389_4_lut (.A(n1322), 
            .B(\r0_out_a[26] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3079));
    defparam i2389_4_lut.INIT = "0x88a0";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2387_4_lut (.A(n1322), 
            .B(\r0_out_a[27] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3077));
    defparam i2387_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2385_4_lut (.A(n1322), 
            .B(\r0_out_a[28] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3075));
    defparam i2385_4_lut.INIT = "0x88a0";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3073), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[29] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U10 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b010000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U10 (input clk_c, 
            input reset_c, input mem_write0, input [8:0]r0_add_a, input \out_a[23] , 
            input \out_a[22] , input \out_a[21] , input \out_a[20] , input \out_a[19] , 
            input \out_a[18] , input \out_a[17] , input \out_a[16] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \r0_out_a[23] , output \r0_out_a[22] , output \r0_out_a[16] , 
            output \r0_out_a[21] , output \r0_out_a[20] , output \r0_out_a[19] , 
            output \r0_out_a[18] , output \r0_out_a[17] , input n1322, 
            input read_sel);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire GND_net, n3083, n3085, n2915, n3087, n3089, n3091, n3093, 
        n3095, VCC_net;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3083), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[23] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3085), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[22] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2915), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[16] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3087), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[21] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3089), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[20] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3091), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[19] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3093), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[18] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3095), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[17] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2405_4_lut (.A(n1322), 
            .B(\r0_out_a[17] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3095));
    defparam i2405_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2403_4_lut (.A(n1322), 
            .B(\r0_out_a[18] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3093));
    defparam i2403_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2401_4_lut (.A(n1322), 
            .B(\r0_out_a[19] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3091));
    defparam i2401_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2399_4_lut (.A(n1322), 
            .B(\r0_out_a[20] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3089));
    defparam i2399_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2397_4_lut (.A(n1322), 
            .B(\r0_out_a[21] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3087));
    defparam i2397_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2225_4_lut (.A(n1322), 
            .B(\r0_out_a[16] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2915));
    defparam i2225_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2395_4_lut (.A(n1322), 
            .B(\r0_out_a[22] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3085));
    defparam i2395_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2393_4_lut (.A(n1322), 
            .B(\r0_out_a[23] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3083));
    defparam i2393_4_lut.INIT = "0x88a0";
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_a[8]), .RADDR7(r0_add_a[7]), 
            .RADDR6(r0_add_a[6]), .RADDR5(r0_add_a[5]), .RADDR4(r0_add_a[4]), 
            .RADDR3(r0_add_a[3]), .RADDR2(r0_add_a[2]), .RADDR1(r0_add_a[1]), 
            .RADDR0(r0_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_a[8]), .WADDR7(r0_add_a[7]), .WADDR6(r0_add_a[6]), 
            .WADDR5(r0_add_a[5]), .WADDR4(r0_add_a[4]), .WADDR3(r0_add_a[3]), 
            .WADDR2(r0_add_a[2]), .WADDR1(r0_add_a[1]), .WADDR0(r0_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\out_a[23] ), 
            .WDATA13(GND_net), .WDATA12(\out_a[22] ), .WDATA11(GND_net), 
            .WDATA10(\out_a[21] ), .WDATA9(GND_net), .WDATA8(\out_a[20] ), 
            .WDATA7(GND_net), .WDATA6(\out_a[19] ), .WDATA5(GND_net), 
            .WDATA4(\out_a[18] ), .WDATA3(GND_net), .WDATA2(\out_a[17] ), 
            .WDATA1(GND_net), .WDATA0(\out_a[16] ), .RCLKE(reset_c), .RCLK(clk_c), 
            .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), .WCLK(clk_c), 
            .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), .RDATA12(\iCE40UP.rd_data_corr_w [6]), 
            .RDATA10(\iCE40UP.rd_data_corr_w [5]), .RDATA8(\iCE40UP.rd_data_corr_w [4]), 
            .RDATA6(\iCE40UP.rd_data_corr_w [3]), .RDATA4(\iCE40UP.rd_data_corr_w [2]), 
            .RDATA2(\iCE40UP.rd_data_corr_w [1]), .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U11 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b01000,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U11 (input n1322, 
            output \r0_out_a[15] , input read_sel, input clk_c, input reset_c, 
            input mem_write0, input [8:0]r0_add_a, input \img_write_a[15] , 
            input \img_write_a[14] , input \img_write_a[13] , input \img_write_a[12] , 
            input \img_write_a[11] , input \img_write_a[10] , input \img_write_a[9] , 
            input \img_write_a[8] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \r0_out_a[8] , output \r0_out_a[14] , output \r0_out_a[13] , 
            output \r0_out_a[12] , output \r0_out_a[11] , output \r0_out_a[10] , 
            output \r0_out_a[9] );
    
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    
    wire n3097, GND_net, n2913, n3100, n3102, n3104, n3106, n3108, 
        n3110, VCC_net;
    
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2407_4_lut (.A(n1322), 
            .B(\r0_out_a[15] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3097));
    defparam i2407_4_lut.INIT = "0x88a0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2913), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[8] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3097), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[15] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3100), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[14] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3102), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[13] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2223_4_lut (.A(n1322), 
            .B(\r0_out_a[8] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2913));
    defparam i2223_4_lut.INIT = "0x88a0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3104), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[12] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3106), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[11] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3108), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[10] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3110), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[9] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2420_4_lut (.A(n1322), 
            .B(\r0_out_a[9] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3110));
    defparam i2420_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2418_4_lut (.A(n1322), 
            .B(\r0_out_a[10] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3108));
    defparam i2418_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2416_4_lut (.A(n1322), 
            .B(\r0_out_a[11] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3106));
    defparam i2416_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2414_4_lut (.A(n1322), 
            .B(\r0_out_a[12] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3104));
    defparam i2414_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2412_4_lut (.A(n1322), 
            .B(\r0_out_a[13] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3102));
    defparam i2412_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2410_4_lut (.A(n1322), 
            .B(\r0_out_a[14] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3100));
    defparam i2410_4_lut.INIT = "0x88a0";
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_a[8]), .RADDR7(r0_add_a[7]), 
            .RADDR6(r0_add_a[6]), .RADDR5(r0_add_a[5]), .RADDR4(r0_add_a[4]), 
            .RADDR3(r0_add_a[3]), .RADDR2(r0_add_a[2]), .RADDR1(r0_add_a[1]), 
            .RADDR0(r0_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_a[8]), .WADDR7(r0_add_a[7]), .WADDR6(r0_add_a[6]), 
            .WADDR5(r0_add_a[5]), .WADDR4(r0_add_a[4]), .WADDR3(r0_add_a[3]), 
            .WADDR2(r0_add_a[2]), .WADDR1(r0_add_a[1]), .WADDR0(r0_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_a[15] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_a[14] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_a[13] ), .WDATA9(GND_net), .WDATA8(\img_write_a[12] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_a[11] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_a[10] ), .WDATA3(GND_net), .WDATA2(\img_write_a[9] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_a[8] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U12 
//

module \ramdq_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01001,OUTREG="reg",GSR="",OUTPUT_CLK_EN=1,POSx=32'b0,POSy=32'b0,SINGLE_EBR=1'b0,MEM_SIZE="36,512",MEM_ID="ramdq")_U12 (input clk_c, 
            input reset_c, input mem_write0, input [8:0]r0_add_a, input \img_write_a[7] , 
            input \img_write_a[6] , input \img_write_a[5] , input \img_write_a[4] , 
            input \img_write_a[3] , input \img_write_a[2] , input \img_write_a[1] , 
            input \img_write_a[0] , input \iCE40UP.rd_data_corr_w_0__N_1655 , 
            output \r0_out_a[0] , output \r0_out_a[1] , output \r0_out_a[2] , 
            output \r0_out_a[3] , output \r0_out_a[4] , output \r0_out_a[5] , 
            output \r0_out_a[6] , output \r0_out_a[7] , input n1322, input read_sel);
    
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [7:0]\iCE40UP.rd_data_corr_w ;
    
    wire GND_net, n2907, n3135, VCC_net, n3133, n3131, n3128, 
        n3126, n3124, n3118;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i1  (.D(n2907), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[0] ));
    defparam \iCE40UP.rd_data_buffer_r__i1 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i2  (.D(n3135), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[1] ));
    defparam \iCE40UP.rd_data_buffer_r__i2 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i3  (.D(n3133), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[2] ));
    defparam \iCE40UP.rd_data_buffer_r__i3 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i4  (.D(n3131), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[3] ));
    defparam \iCE40UP.rd_data_buffer_r__i4 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i5  (.D(n3128), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[4] ));
    defparam \iCE40UP.rd_data_buffer_r__i5 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i6  (.D(n3126), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[5] ));
    defparam \iCE40UP.rd_data_buffer_r__i6 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i7  (.D(n3124), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[6] ));
    defparam \iCE40UP.rd_data_buffer_r__i7 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(3017[41],3030[44])" *) FD1P3XZ \iCE40UP.rd_data_buffer_r__i8  (.D(n3118), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\r0_out_a[7] ));
    defparam \iCE40UP.rd_data_buffer_r__i8 .REGSET = "RESET";
    defparam \iCE40UP.rd_data_buffer_r__i8 .SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2217_4_lut (.A(n1322), 
            .B(\r0_out_a[0] ), .C(\iCE40UP.rd_data_corr_w [0]), .D(read_sel), 
            .Z(n2907));
    defparam i2217_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2428_4_lut (.A(n1322), 
            .B(\r0_out_a[7] ), .C(\iCE40UP.rd_data_corr_w [7]), .D(read_sel), 
            .Z(n3118));
    defparam i2428_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2434_4_lut (.A(n1322), 
            .B(\r0_out_a[6] ), .C(\iCE40UP.rd_data_corr_w [6]), .D(read_sel), 
            .Z(n3124));
    defparam i2434_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2436_4_lut (.A(n1322), 
            .B(\r0_out_a[5] ), .C(\iCE40UP.rd_data_corr_w [5]), .D(read_sel), 
            .Z(n3126));
    defparam i2436_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2438_4_lut (.A(n1322), 
            .B(\r0_out_a[4] ), .C(\iCE40UP.rd_data_corr_w [4]), .D(read_sel), 
            .Z(n3128));
    defparam i2438_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2441_4_lut (.A(n1322), 
            .B(\r0_out_a[3] ), .C(\iCE40UP.rd_data_corr_w [3]), .D(read_sel), 
            .Z(n3131));
    defparam i2441_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2443_4_lut (.A(n1322), 
            .B(\r0_out_a[2] ), .C(\iCE40UP.rd_data_corr_w [2]), .D(read_sel), 
            .Z(n3133));
    defparam i2443_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))", lineinfo="@0(3017[41],3030[44])" *) LUT4 i2445_4_lut (.A(n1322), 
            .B(\r0_out_a[1] ), .C(\iCE40UP.rd_data_corr_w [1]), .D(read_sel), 
            .Z(n3135));
    defparam i2445_4_lut.INIT = "0x88a0";
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=74, LSE_LCOL=66, LSE_RCOL=79, LSE_LLINE=1602, LSE_RLINE=1612, lineinfo="@0(1602[66],1612[79])" *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(r0_add_a[8]), .RADDR7(r0_add_a[7]), 
            .RADDR6(r0_add_a[6]), .RADDR5(r0_add_a[5]), .RADDR4(r0_add_a[4]), 
            .RADDR3(r0_add_a[3]), .RADDR2(r0_add_a[2]), .RADDR1(r0_add_a[1]), 
            .RADDR0(r0_add_a[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(r0_add_a[8]), .WADDR7(r0_add_a[7]), .WADDR6(r0_add_a[6]), 
            .WADDR5(r0_add_a[5]), .WADDR4(r0_add_a[4]), .WADDR3(r0_add_a[3]), 
            .WADDR2(r0_add_a[2]), .WADDR1(r0_add_a[1]), .WADDR0(r0_add_a[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(\img_write_a[7] ), 
            .WDATA13(GND_net), .WDATA12(\img_write_a[6] ), .WDATA11(GND_net), 
            .WDATA10(\img_write_a[5] ), .WDATA9(GND_net), .WDATA8(\img_write_a[4] ), 
            .WDATA7(GND_net), .WDATA6(\img_write_a[3] ), .WDATA5(GND_net), 
            .WDATA4(\img_write_a[2] ), .WDATA3(GND_net), .WDATA2(\img_write_a[1] ), 
            .WDATA1(GND_net), .WDATA0(\img_write_a[0] ), .RCLKE(reset_c), 
            .RCLK(clk_c), .RE(\iCE40UP.rd_data_corr_w_0__N_1655 ), .WCLKE(reset_c), 
            .WCLK(clk_c), .WE(mem_write0), .RDATA14(\iCE40UP.rd_data_corr_w [7]), 
            .RDATA12(\iCE40UP.rd_data_corr_w [6]), .RDATA10(\iCE40UP.rd_data_corr_w [5]), 
            .RDATA8(\iCE40UP.rd_data_corr_w [4]), .RDATA6(\iCE40UP.rd_data_corr_w [3]), 
            .RDATA4(\iCE40UP.rd_data_corr_w [2]), .RDATA2(\iCE40UP.rd_data_corr_w [1]), 
            .RDATA0(\iCE40UP.rd_data_corr_w [0]));
    defparam \iCE40UP.sp4k .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "8";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "8";
    
endmodule

//
// Verilog Description of module butterfly
//

module butterfly (input [15:0]img_a, output [31:0]out_b, output [31:0]out_a, 
            input [15:0]real_a, input fft_load_c, input din_c_0, input din_c_2, 
            input din_c_1, input din_c_4, input din_c_3, input din_c_6, 
            input din_c_5, input din_c_8, input din_c_7, input din_c_10, 
            input din_c_9, input din_c_12, input din_c_11, input din_c_14, 
            input din_c_13, input din_c_15, input [15:0]img_b, input [15:0]img_tw, 
            input [15:0]real_b, input [15:0]real_tw);
    
    wire [15:0]real_btw;
    wire [15:0]img_btw;
    wire [15:0]out_b_31__N_146;
    wire [15:0]out_b_15__N_402;
    
    wire n6845, n11512, GND_net, n6843, n11503, n6841, n11494, 
        n6839, n11485, n6837, n11467, n6835, n11458, n6833, n11449, 
        n11434, VCC_net, n6830, n11572, n6828, n11569, n6826, 
        n11566, n6824, n11563, n6822, n11560, n6820, n11557, n6818, 
        n11554, n6816, n11551, n11548, n6812, n11542, n6810, n11539, 
        n6808, n11536, n6806, n11533, n6804, n11530, n6802, n11527, 
        n6800, n11524, n11521, n6787, n11419, n6371, n6372, n6785, 
        n11404, n6375, n6376, n6373, n6374, n6783, n11389, n6379, 
        n6380, n6377, n6378, n6781, n11374, n6383, n6384, n6381, 
        n6382, n6779, n11359, n6387, n6388, n6385, n6386, n6777, 
        n11344, n6391, n6392, n6389, n6390, n6775, n11329, n6395, 
        n6396, n6393, n6394, n6773, n11314, n6399, n6400, n6397, 
        n6398, n11299, n6401, n6402;
    
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i7_1_lut (.A(real_btw[6]), 
            .Z(out_b_31__N_146[6]));
    defparam sub_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i12_1_lut (.A(img_btw[11]), 
            .Z(out_b_15__N_402[11]));
    defparam sub_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i11_1_lut (.A(img_btw[10]), 
            .Z(out_b_15__N_402[10]));
    defparam sub_6_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i14_1_lut (.A(img_btw[13]), 
            .Z(out_b_15__N_402[13]));
    defparam sub_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i13_1_lut (.A(img_btw[12]), 
            .Z(out_b_15__N_402[12]));
    defparam sub_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_16 (.A0(GND_net), 
            .B0(img_a[14]), .C0(out_b_15__N_402[14]), .D0(n6845), .CI0(n6845), 
            .A1(GND_net), .B1(img_a[15]), .C1(out_b_15__N_402[15]), .D1(n11512), 
            .CI1(n11512), .CO0(n11512), .S0(out_b[14]), .S1(out_b[15]));
    defparam img_a_15__I_0_16.INIT0 = "0xc33c";
    defparam img_a_15__I_0_16.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i10_1_lut (.A(real_btw[9]), 
            .Z(out_b_31__N_146[9]));
    defparam sub_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i16_1_lut (.A(img_btw[15]), 
            .Z(out_b_15__N_402[15]));
    defparam sub_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i15_1_lut (.A(img_btw[14]), 
            .Z(out_b_15__N_402[14]));
    defparam sub_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i9_1_lut (.A(real_btw[8]), 
            .Z(out_b_31__N_146[8]));
    defparam sub_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i12_1_lut (.A(real_btw[11]), 
            .Z(out_b_31__N_146[11]));
    defparam sub_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_14 (.A0(GND_net), 
            .B0(img_a[12]), .C0(out_b_15__N_402[12]), .D0(n6843), .CI0(n6843), 
            .A1(GND_net), .B1(img_a[13]), .C1(out_b_15__N_402[13]), .D1(n11503), 
            .CI1(n11503), .CO0(n11503), .CO1(n6845), .S0(out_b[12]), 
            .S1(out_b[13]));
    defparam img_a_15__I_0_14.INIT0 = "0xc33c";
    defparam img_a_15__I_0_14.INIT1 = "0xc33c";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_12 (.A0(GND_net), 
            .B0(img_a[10]), .C0(out_b_15__N_402[10]), .D0(n6841), .CI0(n6841), 
            .A1(GND_net), .B1(img_a[11]), .C1(out_b_15__N_402[11]), .D1(n11494), 
            .CI1(n11494), .CO0(n11494), .CO1(n6843), .S0(out_b[10]), 
            .S1(out_b[11]));
    defparam img_a_15__I_0_12.INIT0 = "0xc33c";
    defparam img_a_15__I_0_12.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i11_1_lut (.A(real_btw[10]), 
            .Z(out_b_31__N_146[10]));
    defparam sub_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i14_1_lut (.A(real_btw[13]), 
            .Z(out_b_31__N_146[13]));
    defparam sub_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i13_1_lut (.A(real_btw[12]), 
            .Z(out_b_31__N_146[12]));
    defparam sub_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_10 (.A0(GND_net), 
            .B0(img_a[8]), .C0(out_b_15__N_402[8]), .D0(n6839), .CI0(n6839), 
            .A1(GND_net), .B1(img_a[9]), .C1(out_b_15__N_402[9]), .D1(n11485), 
            .CI1(n11485), .CO0(n11485), .CO1(n6841), .S0(out_b[8]), 
            .S1(out_b[9]));
    defparam img_a_15__I_0_10.INIT0 = "0xc33c";
    defparam img_a_15__I_0_10.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i16_1_lut (.A(real_btw[15]), 
            .Z(out_b_31__N_146[15]));
    defparam sub_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i15_1_lut (.A(real_btw[14]), 
            .Z(out_b_31__N_146[14]));
    defparam sub_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_8 (.A0(GND_net), 
            .B0(img_a[6]), .C0(out_b_15__N_402[6]), .D0(n6837), .CI0(n6837), 
            .A1(GND_net), .B1(img_a[7]), .C1(out_b_15__N_402[7]), .D1(n11467), 
            .CI1(n11467), .CO0(n11467), .CO1(n6839), .S0(out_b[6]), 
            .S1(out_b[7]));
    defparam img_a_15__I_0_8.INIT0 = "0xc33c";
    defparam img_a_15__I_0_8.INIT1 = "0xc33c";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_6 (.A0(GND_net), 
            .B0(img_a[4]), .C0(out_b_15__N_402[4]), .D0(n6835), .CI0(n6835), 
            .A1(GND_net), .B1(img_a[5]), .C1(out_b_15__N_402[5]), .D1(n11458), 
            .CI1(n11458), .CO0(n11458), .CO1(n6837), .S0(out_b[4]), 
            .S1(out_b[5]));
    defparam img_a_15__I_0_6.INIT0 = "0xc33c";
    defparam img_a_15__I_0_6.INIT1 = "0xc33c";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_4 (.A0(GND_net), 
            .B0(img_a[2]), .C0(out_b_15__N_402[2]), .D0(n6833), .CI0(n6833), 
            .A1(GND_net), .B1(img_a[3]), .C1(out_b_15__N_402[3]), .D1(n11449), 
            .CI1(n11449), .CO0(n11449), .CO1(n6835), .S0(out_b[2]), 
            .S1(out_b[3]));
    defparam img_a_15__I_0_4.INIT0 = "0xc33c";
    defparam img_a_15__I_0_4.INIT1 = "0xc33c";
    (* lineinfo="@4(38[18],38[33])" *) FA2 img_a_15__I_0_2 (.A0(GND_net), 
            .B0(img_a[0]), .C0(out_b_15__N_402[0]), .D0(VCC_net), .A1(GND_net), 
            .B1(img_a[1]), .C1(out_b_15__N_402[1]), .D1(n11434), .CI1(n11434), 
            .CO0(n11434), .CO1(n6833), .S0(out_b[0]), .S1(out_b[1]));
    defparam img_a_15__I_0_2.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_17 (.A0(GND_net), 
            .B0(img_a[15]), .C0(img_btw[15]), .D0(n6830), .CI0(n6830), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11572), .CI1(n11572), 
            .CO0(n11572), .S0(out_a[15]));
    defparam img_a_15__I_0_2_17.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_17.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_15 (.A0(GND_net), 
            .B0(img_a[13]), .C0(img_btw[13]), .D0(n6828), .CI0(n6828), 
            .A1(GND_net), .B1(img_a[14]), .C1(img_btw[14]), .D1(n11569), 
            .CI1(n11569), .CO0(n11569), .CO1(n6830), .S0(out_a[13]), 
            .S1(out_a[14]));
    defparam img_a_15__I_0_2_15.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_15.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_13 (.A0(GND_net), 
            .B0(img_a[11]), .C0(img_btw[11]), .D0(n6826), .CI0(n6826), 
            .A1(GND_net), .B1(img_a[12]), .C1(img_btw[12]), .D1(n11566), 
            .CI1(n11566), .CO0(n11566), .CO1(n6828), .S0(out_a[11]), 
            .S1(out_a[12]));
    defparam img_a_15__I_0_2_13.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_13.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_11 (.A0(GND_net), 
            .B0(img_a[9]), .C0(img_btw[9]), .D0(n6824), .CI0(n6824), 
            .A1(GND_net), .B1(img_a[10]), .C1(img_btw[10]), .D1(n11563), 
            .CI1(n11563), .CO0(n11563), .CO1(n6826), .S0(out_a[9]), 
            .S1(out_a[10]));
    defparam img_a_15__I_0_2_11.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_11.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_9 (.A0(GND_net), 
            .B0(img_a[7]), .C0(img_btw[7]), .D0(n6822), .CI0(n6822), 
            .A1(GND_net), .B1(img_a[8]), .C1(img_btw[8]), .D1(n11560), 
            .CI1(n11560), .CO0(n11560), .CO1(n6824), .S0(out_a[7]), 
            .S1(out_a[8]));
    defparam img_a_15__I_0_2_9.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_9.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_7 (.A0(GND_net), 
            .B0(img_a[5]), .C0(img_btw[5]), .D0(n6820), .CI0(n6820), 
            .A1(GND_net), .B1(img_a[6]), .C1(img_btw[6]), .D1(n11557), 
            .CI1(n11557), .CO0(n11557), .CO1(n6822), .S0(out_a[5]), 
            .S1(out_a[6]));
    defparam img_a_15__I_0_2_7.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_7.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_5 (.A0(GND_net), 
            .B0(img_a[3]), .C0(img_btw[3]), .D0(n6818), .CI0(n6818), 
            .A1(GND_net), .B1(img_a[4]), .C1(img_btw[4]), .D1(n11554), 
            .CI1(n11554), .CO0(n11554), .CO1(n6820), .S0(out_a[3]), 
            .S1(out_a[4]));
    defparam img_a_15__I_0_2_5.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_5.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_3 (.A0(GND_net), 
            .B0(img_a[1]), .C0(img_btw[1]), .D0(n6816), .CI0(n6816), 
            .A1(GND_net), .B1(img_a[2]), .C1(img_btw[2]), .D1(n11551), 
            .CI1(n11551), .CO0(n11551), .CO1(n6818), .S0(out_a[1]), 
            .S1(out_a[2]));
    defparam img_a_15__I_0_2_3.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_3.INIT1 = "0xc33c";
    (* lineinfo="@4(34[17],34[32])" *) FA2 img_a_15__I_0_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(img_a[0]), 
            .C1(img_btw[0]), .D1(n11548), .CI1(n11548), .CO0(n11548), 
            .CO1(n6816), .S1(out_a[0]));
    defparam img_a_15__I_0_2_1.INIT0 = "0xc33c";
    defparam img_a_15__I_0_2_1.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_16 (.A0(GND_net), 
            .B0(real_a[14]), .C0(out_b_31__N_146[14]), .D0(n6812), .CI0(n6812), 
            .A1(GND_net), .B1(real_a[15]), .C1(out_b_31__N_146[15]), .D1(n11542), 
            .CI1(n11542), .CO0(n11542), .S0(out_b[30]), .S1(out_b[31]));
    defparam real_a_15__I_0_16.INIT0 = "0xc33c";
    defparam real_a_15__I_0_16.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_14 (.A0(GND_net), 
            .B0(real_a[12]), .C0(out_b_31__N_146[12]), .D0(n6810), .CI0(n6810), 
            .A1(GND_net), .B1(real_a[13]), .C1(out_b_31__N_146[13]), .D1(n11539), 
            .CI1(n11539), .CO0(n11539), .CO1(n6812), .S0(out_b[28]), 
            .S1(out_b[29]));
    defparam real_a_15__I_0_14.INIT0 = "0xc33c";
    defparam real_a_15__I_0_14.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_12 (.A0(GND_net), 
            .B0(real_a[10]), .C0(out_b_31__N_146[10]), .D0(n6808), .CI0(n6808), 
            .A1(GND_net), .B1(real_a[11]), .C1(out_b_31__N_146[11]), .D1(n11536), 
            .CI1(n11536), .CO0(n11536), .CO1(n6810), .S0(out_b[26]), 
            .S1(out_b[27]));
    defparam real_a_15__I_0_12.INIT0 = "0xc33c";
    defparam real_a_15__I_0_12.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_10 (.A0(GND_net), 
            .B0(real_a[8]), .C0(out_b_31__N_146[8]), .D0(n6806), .CI0(n6806), 
            .A1(GND_net), .B1(real_a[9]), .C1(out_b_31__N_146[9]), .D1(n11533), 
            .CI1(n11533), .CO0(n11533), .CO1(n6808), .S0(out_b[24]), 
            .S1(out_b[25]));
    defparam real_a_15__I_0_10.INIT0 = "0xc33c";
    defparam real_a_15__I_0_10.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_8 (.A0(GND_net), 
            .B0(real_a[6]), .C0(out_b_31__N_146[6]), .D0(n6804), .CI0(n6804), 
            .A1(GND_net), .B1(real_a[7]), .C1(out_b_31__N_146[7]), .D1(n11530), 
            .CI1(n11530), .CO0(n11530), .CO1(n6806), .S0(out_b[22]), 
            .S1(out_b[23]));
    defparam real_a_15__I_0_8.INIT0 = "0xc33c";
    defparam real_a_15__I_0_8.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_6 (.A0(GND_net), 
            .B0(real_a[4]), .C0(out_b_31__N_146[4]), .D0(n6802), .CI0(n6802), 
            .A1(GND_net), .B1(real_a[5]), .C1(out_b_31__N_146[5]), .D1(n11527), 
            .CI1(n11527), .CO0(n11527), .CO1(n6804), .S0(out_b[20]), 
            .S1(out_b[21]));
    defparam real_a_15__I_0_6.INIT0 = "0xc33c";
    defparam real_a_15__I_0_6.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i2_1_lut (.A(img_btw[1]), 
            .Z(out_b_15__N_402[1]));
    defparam sub_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i1_1_lut (.A(img_btw[0]), 
            .Z(out_b_15__N_402[0]));
    defparam sub_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_4 (.A0(GND_net), 
            .B0(real_a[2]), .C0(out_b_31__N_146[2]), .D0(n6800), .CI0(n6800), 
            .A1(GND_net), .B1(real_a[3]), .C1(out_b_31__N_146[3]), .D1(n11524), 
            .CI1(n11524), .CO0(n11524), .CO1(n6802), .S0(out_b[18]), 
            .S1(out_b[19]));
    defparam real_a_15__I_0_4.INIT0 = "0xc33c";
    defparam real_a_15__I_0_4.INIT1 = "0xc33c";
    (* lineinfo="@4(37[18],37[35])" *) FA2 real_a_15__I_0_2 (.A0(GND_net), 
            .B0(real_a[0]), .C0(out_b_31__N_146[0]), .D0(VCC_net), .A1(GND_net), 
            .B1(real_a[1]), .C1(out_b_31__N_146[1]), .D1(n11521), .CI1(n11521), 
            .CO0(n11521), .CO1(n6800), .S0(out_b[16]), .S1(out_b[17]));
    defparam real_a_15__I_0_2.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_17 (.A0(GND_net), 
            .B0(n6371), .C0(n6372), .D0(n6787), .CI0(n6787), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n11419), .CI1(n11419), .CO0(n11419), 
            .S0(out_a[31]));
    defparam real_a_15__I_0_2_17.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_17.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_15 (.A0(GND_net), 
            .B0(n6375), .C0(n6376), .D0(n6785), .CI0(n6785), .A1(GND_net), 
            .B1(n6373), .C1(n6374), .D1(n11404), .CI1(n11404), .CO0(n11404), 
            .CO1(n6787), .S0(out_a[29]), .S1(out_a[30]));
    defparam real_a_15__I_0_2_15.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_15.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_13 (.A0(GND_net), 
            .B0(n6379), .C0(n6380), .D0(n6783), .CI0(n6783), .A1(GND_net), 
            .B1(n6377), .C1(n6378), .D1(n11389), .CI1(n11389), .CO0(n11389), 
            .CO1(n6785), .S0(out_a[27]), .S1(out_a[28]));
    defparam real_a_15__I_0_2_13.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_13.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_11 (.A0(GND_net), 
            .B0(n6383), .C0(n6384), .D0(n6781), .CI0(n6781), .A1(GND_net), 
            .B1(n6381), .C1(n6382), .D1(n11374), .CI1(n11374), .CO0(n11374), 
            .CO1(n6783), .S0(out_a[25]), .S1(out_a[26]));
    defparam real_a_15__I_0_2_11.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_11.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_9 (.A0(GND_net), 
            .B0(n6387), .C0(n6388), .D0(n6779), .CI0(n6779), .A1(GND_net), 
            .B1(n6385), .C1(n6386), .D1(n11359), .CI1(n11359), .CO0(n11359), 
            .CO1(n6781), .S0(out_a[23]), .S1(out_a[24]));
    defparam real_a_15__I_0_2_9.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_9.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_7 (.A0(GND_net), 
            .B0(n6391), .C0(n6392), .D0(n6777), .CI0(n6777), .A1(GND_net), 
            .B1(n6389), .C1(n6390), .D1(n11344), .CI1(n11344), .CO0(n11344), 
            .CO1(n6779), .S0(out_a[21]), .S1(out_a[22]));
    defparam real_a_15__I_0_2_7.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_7.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_5 (.A0(GND_net), 
            .B0(n6395), .C0(n6396), .D0(n6775), .CI0(n6775), .A1(GND_net), 
            .B1(n6393), .C1(n6394), .D1(n11329), .CI1(n11329), .CO0(n11329), 
            .CO1(n6777), .S0(out_a[19]), .S1(out_a[20]));
    defparam real_a_15__I_0_2_5.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_5.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_3 (.A0(GND_net), 
            .B0(n6399), .C0(n6400), .D0(n6773), .CI0(n6773), .A1(GND_net), 
            .B1(n6397), .C1(n6398), .D1(n11314), .CI1(n11314), .CO0(n11314), 
            .CO1(n6775), .S0(out_a[17]), .S1(out_a[18]));
    defparam real_a_15__I_0_2_3.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_3.INIT1 = "0xc33c";
    (* lineinfo="@4(33[18],33[35])" *) FA2 real_a_15__I_0_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n6401), .C1(n6402), 
            .D1(n11299), .CI1(n11299), .CO0(n11299), .CO1(n6773), .S1(out_a[16]));
    defparam real_a_15__I_0_2_1.INIT0 = "0xc33c";
    defparam real_a_15__I_0_2_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i8_1_lut (.A(img_btw[7]), 
            .Z(out_b_15__N_402[7]));
    defparam sub_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i7_1_lut (.A(img_btw[6]), 
            .Z(out_b_15__N_402[6]));
    defparam sub_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i10_1_lut (.A(img_btw[9]), 
            .Z(out_b_15__N_402[9]));
    defparam sub_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i9_1_lut (.A(img_btw[8]), 
            .Z(out_b_15__N_402[8]));
    defparam sub_6_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i4_1_lut (.A(img_btw[3]), 
            .Z(out_b_15__N_402[3]));
    defparam sub_6_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i3_1_lut (.A(img_btw[2]), 
            .Z(out_b_15__N_402[2]));
    defparam sub_6_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5941_2_lut (.A(real_btw[0]), 
            .B(fft_load_c), .Z(n6402));
    defparam i5941_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5651_3_lut (.A(real_a[0]), 
            .B(din_c_0), .C(fft_load_c), .Z(n6401));
    defparam i5651_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5945_2_lut (.A(real_btw[2]), 
            .B(fft_load_c), .Z(n6398));
    defparam i5945_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5647_3_lut (.A(real_a[2]), 
            .B(din_c_2), .C(fft_load_c), .Z(n6397));
    defparam i5647_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5943_2_lut (.A(real_btw[1]), 
            .B(fft_load_c), .Z(n6400));
    defparam i5943_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5649_3_lut (.A(real_a[1]), 
            .B(din_c_1), .C(fft_load_c), .Z(n6399));
    defparam i5649_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5948_2_lut (.A(real_btw[4]), 
            .B(fft_load_c), .Z(n6394));
    defparam i5948_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5643_3_lut (.A(real_a[4]), 
            .B(din_c_4), .C(fft_load_c), .Z(n6393));
    defparam i5643_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5947_2_lut (.A(real_btw[3]), 
            .B(fft_load_c), .Z(n6396));
    defparam i5947_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5645_3_lut (.A(real_a[3]), 
            .B(din_c_3), .C(fft_load_c), .Z(n6395));
    defparam i5645_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5937_2_lut (.A(real_btw[6]), 
            .B(fft_load_c), .Z(n6390));
    defparam i5937_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5639_3_lut (.A(real_a[6]), 
            .B(din_c_6), .C(fft_load_c), .Z(n6389));
    defparam i5639_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5936_2_lut (.A(real_btw[5]), 
            .B(fft_load_c), .Z(n6392));
    defparam i5936_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5641_3_lut (.A(real_a[5]), 
            .B(din_c_5), .C(fft_load_c), .Z(n6391));
    defparam i5641_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5946_2_lut (.A(real_btw[8]), 
            .B(fft_load_c), .Z(n6386));
    defparam i5946_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5635_3_lut (.A(real_a[8]), 
            .B(din_c_8), .C(fft_load_c), .Z(n6385));
    defparam i5635_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5938_2_lut (.A(real_btw[7]), 
            .B(fft_load_c), .Z(n6388));
    defparam i5938_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5637_3_lut (.A(real_a[7]), 
            .B(din_c_7), .C(fft_load_c), .Z(n6387));
    defparam i5637_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5950_2_lut (.A(real_btw[10]), 
            .B(fft_load_c), .Z(n6382));
    defparam i5950_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i6_1_lut (.A(img_btw[5]), 
            .Z(out_b_15__N_402[5]));
    defparam sub_6_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5631_3_lut (.A(real_a[10]), 
            .B(din_c_10), .C(fft_load_c), .Z(n6381));
    defparam i5631_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5949_2_lut (.A(real_btw[9]), 
            .B(fft_load_c), .Z(n6384));
    defparam i5949_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5633_3_lut (.A(real_a[9]), 
            .B(din_c_9), .C(fft_load_c), .Z(n6383));
    defparam i5633_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5944_2_lut (.A(real_btw[12]), 
            .B(fft_load_c), .Z(n6378));
    defparam i5944_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))", lineinfo="@4(38[18],38[33])" *) LUT4 sub_6_inv_0_i5_1_lut (.A(img_btw[4]), 
            .Z(out_b_15__N_402[4]));
    defparam sub_6_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5627_3_lut (.A(real_a[12]), 
            .B(din_c_12), .C(fft_load_c), .Z(n6377));
    defparam i5627_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5951_2_lut (.A(real_btw[11]), 
            .B(fft_load_c), .Z(n6380));
    defparam i5951_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5629_3_lut (.A(real_a[11]), 
            .B(din_c_11), .C(fft_load_c), .Z(n6379));
    defparam i5629_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5942_2_lut (.A(real_btw[14]), 
            .B(fft_load_c), .Z(n6374));
    defparam i5942_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5623_3_lut (.A(real_a[14]), 
            .B(din_c_14), .C(fft_load_c), .Z(n6373));
    defparam i5623_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5939_2_lut (.A(real_btw[13]), 
            .B(fft_load_c), .Z(n6376));
    defparam i5939_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5625_3_lut (.A(real_a[13]), 
            .B(din_c_13), .C(fft_load_c), .Z(n6375));
    defparam i5625_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@4(33[18],33[35])" *) LUT4 i5940_2_lut (.A(real_btw[15]), 
            .B(fft_load_c), .Z(n6372));
    defparam i5940_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(33[18],33[35])" *) LUT4 i5621_3_lut (.A(real_a[15]), 
            .B(din_c_15), .C(fft_load_c), .Z(n6371));
    defparam i5621_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i2_1_lut (.A(real_btw[1]), 
            .Z(out_b_31__N_146[1]));
    defparam sub_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i1_1_lut (.A(real_btw[0]), 
            .Z(out_b_31__N_146[0]));
    defparam sub_5_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i4_1_lut (.A(real_btw[3]), 
            .Z(out_b_31__N_146[3]));
    defparam sub_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i3_1_lut (.A(real_btw[2]), 
            .Z(out_b_31__N_146[2]));
    defparam sub_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i6_1_lut (.A(real_btw[5]), 
            .Z(out_b_31__N_146[5]));
    defparam sub_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i5_1_lut (.A(real_btw[4]), 
            .Z(out_b_31__N_146[4]));
    defparam sub_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@4(37[18],37[35])" *) LUT4 sub_5_inv_0_i8_1_lut (.A(real_btw[7]), 
            .Z(out_b_31__N_146[7]));
    defparam sub_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=2, LSE_RCOL=29, LSE_LLINE=23, LSE_RLINE=28, lineinfo="@4(23[2],28[29])" *) cmplxmult tw_mult ({img_b}, 
            {img_tw}, {img_btw}, {real_b}, {real_btw}, {real_tw});
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module cmplxmult
//

module cmplxmult (input [15:0]img_b, input [15:0]img_tw, output [15:0]img_btw, 
            input [15:0]real_b, output [15:0]real_btw, input [15:0]real_tw);
    
    wire [15:0]ia_ib;
    wire [15:0]real_btw_15__N_751;
    
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i1_1_lut (.A(ia_ib[0]), 
            .Z(real_btw_15__N_751[0]));
    defparam sub_3_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i3_1_lut (.A(ia_ib[2]), 
            .Z(real_btw_15__N_751[2]));
    defparam sub_3_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i2_1_lut (.A(ia_ib[1]), 
            .Z(real_btw_15__N_751[1]));
    defparam sub_3_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i5_1_lut (.A(ia_ib[4]), 
            .Z(real_btw_15__N_751[4]));
    defparam sub_3_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i4_1_lut (.A(ia_ib[3]), 
            .Z(real_btw_15__N_751[3]));
    defparam sub_3_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i7_1_lut (.A(ia_ib[6]), 
            .Z(real_btw_15__N_751[6]));
    defparam sub_3_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i6_1_lut (.A(ia_ib[5]), 
            .Z(real_btw_15__N_751[5]));
    defparam sub_3_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i9_1_lut (.A(ia_ib[8]), 
            .Z(real_btw_15__N_751[8]));
    defparam sub_3_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i8_1_lut (.A(ia_ib[7]), 
            .Z(real_btw_15__N_751[7]));
    defparam sub_3_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i11_1_lut (.A(ia_ib[10]), 
            .Z(real_btw_15__N_751[10]));
    defparam sub_3_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i10_1_lut (.A(ia_ib[9]), 
            .Z(real_btw_15__N_751[9]));
    defparam sub_3_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i13_1_lut (.A(ia_ib[12]), 
            .Z(real_btw_15__N_751[12]));
    defparam sub_3_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i12_1_lut (.A(ia_ib[11]), 
            .Z(real_btw_15__N_751[11]));
    defparam sub_3_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i15_1_lut (.A(ia_ib[14]), 
            .Z(real_btw_15__N_751[14]));
    defparam sub_3_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i14_1_lut (.A(ia_ib[13]), 
            .Z(real_btw_15__N_751[13]));
    defparam sub_3_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@5(18[30],18[43])" *) LUT4 sub_3_inv_0_i16_1_lut (.A(ia_ib[15]), 
            .Z(real_btw_15__N_751[15]));
    defparam sub_3_inv_0_i16_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=39, LSE_RCOL=86, LSE_LLINE=16, LSE_RLINE=16, lineinfo="@5(16[39],16[86])" *) multiply mult4 ({ia_ib}, 
            {img_b}, {img_tw});
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=39, LSE_RCOL=87, LSE_LLINE=14, LSE_RLINE=14, lineinfo="@5(14[39],14[87])" *) multiply_U19 mult2 ({ia_ib}, 
            {img_btw}, {real_b}, {img_tw});
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=39, LSE_RCOL=88, LSE_LLINE=13, LSE_RLINE=13, lineinfo="@5(13[39],13[88])" *) multiply_U20 mult1 ({real_btw_15__N_751}, 
            {real_btw}, {real_b}, {real_tw});
    
endmodule

//
// Verilog Description of module multiply
//

module multiply (output [15:0]ia_ib, input [15:0]img_b, input [15:0]img_tw);
    
    wire [31:0]prod_full;
    
    wire n6667, n11428, GND_net, n6665, n11416, n6663, n11401, 
        n6661, n11386, n6659, n11371, n6657, n11356, n6655, n11341, 
        n6653, n11326, n11311;
    
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_17 (.A0(GND_net), 
            .B0(prod_full[30]), .C0(GND_net), .D0(n6667), .CI0(n6667), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11428), .CI1(n11428), 
            .CO0(n11428), .S0(ia_ib[15]));
    defparam prod_full_30__I_0_17.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_15 (.A0(GND_net), 
            .B0(prod_full[28]), .C0(prod_full[13]), .D0(n6665), .CI0(n6665), 
            .A1(GND_net), .B1(prod_full[29]), .C1(prod_full[14]), .D1(n11416), 
            .CI1(n11416), .CO0(n11416), .CO1(n6667), .S0(ia_ib[13]), 
            .S1(ia_ib[14]));
    defparam prod_full_30__I_0_15.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_13 (.A0(GND_net), 
            .B0(prod_full[26]), .C0(prod_full[11]), .D0(n6663), .CI0(n6663), 
            .A1(GND_net), .B1(prod_full[27]), .C1(prod_full[12]), .D1(n11401), 
            .CI1(n11401), .CO0(n11401), .CO1(n6665), .S0(ia_ib[11]), 
            .S1(ia_ib[12]));
    defparam prod_full_30__I_0_13.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_11 (.A0(GND_net), 
            .B0(prod_full[24]), .C0(prod_full[9]), .D0(n6661), .CI0(n6661), 
            .A1(GND_net), .B1(prod_full[25]), .C1(prod_full[10]), .D1(n11386), 
            .CI1(n11386), .CO0(n11386), .CO1(n6663), .S0(ia_ib[9]), 
            .S1(ia_ib[10]));
    defparam prod_full_30__I_0_11.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_11.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_9 (.A0(GND_net), 
            .B0(prod_full[22]), .C0(prod_full[7]), .D0(n6659), .CI0(n6659), 
            .A1(GND_net), .B1(prod_full[23]), .C1(prod_full[8]), .D1(n11371), 
            .CI1(n11371), .CO0(n11371), .CO1(n6661), .S0(ia_ib[7]), 
            .S1(ia_ib[8]));
    defparam prod_full_30__I_0_9.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_7 (.A0(GND_net), 
            .B0(prod_full[20]), .C0(prod_full[5]), .D0(n6657), .CI0(n6657), 
            .A1(GND_net), .B1(prod_full[21]), .C1(prod_full[6]), .D1(n11356), 
            .CI1(n11356), .CO0(n11356), .CO1(n6659), .S0(ia_ib[5]), 
            .S1(ia_ib[6]));
    defparam prod_full_30__I_0_7.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_5 (.A0(GND_net), 
            .B0(prod_full[18]), .C0(prod_full[3]), .D0(n6655), .CI0(n6655), 
            .A1(GND_net), .B1(prod_full[19]), .C1(prod_full[4]), .D1(n11341), 
            .CI1(n11341), .CO0(n11341), .CO1(n6657), .S0(ia_ib[3]), 
            .S1(ia_ib[4]));
    defparam prod_full_30__I_0_5.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_3 (.A0(GND_net), 
            .B0(prod_full[16]), .C0(prod_full[1]), .D0(n6653), .CI0(n6653), 
            .A1(GND_net), .B1(prod_full[17]), .C1(prod_full[2]), .D1(n11326), 
            .CI1(n11326), .CO0(n11326), .CO1(n6655), .S0(ia_ib[1]), 
            .S1(ia_ib[2]));
    defparam prod_full_30__I_0_3.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 prod_full_30__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(prod_full[15]), 
            .C1(prod_full[0]), .D1(n11311), .CI1(n11311), .CO0(n11311), 
            .CO1(n6653), .S1(ia_ib[0]));
    defparam prod_full_30__I_0_1.INIT0 = "0xc33c";
    defparam prod_full_30__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@10(12[24],12[29])" *) MAC16 img_b_0__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(img_b[15]), .A14(img_b[14]), .A13(img_b[13]), 
            .A12(img_b[12]), .A11(img_b[11]), .A10(img_b[10]), .A9(img_b[9]), 
            .A8(img_b[8]), .A7(img_b[7]), .A6(img_b[6]), .A5(img_b[5]), 
            .A4(img_b[4]), .A3(img_b[3]), .A2(img_b[2]), .A1(img_b[1]), 
            .A0(img_b[0]), .B15(img_tw[15]), .B14(img_tw[14]), .B13(img_tw[13]), 
            .B12(img_tw[12]), .B11(img_tw[11]), .B10(img_tw[10]), .B9(img_tw[9]), 
            .B8(img_tw[8]), .B7(img_tw[7]), .B6(img_tw[6]), .B5(img_tw[5]), 
            .B4(img_tw[4]), .B3(img_tw[3]), .B2(img_tw[2]), .B1(img_tw[1]), 
            .B0(img_tw[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam img_b_0__I_0.NEG_TRIGGER = "0b0";
    defparam img_b_0__I_0.A_REG = "0b0";
    defparam img_b_0__I_0.B_REG = "0b0";
    defparam img_b_0__I_0.C_REG = "0b0";
    defparam img_b_0__I_0.D_REG = "0b0";
    defparam img_b_0__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam img_b_0__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam img_b_0__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam img_b_0__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam img_b_0__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam img_b_0__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam img_b_0__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam img_b_0__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam img_b_0__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam img_b_0__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam img_b_0__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam img_b_0__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam img_b_0__I_0.MODE_8x8 = "0b0";
    defparam img_b_0__I_0.A_SIGNED = "0b0";
    defparam img_b_0__I_0.B_SIGNED = "0b0";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module multiply_U19
//

module multiply_U19 (input [15:0]ia_ib, output [15:0]img_btw, input [15:0]real_b, 
            input [15:0]img_tw);
    
    wire [31:0]prod_full;
    
    wire n6733, n11515, GND_net, n6418, n6731, n11506, n6416, 
        n6417, n6729, n11497, n6414, n6415, n6727, n11488, n6412, 
        n6413, n6725, n11470, n6410, n6411, n6723, n11461, n6408, 
        n6409, n6721, n11452, n6406, n6407, n6719, n11443, n6404, 
        n6405, n11437, n6403, n6650, n11518, n6648, n11509, n6646, 
        n11500, n6644, n11491, n6642, n11473, n6640, n11464, n6638, 
        n11455, n6636, n11446, n11440;
    
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_17 (.A0(GND_net), .B0(n6418), 
            .C0(ia_ib[15]), .D0(n6733), .CI0(n6733), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n11515), .CI1(n11515), .CO0(n11515), .S0(img_btw[15]));
    defparam add_5655_17.INIT0 = "0xc33c";
    defparam add_5655_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_15 (.A0(GND_net), .B0(n6416), 
            .C0(ia_ib[13]), .D0(n6731), .CI0(n6731), .A1(GND_net), .B1(n6417), 
            .C1(ia_ib[14]), .D1(n11506), .CI1(n11506), .CO0(n11506), 
            .CO1(n6733), .S0(img_btw[13]), .S1(img_btw[14]));
    defparam add_5655_15.INIT0 = "0xc33c";
    defparam add_5655_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_13 (.A0(GND_net), .B0(n6414), 
            .C0(ia_ib[11]), .D0(n6729), .CI0(n6729), .A1(GND_net), .B1(n6415), 
            .C1(ia_ib[12]), .D1(n11497), .CI1(n11497), .CO0(n11497), 
            .CO1(n6731), .S0(img_btw[11]), .S1(img_btw[12]));
    defparam add_5655_13.INIT0 = "0xc33c";
    defparam add_5655_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_11 (.A0(GND_net), .B0(n6412), 
            .C0(ia_ib[9]), .D0(n6727), .CI0(n6727), .A1(GND_net), .B1(n6413), 
            .C1(ia_ib[10]), .D1(n11488), .CI1(n11488), .CO0(n11488), 
            .CO1(n6729), .S0(img_btw[9]), .S1(img_btw[10]));
    defparam add_5655_11.INIT0 = "0xc33c";
    defparam add_5655_11.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_9 (.A0(GND_net), .B0(n6410), 
            .C0(ia_ib[7]), .D0(n6725), .CI0(n6725), .A1(GND_net), .B1(n6411), 
            .C1(ia_ib[8]), .D1(n11470), .CI1(n11470), .CO0(n11470), 
            .CO1(n6727), .S0(img_btw[7]), .S1(img_btw[8]));
    defparam add_5655_9.INIT0 = "0xc33c";
    defparam add_5655_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_7 (.A0(GND_net), .B0(n6408), 
            .C0(ia_ib[5]), .D0(n6723), .CI0(n6723), .A1(GND_net), .B1(n6409), 
            .C1(ia_ib[6]), .D1(n11461), .CI1(n11461), .CO0(n11461), 
            .CO1(n6725), .S0(img_btw[5]), .S1(img_btw[6]));
    defparam add_5655_7.INIT0 = "0xc33c";
    defparam add_5655_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_5 (.A0(GND_net), .B0(n6406), 
            .C0(ia_ib[3]), .D0(n6721), .CI0(n6721), .A1(GND_net), .B1(n6407), 
            .C1(ia_ib[4]), .D1(n11452), .CI1(n11452), .CO0(n11452), 
            .CO1(n6723), .S0(img_btw[3]), .S1(img_btw[4]));
    defparam add_5655_5.INIT0 = "0xc33c";
    defparam add_5655_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_3 (.A0(GND_net), .B0(n6404), 
            .C0(ia_ib[1]), .D0(n6719), .CI0(n6719), .A1(GND_net), .B1(n6405), 
            .C1(ia_ib[2]), .D1(n11443), .CI1(n11443), .CO0(n11443), 
            .CO1(n6721), .S0(img_btw[1]), .S1(img_btw[2]));
    defparam add_5655_3.INIT0 = "0xc33c";
    defparam add_5655_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5655_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n6403), .C1(ia_ib[0]), .D1(n11437), 
            .CI1(n11437), .CO0(n11437), .CO1(n6719), .S1(img_btw[0]));
    defparam add_5655_1.INIT0 = "0xc33c";
    defparam add_5655_1.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_17 (.A0(GND_net), 
            .B0(GND_net), .C0(prod_full[30]), .D0(n6650), .CI0(n6650), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11518), .CI1(n11518), 
            .CO0(n11518), .S0(n6418));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_17.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_15 (.A0(GND_net), 
            .B0(prod_full[13]), .C0(prod_full[28]), .D0(n6648), .CI0(n6648), 
            .A1(GND_net), .B1(prod_full[14]), .C1(prod_full[29]), .D1(n11509), 
            .CI1(n11509), .CO0(n11509), .CO1(n6650), .S0(n6416), .S1(n6417));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_15.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_13 (.A0(GND_net), 
            .B0(prod_full[11]), .C0(prod_full[26]), .D0(n6646), .CI0(n6646), 
            .A1(GND_net), .B1(prod_full[12]), .C1(prod_full[27]), .D1(n11500), 
            .CI1(n11500), .CO0(n11500), .CO1(n6648), .S0(n6414), .S1(n6415));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_13.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_13.INIT1 = "0xc33c";
    (* lineinfo="@10(12[24],12[29])" *) MAC16 real_b_0__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(real_b[15]), .A14(real_b[14]), .A13(real_b[13]), 
            .A12(real_b[12]), .A11(real_b[11]), .A10(real_b[10]), .A9(real_b[9]), 
            .A8(real_b[8]), .A7(real_b[7]), .A6(real_b[6]), .A5(real_b[5]), 
            .A4(real_b[4]), .A3(real_b[3]), .A2(real_b[2]), .A1(real_b[1]), 
            .A0(real_b[0]), .B15(img_tw[15]), .B14(img_tw[14]), .B13(img_tw[13]), 
            .B12(img_tw[12]), .B11(img_tw[11]), .B10(img_tw[10]), .B9(img_tw[9]), 
            .B8(img_tw[8]), .B7(img_tw[7]), .B6(img_tw[6]), .B5(img_tw[5]), 
            .B4(img_tw[4]), .B3(img_tw[3]), .B2(img_tw[2]), .B1(img_tw[1]), 
            .B0(img_tw[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam real_b_0__I_0.NEG_TRIGGER = "0b0";
    defparam real_b_0__I_0.A_REG = "0b0";
    defparam real_b_0__I_0.B_REG = "0b0";
    defparam real_b_0__I_0.C_REG = "0b0";
    defparam real_b_0__I_0.D_REG = "0b0";
    defparam real_b_0__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam real_b_0__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam real_b_0__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0.MODE_8x8 = "0b0";
    defparam real_b_0__I_0.A_SIGNED = "0b0";
    defparam real_b_0__I_0.B_SIGNED = "0b0";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_11 (.A0(GND_net), 
            .B0(prod_full[9]), .C0(prod_full[24]), .D0(n6644), .CI0(n6644), 
            .A1(GND_net), .B1(prod_full[10]), .C1(prod_full[25]), .D1(n11491), 
            .CI1(n11491), .CO0(n11491), .CO1(n6646), .S0(n6412), .S1(n6413));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_11.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_11.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_9 (.A0(GND_net), 
            .B0(prod_full[7]), .C0(prod_full[22]), .D0(n6642), .CI0(n6642), 
            .A1(GND_net), .B1(prod_full[8]), .C1(prod_full[23]), .D1(n11473), 
            .CI1(n11473), .CO0(n11473), .CO1(n6644), .S0(n6410), .S1(n6411));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_9.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_7 (.A0(GND_net), 
            .B0(prod_full[5]), .C0(prod_full[20]), .D0(n6640), .CI0(n6640), 
            .A1(GND_net), .B1(prod_full[6]), .C1(prod_full[21]), .D1(n11464), 
            .CI1(n11464), .CO0(n11464), .CO1(n6642), .S0(n6408), .S1(n6409));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_7.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_5 (.A0(GND_net), 
            .B0(prod_full[3]), .C0(prod_full[18]), .D0(n6638), .CI0(n6638), 
            .A1(GND_net), .B1(prod_full[4]), .C1(prod_full[19]), .D1(n11455), 
            .CI1(n11455), .CO0(n11455), .CO1(n6640), .S0(n6406), .S1(n6407));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_5.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_3 (.A0(GND_net), 
            .B0(prod_full[1]), .C0(prod_full[16]), .D0(n6636), .CI0(n6636), 
            .A1(GND_net), .B1(prod_full[2]), .C1(prod_full[17]), .D1(n11446), 
            .CI1(n11446), .CO0(n11446), .CO1(n6638), .S0(n6404), .S1(n6405));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_3.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_1_add_5_2_add_1_2_add_1_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(prod_full[0]), 
            .C1(prod_full[15]), .D1(n11440), .CI1(n11440), .CO0(n11440), 
            .CO1(n6636), .S1(n6403));
    defparam add_4_add_1_add_5_2_add_1_2_add_1_1.INIT0 = "0xc33c";
    defparam add_4_add_1_add_5_2_add_1_2_add_1_1.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module multiply_U20
//

module multiply_U20 (input [15:0]real_btw_15__N_751, output [15:0]real_btw, 
            input [15:0]real_b, input [15:0]real_tw);
    
    wire [31:0]prod_full;
    
    wire n6676, n11362, GND_net;
    wire [15:0]n6510;
    
    wire n6678, n6674, n11347, n6672, n11332, n6670, n11317, n11302, 
        n6716, n11413, n6544;
    wire [14:0]n6528;
    
    wire n6714, n11398, n6712, n11383, n6710, n11368, n6708, n11353, 
        n6706, n11338, n6704, n11323, n11308, VCC_net, n6701, 
        n11425, n6699, n11410, n6697, n11395, n6695, n11380, n6693, 
        n11365, n6691, n11350, n6689, n11335, n6687, n11320, n11305, 
        n6684, n11422, n6682, n11407, n6680, n11392, n11377;
    
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_9 (.A0(GND_net), .B0(n6510[7]), 
            .C0(real_btw_15__N_751[7]), .D0(n6676), .CI0(n6676), .A1(GND_net), 
            .B1(n6510[8]), .C1(real_btw_15__N_751[8]), .D1(n11362), .CI1(n11362), 
            .CO0(n11362), .CO1(n6678), .S0(real_btw[7]), .S1(real_btw[8]));
    defparam add_5652_9.INIT0 = "0xc33c";
    defparam add_5652_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_7 (.A0(GND_net), .B0(n6510[5]), 
            .C0(real_btw_15__N_751[5]), .D0(n6674), .CI0(n6674), .A1(GND_net), 
            .B1(n6510[6]), .C1(real_btw_15__N_751[6]), .D1(n11347), .CI1(n11347), 
            .CO0(n11347), .CO1(n6676), .S0(real_btw[5]), .S1(real_btw[6]));
    defparam add_5652_7.INIT0 = "0xc33c";
    defparam add_5652_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_5 (.A0(GND_net), .B0(n6510[3]), 
            .C0(real_btw_15__N_751[3]), .D0(n6672), .CI0(n6672), .A1(GND_net), 
            .B1(n6510[4]), .C1(real_btw_15__N_751[4]), .D1(n11332), .CI1(n11332), 
            .CO0(n11332), .CO1(n6674), .S0(real_btw[3]), .S1(real_btw[4]));
    defparam add_5652_5.INIT0 = "0xc33c";
    defparam add_5652_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_3 (.A0(GND_net), .B0(n6510[1]), 
            .C0(real_btw_15__N_751[1]), .D0(n6670), .CI0(n6670), .A1(GND_net), 
            .B1(n6510[2]), .C1(real_btw_15__N_751[2]), .D1(n11317), .CI1(n11317), 
            .CO0(n11317), .CO1(n6672), .S0(real_btw[1]), .S1(real_btw[2]));
    defparam add_5652_3.INIT0 = "0xc33c";
    defparam add_5652_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n6510[0]), .C1(real_btw_15__N_751[0]), 
            .D1(n11302), .CI1(n11302), .CO0(n11302), .CO1(n6670), .S1(real_btw[0]));
    defparam add_5652_1.INIT0 = "0xc33c";
    defparam add_5652_1.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_15 (.A0(GND_net), .B0(prod_full[13]), 
            .C0(GND_net), .D0(n6716), .CI0(n6716), .A1(GND_net), .B1(prod_full[14]), 
            .C1(GND_net), .D1(n11413), .CI1(n11413), .CO0(n11413), .CO1(n6544), 
            .S0(n6528[13]), .S1(n6528[14]));
    defparam add_5654_15.INIT0 = "0xc33c";
    defparam add_5654_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_13 (.A0(GND_net), .B0(prod_full[11]), 
            .C0(GND_net), .D0(n6714), .CI0(n6714), .A1(GND_net), .B1(prod_full[12]), 
            .C1(GND_net), .D1(n11398), .CI1(n11398), .CO0(n11398), .CO1(n6716), 
            .S0(n6528[11]), .S1(n6528[12]));
    defparam add_5654_13.INIT0 = "0xc33c";
    defparam add_5654_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_11 (.A0(GND_net), .B0(prod_full[9]), 
            .C0(GND_net), .D0(n6712), .CI0(n6712), .A1(GND_net), .B1(prod_full[10]), 
            .C1(GND_net), .D1(n11383), .CI1(n11383), .CO0(n11383), .CO1(n6714), 
            .S0(n6528[9]), .S1(n6528[10]));
    defparam add_5654_11.INIT0 = "0xc33c";
    defparam add_5654_11.INIT1 = "0xc33c";
    (* lineinfo="@10(12[24],12[29])" *) MAC16 real_b_0__I_0_2 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(real_b[15]), .A14(real_b[14]), .A13(real_b[13]), 
            .A12(real_b[12]), .A11(real_b[11]), .A10(real_b[10]), .A9(real_b[9]), 
            .A8(real_b[8]), .A7(real_b[7]), .A6(real_b[6]), .A5(real_b[5]), 
            .A4(real_b[4]), .A3(real_b[3]), .A2(real_b[2]), .A1(real_b[1]), 
            .A0(real_b[0]), .B15(real_tw[15]), .B14(real_tw[14]), .B13(real_tw[13]), 
            .B12(real_tw[12]), .B11(real_tw[11]), .B10(real_tw[10]), .B9(real_tw[9]), 
            .B8(real_tw[8]), .B7(real_tw[7]), .B6(real_tw[6]), .B5(real_tw[5]), 
            .B4(real_tw[4]), .B3(real_tw[3]), .B2(real_tw[2]), .B1(real_tw[1]), 
            .B0(real_tw[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam real_b_0__I_0_2.NEG_TRIGGER = "0b0";
    defparam real_b_0__I_0_2.A_REG = "0b0";
    defparam real_b_0__I_0_2.B_REG = "0b0";
    defparam real_b_0__I_0_2.C_REG = "0b0";
    defparam real_b_0__I_0_2.D_REG = "0b0";
    defparam real_b_0__I_0_2.TOP_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0_2.BOT_8x8_MULT_REG = "0b0";
    defparam real_b_0__I_0_2.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam real_b_0__I_0_2.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam real_b_0__I_0_2.TOPOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0_2.TOPADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0_2.TOPADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0_2.TOPADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0_2.BOTOUTPUT_SELECT = "0b11";
    defparam real_b_0__I_0_2.BOTADDSUB_LOWERINPUT = "0b00";
    defparam real_b_0__I_0_2.BOTADDSUB_UPPERINPUT = "0b0";
    defparam real_b_0__I_0_2.BOTADDSUB_CARRYSELECT = "0b00";
    defparam real_b_0__I_0_2.MODE_8x8 = "0b0";
    defparam real_b_0__I_0_2.A_SIGNED = "0b0";
    defparam real_b_0__I_0_2.B_SIGNED = "0b0";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_9 (.A0(GND_net), .B0(prod_full[7]), 
            .C0(GND_net), .D0(n6710), .CI0(n6710), .A1(GND_net), .B1(prod_full[8]), 
            .C1(GND_net), .D1(n11368), .CI1(n11368), .CO0(n11368), .CO1(n6712), 
            .S0(n6528[7]), .S1(n6528[8]));
    defparam add_5654_9.INIT0 = "0xc33c";
    defparam add_5654_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_7 (.A0(GND_net), .B0(prod_full[5]), 
            .C0(GND_net), .D0(n6708), .CI0(n6708), .A1(GND_net), .B1(prod_full[6]), 
            .C1(GND_net), .D1(n11353), .CI1(n11353), .CO0(n11353), .CO1(n6710), 
            .S0(n6528[5]), .S1(n6528[6]));
    defparam add_5654_7.INIT0 = "0xc33c";
    defparam add_5654_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_5 (.A0(GND_net), .B0(prod_full[3]), 
            .C0(GND_net), .D0(n6706), .CI0(n6706), .A1(GND_net), .B1(prod_full[4]), 
            .C1(GND_net), .D1(n11338), .CI1(n11338), .CO0(n11338), .CO1(n6708), 
            .S0(n6528[3]), .S1(n6528[4]));
    defparam add_5654_5.INIT0 = "0xc33c";
    defparam add_5654_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_3 (.A0(GND_net), .B0(prod_full[1]), 
            .C0(GND_net), .D0(n6704), .CI0(n6704), .A1(GND_net), .B1(prod_full[2]), 
            .C1(GND_net), .D1(n11323), .CI1(n11323), .CO0(n11323), .CO1(n6706), 
            .S0(n6528[1]), .S1(n6528[2]));
    defparam add_5654_3.INIT0 = "0xc33c";
    defparam add_5654_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5654_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(prod_full[0]), .C1(VCC_net), 
            .D1(n11308), .CI1(n11308), .CO0(n11308), .CO1(n6704), .S1(n6528[0]));
    defparam add_5654_1.INIT0 = "0xc33c";
    defparam add_5654_1.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_17 (.A0(GND_net), .B0(n6544), 
            .C0(prod_full[30]), .D0(n6701), .CI0(n6701), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n11425), .CI1(n11425), .CO0(n11425), 
            .S0(n6510[15]));
    defparam add_5653_17.INIT0 = "0xc33c";
    defparam add_5653_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_15 (.A0(GND_net), .B0(n6528[13]), 
            .C0(prod_full[28]), .D0(n6699), .CI0(n6699), .A1(GND_net), 
            .B1(n6528[14]), .C1(prod_full[29]), .D1(n11410), .CI1(n11410), 
            .CO0(n11410), .CO1(n6701), .S0(n6510[13]), .S1(n6510[14]));
    defparam add_5653_15.INIT0 = "0xc33c";
    defparam add_5653_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_13 (.A0(GND_net), .B0(n6528[11]), 
            .C0(prod_full[26]), .D0(n6697), .CI0(n6697), .A1(GND_net), 
            .B1(n6528[12]), .C1(prod_full[27]), .D1(n11395), .CI1(n11395), 
            .CO0(n11395), .CO1(n6699), .S0(n6510[11]), .S1(n6510[12]));
    defparam add_5653_13.INIT0 = "0xc33c";
    defparam add_5653_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_11 (.A0(GND_net), .B0(n6528[9]), 
            .C0(prod_full[24]), .D0(n6695), .CI0(n6695), .A1(GND_net), 
            .B1(n6528[10]), .C1(prod_full[25]), .D1(n11380), .CI1(n11380), 
            .CO0(n11380), .CO1(n6697), .S0(n6510[9]), .S1(n6510[10]));
    defparam add_5653_11.INIT0 = "0xc33c";
    defparam add_5653_11.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_9 (.A0(GND_net), .B0(n6528[7]), 
            .C0(prod_full[22]), .D0(n6693), .CI0(n6693), .A1(GND_net), 
            .B1(n6528[8]), .C1(prod_full[23]), .D1(n11365), .CI1(n11365), 
            .CO0(n11365), .CO1(n6695), .S0(n6510[7]), .S1(n6510[8]));
    defparam add_5653_9.INIT0 = "0xc33c";
    defparam add_5653_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_7 (.A0(GND_net), .B0(n6528[5]), 
            .C0(prod_full[20]), .D0(n6691), .CI0(n6691), .A1(GND_net), 
            .B1(n6528[6]), .C1(prod_full[21]), .D1(n11350), .CI1(n11350), 
            .CO0(n11350), .CO1(n6693), .S0(n6510[5]), .S1(n6510[6]));
    defparam add_5653_7.INIT0 = "0xc33c";
    defparam add_5653_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_5 (.A0(GND_net), .B0(n6528[3]), 
            .C0(prod_full[18]), .D0(n6689), .CI0(n6689), .A1(GND_net), 
            .B1(n6528[4]), .C1(prod_full[19]), .D1(n11335), .CI1(n11335), 
            .CO0(n11335), .CO1(n6691), .S0(n6510[3]), .S1(n6510[4]));
    defparam add_5653_5.INIT0 = "0xc33c";
    defparam add_5653_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_3 (.A0(GND_net), .B0(n6528[1]), 
            .C0(prod_full[16]), .D0(n6687), .CI0(n6687), .A1(GND_net), 
            .B1(n6528[2]), .C1(prod_full[17]), .D1(n11320), .CI1(n11320), 
            .CO0(n11320), .CO1(n6689), .S0(n6510[1]), .S1(n6510[2]));
    defparam add_5653_3.INIT0 = "0xc33c";
    defparam add_5653_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5653_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n6528[0]), .C1(prod_full[15]), 
            .D1(n11305), .CI1(n11305), .CO0(n11305), .CO1(n6687), .S1(n6510[0]));
    defparam add_5653_1.INIT0 = "0xc33c";
    defparam add_5653_1.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_17 (.A0(GND_net), .B0(n6510[15]), 
            .C0(real_btw_15__N_751[15]), .D0(n6684), .CI0(n6684), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n11422), .CI1(n11422), .CO0(n11422), 
            .S0(real_btw[15]));
    defparam add_5652_17.INIT0 = "0xc33c";
    defparam add_5652_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_15 (.A0(GND_net), .B0(n6510[13]), 
            .C0(real_btw_15__N_751[13]), .D0(n6682), .CI0(n6682), .A1(GND_net), 
            .B1(n6510[14]), .C1(real_btw_15__N_751[14]), .D1(n11407), 
            .CI1(n11407), .CO0(n11407), .CO1(n6684), .S0(real_btw[13]), 
            .S1(real_btw[14]));
    defparam add_5652_15.INIT0 = "0xc33c";
    defparam add_5652_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_13 (.A0(GND_net), .B0(n6510[11]), 
            .C0(real_btw_15__N_751[11]), .D0(n6680), .CI0(n6680), .A1(GND_net), 
            .B1(n6510[12]), .C1(real_btw_15__N_751[12]), .D1(n11392), 
            .CI1(n11392), .CO0(n11392), .CO1(n6682), .S0(real_btw[11]), 
            .S1(real_btw[12]));
    defparam add_5652_13.INIT0 = "0xc33c";
    defparam add_5652_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5652_11 (.A0(GND_net), .B0(n6510[9]), 
            .C0(real_btw_15__N_751[9]), .D0(n6678), .CI0(n6678), .A1(GND_net), 
            .B1(n6510[10]), .C1(real_btw_15__N_751[10]), .D1(n11377), 
            .CI1(n11377), .CO0(n11377), .CO1(n6680), .S0(real_btw[9]), 
            .S1(real_btw[10]));
    defparam add_5652_11.INIT0 = "0xc33c";
    defparam add_5652_11.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module addctrl
//

module addctrl (input clk_c, input fft_start_c, output fft_enable, input n1322, 
            input add_bitrev_c_0, input fft_load_c, output [8:0]r0_add_a, 
            input add_bitrev_c_1, input add_bitrev_c_2, input add_bitrev_c_3, 
            input add_bitrev_c_4, input add_bitrev_c_5, input add_bitrev_c_6, 
            input add_bitrev_c_7, input add_bitrev_c_8, output read_sel, 
            output mem_write0, output [8:0]r1_add_a, input reset_c, output [8:0]r1_add_b, 
            output [8:0]r0_add_b, output [7:0]add_tw, output mem_write1);
    
    wire [8:0]fft_idx;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [8:0]add_a;
    wire [8:0]fft_idx_8__N_726;
    
    wire n11476, GND_net, r1_add_a_0__N_95, n6592, n2893, n6598, 
        n11593, n6596, n11590, n6594, n11587, n11479;
    wire [8:0]r0_add_a_8__N_69;
    
    wire VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i8 (.D(fft_idx_8__N_726[8]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[8]));
    defparam fft_idx__1229__i8.REGSET = "RESET";
    defparam fft_idx__1229__i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(52[35],52[49])" *) FA2 fft_idx__1229_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r1_add_a_0__N_95), 
            .C1(fft_idx[0]), .D1(n11476), .CI1(n11476), .CO0(n11476), 
            .CO1(n6592), .S1(fft_idx_8__N_726[0]));
    defparam fft_idx__1229_add_4_1.INIT0 = "0xc33c";
    defparam fft_idx__1229_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i7 (.D(fft_idx_8__N_726[7]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[7]));
    defparam fft_idx__1229__i7.REGSET = "RESET";
    defparam fft_idx__1229__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i6 (.D(fft_idx_8__N_726[6]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[6]));
    defparam fft_idx__1229__i6.REGSET = "RESET";
    defparam fft_idx__1229__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i5 (.D(fft_idx_8__N_726[5]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[5]));
    defparam fft_idx__1229__i5.REGSET = "RESET";
    defparam fft_idx__1229__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i4 (.D(fft_idx_8__N_726[4]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[4]));
    defparam fft_idx__1229__i4.REGSET = "RESET";
    defparam fft_idx__1229__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i3 (.D(fft_idx_8__N_726[3]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[3]));
    defparam fft_idx__1229__i3.REGSET = "RESET";
    defparam fft_idx__1229__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i2 (.D(fft_idx_8__N_726[2]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[2]));
    defparam fft_idx__1229__i2.REGSET = "RESET";
    defparam fft_idx__1229__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i0 (.D(fft_idx_8__N_726[0]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[0]));
    defparam fft_idx__1229__i0.REGSET = "RESET";
    defparam fft_idx__1229__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=1, LSE_RCOL=25, LSE_LLINE=102, LSE_RLINE=116, lineinfo="@1(25[11],29[8])" *) FD1P3XZ fft_enable_c (.D(fft_start_c), 
            .SP(n2893), .CK(clk_c), .SR(n1322), .Q(fft_enable));
    defparam fft_enable_c.REGSET = "RESET";
    defparam fft_enable_c.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@1(52[35],52[49])" *) FA2 fft_idx__1229_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[7]), .D0(n6598), .CI0(n6598), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[8]), .D1(n11593), 
            .CI1(n11593), .CO0(n11593), .S0(fft_idx_8__N_726[7]), .S1(fft_idx_8__N_726[8]));
    defparam fft_idx__1229_add_4_9.INIT0 = "0xc33c";
    defparam fft_idx__1229_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@1(52[35],52[49])" *) FA2 fft_idx__1229_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[5]), .D0(n6596), .CI0(n6596), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[6]), .D1(n11590), 
            .CI1(n11590), .CO0(n11590), .CO1(n6598), .S0(fft_idx_8__N_726[5]), 
            .S1(fft_idx_8__N_726[6]));
    defparam fft_idx__1229_add_4_7.INIT0 = "0xc33c";
    defparam fft_idx__1229_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@1(52[35],52[49])" *) FA2 fft_idx__1229_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[3]), .D0(n6594), .CI0(n6594), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[4]), .D1(n11587), 
            .CI1(n11587), .CO0(n11587), .CO1(n6596), .S0(fft_idx_8__N_726[3]), 
            .S1(fft_idx_8__N_726[4]));
    defparam fft_idx__1229_add_4_5.INIT0 = "0xc33c";
    defparam fft_idx__1229_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@1(52[35],52[49])" *) FA2 fft_idx__1229_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(fft_idx[1]), .D0(n6592), .CI0(n6592), 
            .A1(GND_net), .B1(GND_net), .C1(fft_idx[2]), .D1(n11479), 
            .CI1(n11479), .CO0(n11479), .CO1(n6594), .S0(fft_idx_8__N_726[1]), 
            .S1(fft_idx_8__N_726[2]));
    defparam fft_idx__1229_add_4_3.INIT0 = "0xc33c";
    defparam fft_idx__1229_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i1_3_lut (.A(add_a[0]), 
            .B(add_bitrev_c_0), .C(fft_load_c), .Z(r0_add_a_8__N_69[0]));
    defparam mux_15_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_0__I_0_2_3_lut (.A(fft_idx[0]), 
            .B(r0_add_a_8__N_69[0]), .C(r1_add_a_0__N_95), .Z(r0_add_a[0]));
    defparam fft_idx_0__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i2_3_lut (.A(add_a[1]), 
            .B(add_bitrev_c_1), .C(fft_load_c), .Z(r0_add_a_8__N_69[1]));
    defparam mux_15_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_1__I_0_2_3_lut (.A(fft_idx[1]), 
            .B(r0_add_a_8__N_69[1]), .C(r1_add_a_0__N_95), .Z(r0_add_a[1]));
    defparam fft_idx_1__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i3_3_lut (.A(add_a[2]), 
            .B(add_bitrev_c_2), .C(fft_load_c), .Z(r0_add_a_8__N_69[2]));
    defparam mux_15_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_2__I_0_2_3_lut (.A(fft_idx[2]), 
            .B(r0_add_a_8__N_69[2]), .C(r1_add_a_0__N_95), .Z(r0_add_a[2]));
    defparam fft_idx_2__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i4_3_lut (.A(add_a[3]), 
            .B(add_bitrev_c_3), .C(fft_load_c), .Z(r0_add_a_8__N_69[3]));
    defparam mux_15_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_3__I_0_2_3_lut (.A(fft_idx[3]), 
            .B(r0_add_a_8__N_69[3]), .C(r1_add_a_0__N_95), .Z(r0_add_a[3]));
    defparam fft_idx_3__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i5_3_lut (.A(add_a[4]), 
            .B(add_bitrev_c_4), .C(fft_load_c), .Z(r0_add_a_8__N_69[4]));
    defparam mux_15_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_4__I_0_2_3_lut (.A(fft_idx[4]), 
            .B(r0_add_a_8__N_69[4]), .C(r1_add_a_0__N_95), .Z(r0_add_a[4]));
    defparam fft_idx_4__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i6_3_lut (.A(add_a[5]), 
            .B(add_bitrev_c_5), .C(fft_load_c), .Z(r0_add_a_8__N_69[5]));
    defparam mux_15_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_5__I_0_2_3_lut (.A(fft_idx[5]), 
            .B(r0_add_a_8__N_69[5]), .C(r1_add_a_0__N_95), .Z(r0_add_a[5]));
    defparam fft_idx_5__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i7_3_lut (.A(add_a[6]), 
            .B(add_bitrev_c_6), .C(fft_load_c), .Z(r0_add_a_8__N_69[6]));
    defparam mux_15_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_6__I_0_2_3_lut (.A(fft_idx[6]), 
            .B(r0_add_a_8__N_69[6]), .C(r1_add_a_0__N_95), .Z(r0_add_a[6]));
    defparam fft_idx_6__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i8_3_lut (.A(add_a[7]), 
            .B(add_bitrev_c_7), .C(fft_load_c), .Z(r0_add_a_8__N_69[7]));
    defparam mux_15_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_7__I_0_2_3_lut (.A(fft_idx[7]), 
            .B(r0_add_a_8__N_69[7]), .C(r1_add_a_0__N_95), .Z(r0_add_a[7]));
    defparam fft_idx_7__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(59[40],59[71])" *) LUT4 mux_15_i9_3_lut (.A(add_a[8]), 
            .B(add_bitrev_c_8), .C(fft_load_c), .Z(r0_add_a_8__N_69[8]));
    defparam mux_15_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(59[19],59[71])" *) LUT4 fft_idx_8__I_0_2_3_lut (.A(fft_idx[8]), 
            .B(r0_add_a_8__N_69[8]), .C(r1_add_a_0__N_95), .Z(r0_add_a[8]));
    defparam fft_idx_8__I_0_2_3_lut.INIT = "0xacac";
    (* lut_function="(A+(B (C)))", lineinfo="@1(57[21],57[46])" *) LUT4 fft_load_c_I_0_3_lut (.A(fft_load_c), 
            .B(read_sel), .C(fft_enable), .Z(mem_write0));
    defparam fft_load_c_I_0_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_0__I_0_3_lut (.A(fft_idx[0]), 
            .B(add_a[0]), .C(r1_add_a_0__N_95), .Z(r1_add_a[0]));
    defparam fft_idx_0__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_1__I_0_3_lut (.A(fft_idx[1]), 
            .B(add_a[1]), .C(r1_add_a_0__N_95), .Z(r1_add_a[1]));
    defparam fft_idx_1__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_2__I_0_3_lut (.A(fft_idx[2]), 
            .B(add_a[2]), .C(r1_add_a_0__N_95), .Z(r1_add_a[2]));
    defparam fft_idx_2__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_3__I_0_3_lut (.A(fft_idx[3]), 
            .B(add_a[3]), .C(r1_add_a_0__N_95), .Z(r1_add_a[3]));
    defparam fft_idx_3__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_4__I_0_3_lut (.A(fft_idx[4]), 
            .B(add_a[4]), .C(r1_add_a_0__N_95), .Z(r1_add_a[4]));
    defparam fft_idx_4__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_5__I_0_3_lut (.A(fft_idx[5]), 
            .B(add_a[5]), .C(r1_add_a_0__N_95), .Z(r1_add_a[5]));
    defparam fft_idx_5__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_6__I_0_3_lut (.A(fft_idx[6]), 
            .B(add_a[6]), .C(r1_add_a_0__N_95), .Z(r1_add_a[6]));
    defparam fft_idx_6__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_7__I_0_3_lut (.A(fft_idx[7]), 
            .B(add_a[7]), .C(r1_add_a_0__N_95), .Z(r1_add_a[7]));
    defparam fft_idx_7__I_0_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(62[19],62[45])" *) LUT4 fft_idx_8__I_0_3_lut (.A(fft_idx[8]), 
            .B(add_a[8]), .C(r1_add_a_0__N_95), .Z(r1_add_a[8]));
    defparam fft_idx_8__I_0_3_lut.INIT = "0xacac";
    (* lut_function="((B+(C))+!A)" *) LUT4 i2_3_lut_3_lut (.A(reset_c), .B(r1_add_a_0__N_95), 
            .C(fft_start_c), .Z(n2893));
    defparam i2_3_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_0__I_0_3_lut (.A(r1_add_b[0]), 
            .B(add_bitrev_c_0), .C(fft_load_c), .Z(r0_add_b[0]));
    defparam r1_add_b_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_1__I_0_3_lut (.A(r1_add_b[1]), 
            .B(add_bitrev_c_1), .C(fft_load_c), .Z(r0_add_b[1]));
    defparam r1_add_b_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_2__I_0_3_lut (.A(r1_add_b[2]), 
            .B(add_bitrev_c_2), .C(fft_load_c), .Z(r0_add_b[2]));
    defparam r1_add_b_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_3__I_0_3_lut (.A(r1_add_b[3]), 
            .B(add_bitrev_c_3), .C(fft_load_c), .Z(r0_add_b[3]));
    defparam r1_add_b_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_4__I_0_3_lut (.A(r1_add_b[4]), 
            .B(add_bitrev_c_4), .C(fft_load_c), .Z(r0_add_b[4]));
    defparam r1_add_b_4__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_5__I_0_3_lut (.A(r1_add_b[5]), 
            .B(add_bitrev_c_5), .C(fft_load_c), .Z(r0_add_b[5]));
    defparam r1_add_b_5__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_6__I_0_3_lut (.A(r1_add_b[6]), 
            .B(add_bitrev_c_6), .C(fft_load_c), .Z(r0_add_b[6]));
    defparam r1_add_b_6__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_7__I_0_3_lut (.A(r1_add_b[7]), 
            .B(add_bitrev_c_7), .C(fft_load_c), .Z(r0_add_b[7]));
    defparam r1_add_b_7__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[19],60[48])" *) LUT4 r1_add_b_8__I_0_3_lut (.A(r1_add_b[8]), 
            .B(add_bitrev_c_8), .C(fft_load_c), .Z(r0_add_b[8]));
    defparam r1_add_b_8__I_0_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@1(33[1],42[28])" *) addgen addgen (clk_c, 
            n1322, read_sel, {add_a}, r1_add_a_0__N_95, {add_tw}, 
            {r1_add_b}, fft_enable, mem_write1, reset_c);
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@1(52[35],52[49])" *) FD1P3XZ fft_idx__1229__i1 (.D(fft_idx_8__N_726[1]), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(fft_idx[1]));
    defparam fft_idx__1229__i1.REGSET = "RESET";
    defparam fft_idx__1229__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module addgen
//

module addgen (input clk_c, input n1322, output read_sel, output [8:0]add_a, 
            output r1_add_a_0__N_95, output [7:0]add_tw, output [8:0]r1_add_b, 
            input fft_enable, output mem_write1, input reset_c);
    
    wire [8:0]fft_bf;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire \fft_level[1] ;
    wire \fft_level[2] ;
    wire \fft_level[8] ;
    wire \fft_level[3] ;
    wire \fft_level[5] ;
    wire \fft_level[7] ;
    wire \fft_level[6] ;
    wire \fft_level[4] ;
    wire [8:0]n29;
    
    wire n3248, n1, n3, n10, n14, n19;
    wire [8:0]n52;
    
    wire n3225, n2, n4, n11;
    wire [9:0]n1_2;
    
    wire n15, n20, n6752, n11296, GND_net, VCC_net;
    wire [10:0]n62;
    wire [9:0]n130;
    
    wire n5, n12, n7, n21, n14_adj_1817, n1998, n9347;
    wire [8:0]r1_add_b_8__N_97;
    
    wire n2282, n4_adj_1818, n6, n13, n4_adj_1819, n6750, n11293, 
        n6748, n11290, n6746, n11287, n11284, n6_adj_1825, tw_mask_0__N_1527, 
        n1968, n13_adj_1826, n4_adj_1827, n22, n2843, n14_adj_1828, 
        n13_adj_1829, n3_adj_1830, n5_adj_1831, n12_adj_1832, n16, 
        n4776;
    wire [8:0]n52_adj_1860;
    
    wire n6_adj_1834, n6584, n11599, n6586, n10_adj_1835, add_a_0__N_725, 
        n8_adj_1836, n2284, n6582, n11596, n15_adj_1837, n2_adj_1838, 
        n11_adj_1839, n7_adj_1840, n10_adj_1841, n19_adj_1842, n4_adj_1843, 
        n6588, n11605, n11482, n11602, n6796, n11617, n6794, n11614, 
        n6792, n11611, n6790, n11608, n11431, n16_adj_1852, n2726, 
        n2852, n23, n8_adj_1853, n2814, n22_adj_1854, n21_adj_1855, 
        n20_adj_1856, n28, n10_adj_1857, n15_adj_1858, n2010, n19_adj_1859;
    wire [8:0]r1_add_b_0__N_113;
    
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i1 (.D(n52[0]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(read_sel));
    defparam fft_level__i1.REGSET = "RESET";
    defparam fft_level__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i1_3_lut (.A(fft_bf[7]), 
            .B(fft_bf[6]), .C(read_sel), .Z(n1));
    defparam shift_left_19_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i10_3_lut (.A(n1), 
            .B(n3), .C(\fft_level[1] ), .Z(n10));
    defparam shift_left_19_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i19_3_lut (.A(n10), 
            .B(n14), .C(\fft_level[2] ), .Z(n19));
    defparam shift_left_19_i19_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i9 (.D(n52[8]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[8] ));
    defparam fft_level__i9.REGSET = "RESET";
    defparam fft_level__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i2_3_lut (.A(fft_bf[6]), 
            .B(fft_bf[5]), .C(read_sel), .Z(n2));
    defparam shift_left_19_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i11_3_lut (.A(n2), 
            .B(n4), .C(\fft_level[1] ), .Z(n11));
    defparam shift_left_19_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i9_1_lut (.A(\fft_level[8] ), 
            .Z(n1_2[8]));
    defparam sub_20_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i20_3_lut (.A(n11), 
            .B(n15), .C(\fft_level[2] ), .Z(n20));
    defparam shift_left_19_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i3_3_lut (.A(fft_bf[5]), 
            .B(fft_bf[4]), .C(read_sel), .Z(n3));
    defparam shift_left_19_i3_3_lut.INIT = "0xcaca";
    (* lineinfo="@2(56[42],56[59])" *) FA2 add_1226_add_5_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[8]), .D0(n6752), .CI0(n6752), .A1(GND_net), 
            .B1(GND_net), .C1(VCC_net), .D1(n11296), .CI1(n11296), .CO0(n11296), 
            .S0(n62[9]), .S1(n130[9]));
    defparam add_1226_add_5_9.INIT0 = "0xc33c";
    defparam add_1226_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i12_3_lut (.A(n3), 
            .B(n5), .C(\fft_level[1] ), .Z(n12));
    defparam shift_left_19_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i21_4_lut (.A(n12), 
            .B(\fft_level[1] ), .C(\fft_level[2] ), .D(n7), .Z(n21));
    defparam shift_left_19_i21_4_lut.INIT = "0x3a0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i5_3_lut (.A(fft_bf[3]), 
            .B(fft_bf[2]), .C(read_sel), .Z(n5));
    defparam shift_left_19_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@2(56[36],56[60])" *) LUT4 i3702_4_lut (.A(n14_adj_1817), 
            .B(n1998), .C(n9347), .D(n130[2]), .Z(r1_add_b_8__N_97[4]));
    defparam i3702_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i14_3_lut (.A(n5), 
            .B(n7), .C(\fft_level[1] ), .Z(n14));
    defparam shift_left_19_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(56[17],56[60])" *) LUT4 add_a_8__I_13_3_lut (.A(n14), 
            .B(r1_add_b_8__N_97[4]), .C(n2282), .Z(add_a[4]));
    defparam add_a_8__I_13_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i13_3_lut (.A(n4_adj_1818), 
            .B(n6), .C(n130[1]), .Z(n13));
    defparam shift_right_21_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@2(56[36],56[60])" *) LUT4 i3704_4_lut (.A(n13), 
            .B(n1998), .C(n4_adj_1819), .D(n130[2]), .Z(r1_add_b_8__N_97[3]));
    defparam i3704_4_lut.INIT = "0x3022";
    (* lineinfo="@2(56[42],56[59])" *) FA2 add_1226_add_5_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[6]), .D0(n6750), .CI0(n6750), .A1(GND_net), 
            .B1(GND_net), .C1(n1_2[7]), .D1(n11293), .CI1(n11293), .CO0(n11293), 
            .CO1(n6752), .S0(n62[7]), .S1(n62[8]));
    defparam add_1226_add_5_7.INIT0 = "0xc33c";
    defparam add_1226_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(56[42],56[59])" *) FA2 add_1226_add_5_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[4]), .D0(n6748), .CI0(n6748), .A1(GND_net), 
            .B1(GND_net), .C1(n1_2[5]), .D1(n11290), .CI1(n11290), .CO0(n11290), 
            .CO1(n6750), .S0(n62[5]), .S1(n62[6]));
    defparam add_1226_add_5_5.INIT0 = "0xc33c";
    defparam add_1226_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@2(56[42],56[59])" *) FA2 add_1226_add_5_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n1_2[2]), .D0(n6746), .CI0(n6746), .A1(GND_net), 
            .B1(VCC_net), .C1(n1_2[3]), .D1(n11287), .CI1(n11287), .CO0(n11287), 
            .CO1(n6748), .S0(n130[2]), .S1(n130[3]));
    defparam add_1226_add_5_3.INIT0 = "0xc33c";
    defparam add_1226_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@2(56[42],56[59])" *) FA2 add_1226_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n1_2[1]), .D1(n11284), .CI1(n11284), .CO0(n11284), .CO1(n6746), 
            .S1(n130[1]));
    defparam add_1226_add_5_1.INIT0 = "0xc33c";
    defparam add_1226_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(56[17],56[60])" *) LUT4 add_a_8__I_14_3_lut (.A(n15), 
            .B(r1_add_b_8__N_97[3]), .C(n2282), .Z(add_a[3]));
    defparam add_a_8__I_14_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i6_3_lut (.A(fft_bf[2]), 
            .B(fft_bf[1]), .C(read_sel), .Z(n6_adj_1825));
    defparam shift_left_19_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i4_3_lut (.A(fft_bf[4]), 
            .B(fft_bf[3]), .C(read_sel), .Z(n4));
    defparam shift_left_19_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@2(56[17],56[33])" *) LUT4 i1278_2_lut (.A(\fft_level[3] ), 
            .B(tw_mask_0__N_1527), .Z(n1968));
    defparam i1278_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i13_3_lut (.A(n4), 
            .B(n6_adj_1825), .C(\fft_level[1] ), .Z(n13_adj_1826));
    defparam shift_left_19_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i22_3_lut (.A(n13_adj_1826), 
            .B(n4_adj_1827), .C(\fft_level[2] ), .Z(n22));
    defparam shift_left_19_i22_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@2(60[19],60[44])" *) LUT4 i1_2_lut (.A(\fft_level[1] ), 
            .B(tw_mask_0__N_1527), .Z(n2843));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@2(69[19],69[39])" *) LUT4 i7915_4_lut (.A(read_sel), 
            .B(\fft_level[2] ), .C(\fft_level[3] ), .D(n2843), .Z(r1_add_a_0__N_95));
    defparam i7915_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(fft_bf[4]), .B(fft_bf[7]), 
            .C(fft_bf[5]), .D(fft_bf[3]), .Z(n14_adj_1828));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(fft_bf[0]), .B(fft_bf[6]), 
            .C(fft_bf[2]), .D(fft_bf[1]), .Z(n13_adj_1829));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i12_3_lut (.A(n3_adj_1830), 
            .B(n5_adj_1831), .C(n130[1]), .Z(n12_adj_1832));
    defparam shift_right_21_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@2(56[36],56[60])" *) LUT4 i3709_4_lut (.A(n12_adj_1832), 
            .B(n1998), .C(n16), .D(n130[2]), .Z(r1_add_b_8__N_97[2]));
    defparam i3709_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i4094_3_lut (.A(n13_adj_1829), 
            .B(fft_bf[8]), .C(n14_adj_1828), .Z(n4776));
    defparam i4094_3_lut.INIT = "0xecec";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_19_i7_3_lut (.A(fft_bf[1]), 
            .B(fft_bf[0]), .C(read_sel), .Z(n7));
    defparam shift_left_19_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3703_2_lut (.A(n52_adj_1860[0]), 
            .B(n4776), .Z(n29[0]));
    defparam i3703_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@2(56[17],56[33])" *) LUT4 i1_2_lut_adj_103 (.A(\fft_level[5] ), 
            .B(\fft_level[8] ), .Z(n6_adj_1834));
    defparam i1_2_lut_adj_103.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(56[17],56[33])" *) LUT4 i4_4_lut (.A(\fft_level[7] ), 
            .B(\fft_level[6] ), .C(\fft_level[4] ), .D(n6_adj_1834), .Z(tw_mask_0__N_1527));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lineinfo="@2(43[30],43[46])" *) FA2 add_9_add_5_5 (.A0(GND_net), .B0(\fft_level[3] ), 
            .C0(GND_net), .D0(n6584), .CI0(n6584), .A1(GND_net), .B1(\fft_level[4] ), 
            .C1(GND_net), .D1(n11599), .CI1(n11599), .CO0(n11599), .CO1(n6586), 
            .S0(n52[3]), .S1(n52[4]));
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(56[17],56[33])" *) LUT4 i2_3_lut (.A(tw_mask_0__N_1527), 
            .B(\fft_level[3] ), .C(\fft_level[2] ), .Z(n2282));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(56[36],56[60])" *) LUT4 i4_4_lut_adj_104 (.A(n62[9]), 
            .B(n62[7]), .C(n62[5]), .D(n62[8]), .Z(n10_adj_1835));
    defparam i4_4_lut_adj_104.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(56[36],56[60])" *) LUT4 i5_3_lut (.A(n130[9]), 
            .B(n10_adj_1835), .C(n62[6]), .Z(add_a_0__N_725));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i8_3_lut (.A(fft_bf[6]), 
            .B(fft_bf[7]), .C(read_sel), .Z(n8_adj_1836));
    defparam shift_right_21_i8_3_lut.INIT = "0xacac";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@2(63[14],63[30])" *) LUT4 i2_3_lut_adj_105 (.A(n2284), 
            .B(read_sel), .C(fft_bf[3]), .Z(add_tw[3]));
    defparam i2_3_lut_adj_105.INIT = "0x4040";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i2_3_lut_adj_106 (.A(n2284), 
            .B(read_sel), .C(fft_bf[4]), .Z(add_tw[4]));
    defparam i2_3_lut_adj_106.INIT = "0x1010";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i6_3_lut (.A(fft_bf[4]), 
            .B(fft_bf[5]), .C(read_sel), .Z(n6));
    defparam shift_right_21_i6_3_lut.INIT = "0xacac";
    (* lineinfo="@2(43[30],43[46])" *) FA2 add_9_add_5_3 (.A0(GND_net), .B0(\fft_level[1] ), 
            .C0(GND_net), .D0(n6582), .CI0(n6582), .A1(GND_net), .B1(\fft_level[2] ), 
            .C1(GND_net), .D1(n11596), .CI1(n11596), .CO0(n11596), .CO1(n6584), 
            .S0(n52[1]), .S1(n52[2]));
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i15_3_lut (.A(n6), 
            .B(n8_adj_1836), .C(n130[1]), .Z(n15_adj_1837));
    defparam shift_right_21_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@2(56[36],56[60])" *) LUT4 i1308_2_lut (.A(n130[3]), 
            .B(add_a_0__N_725), .Z(n1998));
    defparam i1308_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i4_3_lut (.A(fft_bf[2]), 
            .B(fft_bf[3]), .C(read_sel), .Z(n4_adj_1818));
    defparam shift_right_21_i4_3_lut.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i8 (.D(n52[7]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[7] ));
    defparam fft_level__i8.REGSET = "RESET";
    defparam fft_level__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i7 (.D(n52[6]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[6] ));
    defparam fft_level__i7.REGSET = "RESET";
    defparam fft_level__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i6 (.D(n52[5]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[5] ));
    defparam fft_level__i6.REGSET = "RESET";
    defparam fft_level__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i5 (.D(n52[4]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[4] ));
    defparam fft_level__i5.REGSET = "RESET";
    defparam fft_level__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i4 (.D(n52[3]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[3] ));
    defparam fft_level__i4.REGSET = "RESET";
    defparam fft_level__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i3 (.D(n52[2]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[2] ));
    defparam fft_level__i3.REGSET = "RESET";
    defparam fft_level__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_level__i2 (.D(n52[1]), 
            .SP(n3225), .CK(clk_c), .SR(n1322), .Q(\fft_level[1] ));
    defparam fft_level__i2.REGSET = "RESET";
    defparam fft_level__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i8 (.D(n29[8]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[8]));
    defparam fft_bf__i8.REGSET = "RESET";
    defparam fft_bf__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i2_1_lut (.A(\fft_level[1] ), 
            .Z(n1_2[1]));
    defparam sub_20_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i2_3_lut (.A(fft_bf[0]), 
            .B(fft_bf[1]), .C(read_sel), .Z(n2_adj_1838));
    defparam shift_right_21_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i11_3_lut (.A(n2_adj_1838), 
            .B(n4_adj_1818), .C(n130[1]), .Z(n11_adj_1839));
    defparam shift_right_21_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@2(56[36],56[60])" *) LUT4 i3710_4_lut (.A(n11_adj_1839), 
            .B(n1998), .C(n15_adj_1837), .D(n130[2]), .Z(r1_add_b_8__N_97[1]));
    defparam i3710_4_lut.INIT = "0x3022";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i4_1_lut (.A(\fft_level[3] ), 
            .Z(n1_2[3]));
    defparam sub_20_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i3_1_lut (.A(\fft_level[2] ), 
            .Z(n1_2[2]));
    defparam sub_20_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@2(56[17],56[60])" *) LUT4 add_a_8__I_16_3_lut (.A(n2282), 
            .B(r1_add_b_8__N_97[1]), .C(n4_adj_1827), .Z(add_a[1]));
    defparam add_a_8__I_16_3_lut.INIT = "0xdcdc";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i7 (.D(n29[7]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[7]));
    defparam fft_bf__i7.REGSET = "RESET";
    defparam fft_bf__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i6 (.D(n29[6]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[6]));
    defparam fft_bf__i6.REGSET = "RESET";
    defparam fft_bf__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i5 (.D(n29[5]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[5]));
    defparam fft_bf__i5.REGSET = "RESET";
    defparam fft_bf__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i4 (.D(n29[4]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[4]));
    defparam fft_bf__i4.REGSET = "RESET";
    defparam fft_bf__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i3 (.D(n29[3]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[3]));
    defparam fft_bf__i3.REGSET = "RESET";
    defparam fft_bf__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i2 (.D(n29[2]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[2]));
    defparam fft_bf__i2.REGSET = "RESET";
    defparam fft_bf__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i1 (.D(n29[1]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[1]));
    defparam fft_bf__i1.REGSET = "RESET";
    defparam fft_bf__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i7_3_lut (.A(fft_bf[5]), 
            .B(fft_bf[6]), .C(read_sel), .Z(n7_adj_1840));
    defparam shift_right_21_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i5_3_lut (.A(fft_bf[3]), 
            .B(fft_bf[4]), .C(read_sel), .Z(n5_adj_1831));
    defparam shift_right_21_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i14_3_lut (.A(n5_adj_1831), 
            .B(n7_adj_1840), .C(n130[1]), .Z(n14_adj_1817));
    defparam shift_right_21_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i3_3_lut (.A(fft_bf[1]), 
            .B(fft_bf[2]), .C(read_sel), .Z(n3_adj_1830));
    defparam shift_right_21_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i19_3_lut (.A(n10_adj_1841), 
            .B(n14_adj_1817), .C(n130[2]), .Z(n19_adj_1842));
    defparam shift_right_21_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@2(56[36],56[60])" *) LUT4 i3725_4_lut (.A(n19_adj_1842), 
            .B(add_a_0__N_725), .C(n4_adj_1843), .D(n130[3]), .Z(add_a[0]));
    defparam i3725_4_lut.INIT = "0x3022";
    (* lineinfo="@2(43[30],43[46])" *) FA2 add_9_add_5_9 (.A0(GND_net), .B0(\fft_level[7] ), 
            .C0(GND_net), .D0(n6588), .CI0(n6588), .A1(GND_net), .B1(\fft_level[8] ), 
            .C1(GND_net), .D1(n11605), .CI1(n11605), .CO0(n11605), .S0(n52[7]), 
            .S1(n52[8]));
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@2(43[30],43[46])" *) FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(read_sel), .C1(VCC_net), 
            .D1(n11482), .CI1(n11482), .CO0(n11482), .CO1(n6582), .S1(n52[0]));
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@2(43[30],43[46])" *) FA2 add_9_add_5_7 (.A0(GND_net), .B0(\fft_level[5] ), 
            .C0(GND_net), .D0(n6586), .CI0(n6586), .A1(GND_net), .B1(\fft_level[6] ), 
            .C1(GND_net), .D1(n11602), .CI1(n11602), .CO0(n11602), .CO1(n6588), 
            .S0(n52[5]), .S1(n52[6]));
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(39[27],39[40])" *) FA2 add_8_add_5_9 (.A0(GND_net), .B0(fft_bf[7]), 
            .C0(GND_net), .D0(n6796), .CI0(n6796), .A1(GND_net), .B1(fft_bf[8]), 
            .C1(GND_net), .D1(n11617), .CI1(n11617), .CO0(n11617), .S0(n52_adj_1860[7]), 
            .S1(n52_adj_1860[8]));
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@2(39[27],39[40])" *) FA2 add_8_add_5_7 (.A0(GND_net), .B0(fft_bf[5]), 
            .C0(GND_net), .D0(n6794), .CI0(n6794), .A1(GND_net), .B1(fft_bf[6]), 
            .C1(GND_net), .D1(n11614), .CI1(n11614), .CO0(n11614), .CO1(n6796), 
            .S0(n52_adj_1860[5]), .S1(n52_adj_1860[6]));
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(39[27],39[40])" *) FA2 add_8_add_5_5 (.A0(GND_net), .B0(fft_bf[3]), 
            .C0(GND_net), .D0(n6792), .CI0(n6792), .A1(GND_net), .B1(fft_bf[4]), 
            .C1(GND_net), .D1(n11611), .CI1(n11611), .CO0(n11611), .CO1(n6794), 
            .S0(n52_adj_1860[3]), .S1(n52_adj_1860[4]));
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@2(39[27],39[40])" *) FA2 add_8_add_5_3 (.A0(GND_net), .B0(fft_bf[1]), 
            .C0(GND_net), .D0(n6790), .CI0(n6790), .A1(GND_net), .B1(fft_bf[2]), 
            .C1(GND_net), .D1(n11608), .CI1(n11608), .CO0(n11608), .CO1(n6792), 
            .S0(n52_adj_1860[1]), .S1(n52_adj_1860[2]));
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@2(39[27],39[40])" *) FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(fft_bf[0]), .C1(VCC_net), 
            .D1(n11431), .CI1(n11431), .CO0(n11431), .CO1(n6790), .S1(n52_adj_1860[0]));
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (B (D)+!B !(C (D)))))", lineinfo="@2(57[17],57[33])" *) LUT4 shift_left_23_i16_4_lut (.A(fft_bf[1]), 
            .B(\fft_level[1] ), .C(fft_bf[0]), .D(read_sel), .Z(n16_adj_1852));
    defparam shift_left_23_i16_4_lut.INIT = "0x30ee";
    (* lut_function="(A (B (C (D))))", lineinfo="@2(60[19],60[44])" *) LUT4 i2_3_lut_4_lut (.A(n2726), 
            .B(\fft_level[2] ), .C(fft_bf[1]), .D(read_sel), .Z(add_tw[1]));
    defparam i2_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((((D)+!C)+!B)+!A))", lineinfo="@2(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_adj_107 (.A(n2726), 
            .B(\fft_level[2] ), .C(fft_bf[2]), .D(read_sel), .Z(add_tw[2]));
    defparam i2_3_lut_4_lut_adj_107.INIT = "0x0080";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@2(56[36],56[60])" *) LUT4 i3_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(n2852), .D(\fft_level[3] ), .Z(add_tw[0]));
    defparam i3_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (C (D)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i10_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(n130[1]), .D(n3_adj_1830), .Z(n10_adj_1841));
    defparam shift_right_21_i10_3_lut_4_lut.INIT = "0xf202";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (C+!(D))))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_left_19_i15_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(\fft_level[1] ), .D(n6_adj_1825), .Z(n15));
    defparam shift_left_19_i15_3_lut_4_lut.INIT = "0x2f20";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i6_1_lut (.A(\fft_level[5] ), 
            .Z(n1_2[5]));
    defparam sub_20_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i5_1_lut (.A(\fft_level[4] ), 
            .Z(n1_2[4]));
    defparam sub_20_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i8_1_lut (.A(\fft_level[7] ), 
            .Z(n1_2[7]));
    defparam sub_20_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (C+!(D))+!A (B (C+!(D))+!B !(C+(D)))))", lineinfo="@2(56[17],56[33])" *) LUT4 shift_left_23_i23_3_lut_4_lut (.A(read_sel), 
            .B(\fft_level[1] ), .C(\fft_level[2] ), .D(n14), .Z(n23));
    defparam shift_left_23_i23_3_lut_4_lut.INIT = "0x1f10";
    (* lut_function="(!(A))", lineinfo="@2(56[42],56[59])" *) LUT4 sub_20_inv_0_i7_1_lut (.A(\fft_level[6] ), 
            .Z(n1_2[6]));
    defparam sub_20_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@2(56[17],56[33])" *) LUT4 i1_2_lut_3_lut (.A(read_sel), 
            .B(\fft_level[1] ), .C(fft_bf[0]), .Z(n4_adj_1827));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@2(56[17],56[33])" *) LUT4 r1_add_b_8__I_8_3_lut_4_lut (.A(\fft_level[1] ), 
            .B(n2282), .C(r1_add_b_8__N_97[1]), .D(n8_adj_1853), .Z(r1_add_b[1]));
    defparam r1_add_b_8__I_8_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))", lineinfo="@2(56[17],56[33])" *) LUT4 add_a_8__I_15_3_lut_4_lut (.A(\fft_level[1] ), 
            .B(n2282), .C(r1_add_b_8__N_97[2]), .D(n7), .Z(add_a[2]));
    defparam add_a_8__I_15_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@2(56[17],56[33])" *) LUT4 i2_2_lut_3_lut_4_lut (.A(\fft_level[1] ), 
            .B(n2282), .C(read_sel), .D(fft_bf[7]), .Z(add_tw[7]));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))", lineinfo="@2(56[36],56[60])" *) LUT4 shift_right_21_i16_3_lut_4_lut (.A(fft_bf[7]), 
            .B(read_sel), .C(n130[1]), .D(n7_adj_1840), .Z(n16));
    defparam shift_right_21_i16_3_lut_4_lut.INIT = "0x8f80";
    (* lut_function="(!(A+!(B)))", lineinfo="@2(76[21],76[49])" *) LUT4 fft_enable_I_25_2_lut (.A(read_sel), 
            .B(fft_enable), .Z(mem_write1));
    defparam fft_enable_I_25_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@2(37[18],37[40])" *) LUT4 i7891_3_lut_4_lut (.A(fft_enable), 
            .B(r1_add_a_0__N_95), .C(reset_c), .D(n4776), .Z(n3225));
    defparam i7891_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C))+!A (C)))", lineinfo="@2(37[18],37[40])" *) LUT4 i2558_2_lut_3_lut (.A(fft_enable), 
            .B(r1_add_a_0__N_95), .C(reset_c), .Z(n3248));
    defparam i2558_2_lut_3_lut.INIT = "0x2f2f";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))", lineinfo="@2(56[36],56[60])" *) LUT4 r1_add_b_8__I_4_3_lut_4_lut (.A(n15_adj_1837), 
            .B(n2814), .C(n1968), .D(n22_adj_1854), .Z(r1_add_b[5]));
    defparam r1_add_b_8__I_4_3_lut_4_lut.INIT = "0x2f22";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))", lineinfo="@2(56[36],56[60])" *) LUT4 add_a_8__I_12_3_lut_4_lut (.A(n15_adj_1837), 
            .B(n2814), .C(n1968), .D(n22), .Z(add_a[5]));
    defparam add_a_8__I_12_3_lut_4_lut.INIT = "0x2f22";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@2(56[36],56[60])" *) LUT4 i1_3_lut_4_lut (.A(read_sel), 
            .B(n130[1]), .C(n130[2]), .D(fft_bf[7]), .Z(n4_adj_1843));
    defparam i1_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@2(56[36],56[60])" *) LUT4 i7592_2_lut_3_lut (.A(read_sel), 
            .B(n130[1]), .C(fft_bf[7]), .Z(n9347));
    defparam i7592_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))", lineinfo="@2(56[36],56[60])" *) LUT4 r1_add_b_8__I_3_3_lut_4_lut (.A(n16), 
            .B(n2814), .C(n1968), .D(n21_adj_1855), .Z(r1_add_b[6]));
    defparam r1_add_b_8__I_3_3_lut_4_lut.INIT = "0x2f22";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))", lineinfo="@2(56[36],56[60])" *) LUT4 add_a_8__I_11_3_lut_4_lut (.A(n16), 
            .B(n2814), .C(n1968), .D(n21), .Z(add_a[6]));
    defparam add_a_8__I_11_3_lut_4_lut.INIT = "0x2f22";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C+!(D)))))" *) LUT4 r1_add_b_8__I_2_3_lut_4_lut (.A(n2814), 
            .B(n4_adj_1819), .C(n1968), .D(n20_adj_1856), .Z(r1_add_b[7]));
    defparam r1_add_b_8__I_2_3_lut_4_lut.INIT = "0x4f44";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C+!(D)))))" *) LUT4 add_a_8__I_10_3_lut_4_lut (.A(n2814), 
            .B(n4_adj_1819), .C(n1968), .D(n20), .Z(add_a[7]));
    defparam add_a_8__I_10_3_lut_4_lut.INIT = "0x4f44";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C+!(D)))))" *) LUT4 r1_add_b_8__I_1_3_lut_4_lut (.A(n1998), 
            .B(n4_adj_1843), .C(tw_mask_0__N_1527), .D(n28), .Z(r1_add_b[8]));
    defparam r1_add_b_8__I_1_3_lut_4_lut.INIT = "0x4f44";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C+!(D)))))" *) LUT4 add_a_8__I_0_3_lut_4_lut (.A(n1998), 
            .B(n4_adj_1843), .C(n1968), .D(n19), .Z(add_a[8]));
    defparam add_a_8__I_0_3_lut_4_lut.INIT = "0x4f44";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B (C (D))))", lineinfo="@2(57[36],57[60])" *) LUT4 shift_right_25_i10_3_lut_4_lut (.A(fft_bf[0]), 
            .B(read_sel), .C(n3_adj_1830), .D(n130[1]), .Z(n10_adj_1857));
    defparam shift_right_25_i10_3_lut_4_lut.INIT = "0xf0ee";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(60[19],60[44])" *) LUT4 i1_2_lut_3_lut_adj_108 (.A(tw_mask_0__N_1527), 
            .B(\fft_level[1] ), .C(\fft_level[2] ), .Z(n2852));
    defparam i1_2_lut_3_lut_adj_108.INIT = "0xfefe";
    (* lut_function="(A (B+(C+!(D)))+!A (B (D)+!B (C (D))))", lineinfo="@2(57[17],57[33])" *) LUT4 shift_left_23_i15_3_lut_4_lut (.A(n6_adj_1825), 
            .B(fft_bf[0]), .C(read_sel), .D(\fft_level[1] ), .Z(n15_adj_1858));
    defparam shift_left_23_i15_3_lut_4_lut.INIT = "0xfcaa";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@2(60[19],60[44])" *) LUT4 i2_3_lut_3_lut (.A(tw_mask_0__N_1527), 
            .B(\fft_level[3] ), .C(\fft_level[1] ), .Z(n2726));
    defparam i2_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@2(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_adj_109 (.A(\fft_level[2] ), 
            .B(\fft_level[1] ), .C(tw_mask_0__N_1527), .D(\fft_level[3] ), 
            .Z(n2284));
    defparam i2_3_lut_4_lut_adj_109.INIT = "0xfffd";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))", lineinfo="@2(57[17],57[33])" *) LUT4 shift_left_23_i28_4_lut (.A(n19), 
            .B(read_sel), .C(\fft_level[3] ), .D(n2010), .Z(n28));
    defparam shift_left_23_i28_4_lut.INIT = "0x0a3a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(57[17],57[33])" *) LUT4 shift_left_23_i20_3_lut (.A(n11), 
            .B(n15_adj_1858), .C(\fft_level[2] ), .Z(n20_adj_1856));
    defparam shift_left_23_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))", lineinfo="@2(57[17],57[33])" *) LUT4 shift_left_23_i22_4_lut (.A(n13_adj_1826), 
            .B(\fft_level[1] ), .C(\fft_level[2] ), .D(n8_adj_1853), .Z(n22_adj_1854));
    defparam shift_left_23_i22_4_lut.INIT = "0x3a0a";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3936_2_lut (.A(n52_adj_1860[1]), 
            .B(n4776), .Z(n29[1]));
    defparam i3936_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3935_2_lut (.A(n52_adj_1860[2]), 
            .B(n4776), .Z(n29[2]));
    defparam i3935_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(57[17],57[33])" *) LUT4 shift_left_23_i21_3_lut (.A(n12), 
            .B(n16_adj_1852), .C(\fft_level[2] ), .Z(n21_adj_1855));
    defparam shift_left_23_i21_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3934_2_lut (.A(n52_adj_1860[3]), 
            .B(n4776), .Z(n29[3]));
    defparam i3934_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@2(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_4_lut (.A(n2726), 
            .B(\fft_level[2] ), .C(fft_bf[6]), .D(read_sel), .Z(add_tw[6]));
    defparam i2_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(57[17],57[60])" *) LUT4 r1_add_b_8__I_5_3_lut (.A(n23), 
            .B(r1_add_b_8__N_97[4]), .C(n1968), .Z(r1_add_b[4]));
    defparam r1_add_b_8__I_5_3_lut.INIT = "0xcece";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3933_2_lut (.A(n52_adj_1860[4]), 
            .B(n4776), .Z(n29[4]));
    defparam i3933_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(57[17],57[60])" *) LUT4 r1_add_b_8__I_6_3_lut (.A(n15_adj_1858), 
            .B(r1_add_b_8__N_97[3]), .C(n2282), .Z(r1_add_b[3]));
    defparam r1_add_b_8__I_6_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(57[17],57[60])" *) LUT4 r1_add_b_8__I_7_3_lut (.A(n16_adj_1852), 
            .B(r1_add_b_8__N_97[2]), .C(n2282), .Z(r1_add_b[2]));
    defparam r1_add_b_8__I_7_3_lut.INIT = "0xcece";
    (* lut_function="(A+(B))", lineinfo="@2(57[17],57[33])" *) LUT4 i1320_2_lut (.A(\fft_level[1] ), 
            .B(\fft_level[2] ), .Z(n2010));
    defparam i1320_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3932_2_lut (.A(n52_adj_1860[5]), 
            .B(n4776), .Z(n29[5]));
    defparam i3932_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@2(57[36],57[60])" *) LUT4 i3706_2_lut (.A(fft_bf[0]), 
            .B(read_sel), .Z(n8_adj_1853));
    defparam i3706_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3930_2_lut (.A(n52_adj_1860[6]), 
            .B(n4776), .Z(n29[6]));
    defparam i3930_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(57[36],57[60])" *) LUT4 shift_right_25_i19_3_lut (.A(n10_adj_1857), 
            .B(n14_adj_1817), .C(n130[2]), .Z(n19_adj_1859));
    defparam shift_right_25_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3929_2_lut (.A(n52_adj_1860[7]), 
            .B(n4776), .Z(n29[7]));
    defparam i3929_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@2(38[13],44[16])" *) LUT4 i3928_2_lut (.A(n52_adj_1860[8]), 
            .B(n4776), .Z(n29[8]));
    defparam i3928_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@2(57[36],57[60])" *) LUT4 i3748_4_lut (.A(n19_adj_1859), 
            .B(add_a_0__N_725), .C(n4_adj_1843), .D(n130[3]), .Z(r1_add_b_0__N_113[0]));
    defparam i3748_4_lut.INIT = "0x3022";
    (* lut_function="(A (B)+!A (B+!(C+(D))))", lineinfo="@2(57[17],57[60])" *) LUT4 r1_add_b_8__I_9_4_lut (.A(n2852), 
            .B(r1_add_b_0__N_113[0]), .C(read_sel), .D(\fft_level[3] ), 
            .Z(r1_add_b[0]));
    defparam r1_add_b_8__I_9_4_lut.INIT = "0xcccd";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@2(60[19],60[44])" *) LUT4 i2_3_lut_4_lut_4_lut_adj_110 (.A(n2726), 
            .B(\fft_level[2] ), .C(fft_bf[5]), .D(read_sel), .Z(add_tw[5]));
    defparam i2_3_lut_4_lut_4_lut_adj_110.INIT = "0x2000";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(56[36],56[60])" *) LUT4 i1_2_lut_3_lut_adj_111 (.A(n130[2]), 
            .B(n130[3]), .C(add_a_0__N_725), .Z(n2814));
    defparam i1_2_lut_3_lut_adj_111.INIT = "0xfefe";
    (* lut_function="(!(A (B (D)+!B ((D)+!C))+!A ((C+(D))+!B)))" *) LUT4 i1_2_lut_4_lut (.A(fft_bf[6]), 
            .B(fft_bf[7]), .C(read_sel), .D(n130[1]), .Z(n4_adj_1819));
    defparam i1_2_lut_4_lut.INIT = "0x00ac";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=75, LSE_LCOL=1, LSE_RCOL=28, LSE_LLINE=33, LSE_RLINE=42, lineinfo="@2(32[15],46[8])" *) FD1P3XZ fft_bf__i0 (.D(n29[0]), 
            .SP(n3248), .CK(clk_c), .SR(n1322), .Q(fft_bf[0]));
    defparam fft_bf__i0.REGSET = "RESET";
    defparam fft_bf__i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module freqLUT
//

module freqLUT (output n2793, output n2855, output n64, input n22, output n4834, 
            output n8323, output n12, output n8861, output n2839, output \note[6] , 
            input n4, input n7, output n10, output n4530, output n5, 
            input \frequency[4] , input \frequency[5] , output n4820, 
            input \frequency[8] , output n16, input n2819, input \frequency[1] , 
            output n10_adj_3, input \frequency[6] , input n8330, input \frequency[7] , 
            input n2768, input \frequency[9] , input n8830, input n1105, 
            input \frequency[3] , output n10_adj_4, input n7700, input n2199, 
            output n4937, input \frequency[2] , input n30, output n8, 
            output n4800, input n2227, input n18, output n12_adj_5, 
            input \frequency[0] , input \frequency[10] , output n2880, 
            input \frequency[13] , input \frequency[11] , input \frequency[15] , 
            input \frequency[14] , input \frequency[12] , output n8342, 
            output n7731, output n7721, input n8831, output n10_adj_6, 
            output n2730, output n8900, output n10_adj_7, output n5_adj_8);
    
    
    wire n8364, n4_c, n8849, n4_adj_1781, n43, n8372, n8346, n4680, 
        n58, n4830, n8893, n8913, n49, n52, n4686, n8321, n8892, 
        n4370, n4627, n8366, n8368, n47, n4673, n4372, n4675, 
        n4632, n55, n6, n7726, n46, n7_c, n7713, n4376, n78, 
        n4_adj_1782, n75, n8354, n8356, n72, n16_c, n19, n69, 
        n62, n25, n4_adj_1783, n7727, n64_adj_1784, n4515, n1162, 
        n8350, n4_adj_1787, n8851, n8883, n4875, n12_adj_1788, n4923, 
        n4_adj_1790, n4863, n4509, n9344, n2876, n2105, n2141, 
        n4_adj_1792, n7756, n9358, n4782, n14, n4931, n16_adj_1793, 
        n2183, n2774, n4997, n7708, n4993, n4_adj_1794, n2878, 
        n6_adj_1795, n8847, n6_adj_1796, n2732, n12_adj_1797, n6_adj_1798, 
        n13, n4503, n2754, n4973, n4887, n2751, n10_adj_1800, 
        n18_c, n4879, n8859, n4780, n8362, n8873, n8374, n8901, 
        n4_adj_1801, n4925, n4873, n6_adj_1803, n4_adj_1804, n4_adj_1805, 
        n8401, n8_adj_1806, n4915, n6_adj_1808, n16_adj_1809, n4808, 
        n6_adj_1810, n14_adj_1811, n7743, n2791, n2806, n61, n7742, 
        n2781, n2824, n8_adj_1812, n8857, n8879;
    
    (* lut_function="(A+(B))", lineinfo="@9(36[10],38[71])" *) LUT4 i1_2_lut (.A(n8364), 
            .B(n4_c), .Z(n8849));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2_2_lut (.A(n2793), .B(n4_adj_1781), 
            .Z(n43));
    defparam i2_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i7254_3_lut (.A(n2793), .B(n8372), 
            .C(n8346), .Z(n4680));
    defparam i7254_3_lut.INIT = "0x5454";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@9(34[10],38[71])" *) LUT4 i1_4_lut (.A(n58), 
            .B(n2855), .C(n4830), .D(n8893), .Z(n64));
    defparam i1_4_lut.INIT = "0x0100";
    (* lut_function="(A (B+(D))+!A (B+(C+(D))))" *) LUT4 i3_4_lut (.A(n2793), 
            .B(n4680), .C(n8913), .D(n22), .Z(n4834));
    defparam i3_4_lut.INIT = "0xffdc";
    (* lut_function="(A+(B))" *) LUT4 i4004_2_lut (.A(n49), .B(n52), .Z(n4686));
    defparam i4004_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_4_lut (.A(n8321), .B(n8892), 
            .C(n4370), .D(n4627), .Z(n8323));
    defparam i2_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+!(B+!(C+!(D)))))", lineinfo="@9(36[10],38[71])" *) LUT4 i1_4_lut_adj_32 (.A(n2855), 
            .B(n4_c), .C(n8366), .D(n8368), .Z(n47));
    defparam i1_4_lut_adj_32.INIT = "0x4544";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i5_4_lut (.A(n4673), .B(n4372), 
            .C(n47), .D(n4370), .Z(n12));
    defparam i5_4_lut.INIT = "0x0010";
    (* lut_function="(A+(B (C)+!B (C+(D))))" *) LUT4 i7246_4_lut (.A(n4675), 
            .B(n2855), .C(n4632), .D(n8364), .Z(n8861));
    defparam i7246_4_lut.INIT = "0xfbfa";
    (* lut_function="(A (B)+!A (B+!(C+(D))))", lineinfo="@9(31[10],38[71])" *) LUT4 i1_4_lut_adj_33 (.A(n55), 
            .B(n43), .C(n58), .D(n4686), .Z(n6));
    defparam i1_4_lut_adj_33.INIT = "0xcccd";
    (* lut_function="(A (B+!(C))+!A (B+!(C+(D))))", lineinfo="@9(34[10],38[71])" *) LUT4 i1_4_lut_adj_34 (.A(n4834), 
            .B(n64), .C(n2839), .D(n7726), .Z(\note[6] ));
    defparam i1_4_lut_adj_34.INIT = "0xcecf";
    (* lut_function="(!(A (B)+!A (B+((D)+!C))))", lineinfo="@9(31[10],38[71])" *) LUT4 i2_4_lut_adj_35 (.A(n46), 
            .B(n8892), .C(n7_c), .D(n4686), .Z(n7713));
    defparam i2_4_lut_adj_35.INIT = "0x2232";
    (* lut_function="(!(A (B)+!A (B+(C+!(D)))))", lineinfo="@9(31[10],38[71])" *) LUT4 i2_4_lut_adj_36 (.A(n52), 
            .B(n4376), .C(n55), .D(n58), .Z(n78));
    defparam i2_4_lut_adj_36.INIT = "0x2322";
    (* lut_function="(A (B+(D))+!A !(B (C)+!B (C+!(D))))", lineinfo="@9(31[10],38[71])" *) LUT4 i1_4_lut_adj_37 (.A(n2793), 
            .B(n43), .C(n4_adj_1782), .D(n78), .Z(n75));
    defparam i1_4_lut_adj_37.INIT = "0xaf8c";
    (* lut_function="(A (C)+!A !(B+!(C+(D))))", lineinfo="@9(31[10],38[71])" *) LUT4 i1_4_lut_adj_38 (.A(n2793), 
            .B(n8354), .C(n75), .D(n8356), .Z(n72));
    defparam i1_4_lut_adj_38.INIT = "0xb1b0";
    (* lut_function="(A+!(B+!(C+(D))))", lineinfo="@9(31[10],38[71])" *) LUT4 i1_4_lut_adj_39 (.A(n16_c), 
            .B(n19), .C(n22), .D(n69), .Z(n62));
    defparam i1_4_lut_adj_39.INIT = "0xbbba";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))", lineinfo="@9(31[10],38[71])" *) LUT4 i2_4_lut_adj_40 (.A(n25), 
            .B(n4680), .C(n4_adj_1783), .D(n7727), .Z(n64_adj_1784));
    defparam i2_4_lut_adj_40.INIT = "0x3130";
    (* lut_function="(!(A+!(B+!((D)+!C))))", lineinfo="@9(31[10],38[71])" *) LUT4 i1_4_lut_adj_41 (.A(n4), 
            .B(n7), .C(n62), .D(n4515), .Z(n1162));
    defparam i1_4_lut_adj_41.INIT = "0x4454";
    (* lut_function="(A+!(B (C)+!B (C+!(D))))", lineinfo="@9(13[5],38[71])" *) LUT4 i1_4_lut_adj_42 (.A(n1162), 
            .B(n10), .C(n4530), .D(n64_adj_1784), .Z(n5));
    defparam i1_4_lut_adj_42.INIT = "0xafae";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_43 (.A(n2793), .B(n8350), 
            .Z(n19));
    defparam i1_2_lut_adj_43.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_44 (.A(n2793), .B(n8346), 
            .Z(n16_c));
    defparam i1_2_lut_adj_44.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i4055_2_lut (.A(n4_adj_1787), .B(n8851), 
            .Z(n8883));
    defparam i4055_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i4191_3_lut (.A(\frequency[4] ), 
            .B(\frequency[5] ), .C(n4820), .Z(n4875));
    defparam i4191_3_lut.INIT = "0xc8c8";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_45 (.A(n12_adj_1788), 
            .B(n4875), .C(\frequency[8] ), .D(n16), .Z(n8350));
    defparam i1_4_lut_adj_45.INIT = "0x0020";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_4_lut_adj_46 (.A(n2819), 
            .B(n4923), .C(\frequency[8] ), .D(n4_adj_1790), .Z(n8346));
    defparam i1_4_lut_adj_46.INIT = "0x1000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_4_lut_adj_47 (.A(n4863), 
            .B(n4515), .C(n4530), .D(n4509), .Z(n8321));
    defparam i2_4_lut_adj_47.INIT = "0xfffe";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))", lineinfo="@8(20[21],20[30])" *) LUT4 i3341_4_lut (.A(n9344), 
            .B(\frequency[1] ), .C(\frequency[5] ), .D(n2876), .Z(n10_adj_3));
    defparam i3341_4_lut.INIT = "0x0a3a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(n2105), .B(n2141), 
            .C(\frequency[4] ), .D(n4_adj_1792), .Z(n7756));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i7590_2_lut (.A(n12_adj_1788), .B(\frequency[6] ), 
            .Z(n9358));
    defparam i7590_2_lut.INIT = "0x8888";
    (* lut_function="(!((B (C (D))+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_48 (.A(n8330), 
            .B(n9358), .C(n7756), .D(\frequency[7] ), .Z(n58));
    defparam i1_4_lut_adj_48.INIT = "0x0a88";
    (* lut_function="(A+(B+(C)))", lineinfo="@9(31[10],38[71])" *) LUT4 i2_3_lut (.A(n7), 
            .B(n10), .C(n4), .Z(n2839));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i777_4_lut (.A(n4782), 
            .B(\frequency[6] ), .C(\frequency[5] ), .D(\frequency[4] ), 
            .Z(n14));
    defparam i777_4_lut.INIT = "0xfcec";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_49 (.A(n2768), 
            .B(n4931), .C(\frequency[9] ), .D(\frequency[8] ), .Z(n4_c));
    defparam i1_4_lut_adj_49.INIT = "0x0020";
    (* lut_function="(A (B))" *) LUT4 i917_2_lut (.A(n14), .B(\frequency[7] ), 
            .Z(n16_adj_1793));
    defparam i917_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_50 (.A(n16_adj_1793), 
            .B(n8830), .C(\frequency[9] ), .D(\frequency[8] ), .Z(n8364));
    defparam i1_4_lut_adj_50.INIT = "0x0020";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i4313_4_lut (.A(n2183), 
            .B(\frequency[8] ), .C(\frequency[7] ), .D(n2774), .Z(n4997));
    defparam i4313_4_lut.INIT = "0xc8c0";
    (* lut_function="(!((B (C)+!B (C (D)))+!A))" *) LUT4 i1_4_lut_adj_51 (.A(n4997), 
            .B(n7708), .C(\frequency[8] ), .D(\frequency[7] ), .Z(n4_adj_1787));
    defparam i1_4_lut_adj_51.INIT = "0x0a2a";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_52 (.A(n4993), .B(n4997), 
            .Z(n4_adj_1794));
    defparam i1_2_lut_adj_52.INIT = "0x2222";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i7236_4_lut (.A(n2878), 
            .B(\frequency[8] ), .C(n16), .D(n6_adj_1795), .Z(n8847));
    defparam i7236_4_lut.INIT = "0xccc8";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i1_4_lut_adj_53 (.A(n6_adj_1796), 
            .B(n8847), .C(n1105), .D(n2732), .Z(n8372));
    defparam i1_4_lut_adj_53.INIT = "0x3230";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i4309_4_lut (.A(n12_adj_1797), 
            .B(\frequency[8] ), .C(\frequency[7] ), .D(\frequency[6] ), 
            .Z(n4993));
    defparam i4309_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i482_3_lut (.A(n6_adj_1798), 
            .B(\frequency[4] ), .C(\frequency[3] ), .Z(n10_adj_4));
    defparam i482_3_lut.INIT = "0xecec";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_54 (.A(n2793), .B(n8372), 
            .Z(n13));
    defparam i1_2_lut_adj_54.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i3821_2_lut (.A(n22), .B(n25), .Z(n4503));
    defparam i3821_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_55 (.A(n2754), .B(n4973), 
            .Z(n4_adj_1782));
    defparam i1_2_lut_adj_55.INIT = "0x2222";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i1_4_lut_adj_56 (.A(n4887), 
            .B(n2751), .C(\frequency[6] ), .D(\frequency[5] ), .Z(n2754));
    defparam i1_4_lut_adj_56.INIT = "0xc8c0";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i964_4_lut (.A(n10_adj_1800), 
            .B(\frequency[8] ), .C(\frequency[7] ), .D(n2774), .Z(n18_c));
    defparam i964_4_lut.INIT = "0xc8c0";
    (* lut_function="(!((B (C)+!B (C (D)))+!A))" *) LUT4 i1_4_lut_adj_57 (.A(n18_c), 
            .B(n4879), .C(n2751), .D(n2141), .Z(n8354));
    defparam i1_4_lut_adj_57.INIT = "0x0a2a";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_58 (.A(n12_adj_1797), 
            .B(n2754), .C(n2751), .D(\frequency[6] ), .Z(n8356));
    defparam i1_4_lut_adj_58.INIT = "0x3020";
    (* lut_function="(A+(B))" *) LUT4 i3692_2_lut (.A(n8356), .B(n8354), 
            .Z(n8859));
    defparam i3692_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_59 (.A(n4509), 
            .B(n4503), .C(n4530), .D(n4515), .Z(n4632));
    defparam i3_4_lut_adj_59.INIT = "0xfffe";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))" *) LUT4 i1_4_lut_adj_60 (.A(n7700), 
            .B(n4780), .C(n2199), .D(n16), .Z(n8366));
    defparam i1_4_lut_adj_60.INIT = "0x0a3a";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i4253_4_lut (.A(n4782), 
            .B(\frequency[6] ), .C(\frequency[5] ), .D(\frequency[4] ), 
            .Z(n4937));
    defparam i4253_4_lut.INIT = "0xc8c0";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_61 (.A(n14), 
            .B(n4937), .C(n2199), .D(\frequency[7] ), .Z(n8368));
    defparam i1_4_lut_adj_61.INIT = "0x0020";
    (* lut_function="(A+(B+(C)))", lineinfo="@9(36[10],38[71])" *) LUT4 i2_3_lut_adj_62 (.A(n8364), 
            .B(n4_c), .C(n8362), .Z(n8893));
    defparam i2_3_lut_adj_62.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@9(36[10],38[71])" *) LUT4 i1_2_lut_adj_63 (.A(n8368), 
            .B(n8366), .Z(n8873));
    defparam i1_2_lut_adj_63.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_64 (.A(n4632), 
            .B(n4675), .C(n4372), .D(n4673), .Z(n4830));
    defparam i3_4_lut_adj_64.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_65 (.A(\frequency[2] ), 
            .B(n2732), .Z(n8374));
    defparam i1_2_lut_adj_65.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i7276_3_lut (.A(n4923), .B(\frequency[6] ), 
            .C(\frequency[5] ), .Z(n8901));
    defparam i7276_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_4_lut_adj_66 (.A(n8901), 
            .B(n8330), .C(n30), .D(\frequency[7] ), .Z(n55));
    defparam i2_4_lut_adj_66.INIT = "0x0040";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2_2_lut_adj_67 (.A(n2793), .B(n4_adj_1801), 
            .Z(n46));
    defparam i2_2_lut_adj_67.INIT = "0x4444";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i4241_2_lut_3_lut (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[3] ), .Z(n4925));
    defparam i4241_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i4247_2_lut_3_lut (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(n2732), .Z(n4931));
    defparam i4247_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A+(B))" *) LUT4 i3690_2_lut (.A(n52), .B(n55), .Z(n4372));
    defparam i3690_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i377_2_lut_3_lut (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[3] ), .Z(n8));
    defparam i377_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C (D))+!A (B (C (D))))" *) LUT4 i4118_2_lut_3_lut_4_lut (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[4] ), .D(\frequency[3] ), 
            .Z(n4800));
    defparam i4118_2_lut_3_lut_4_lut.INIT = "0xe000";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i7230_3_lut (.A(n2793), .B(n8346), 
            .C(n8350), .Z(n4509));
    defparam i7230_3_lut.INIT = "0x5454";
    (* lut_function="(A (B (C)))", lineinfo="@9(28[34],28[49])" *) LUT4 i1_2_lut_3_lut (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(n4873), .Z(n10_adj_1800));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(28[34],28[49])" *) LUT4 i4239_3_lut_4_lut (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(\frequency[2] ), .D(n4_adj_1792), .Z(n4923));
    defparam i4239_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))", lineinfo="@9(28[34],28[49])" *) LUT4 i1_2_lut_3_lut_adj_68 (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(n2227), .Z(n2732));
    defparam i1_2_lut_3_lut_adj_68.INIT = "0x8080";
    (* lut_function="(!(A+((C (D))+!B)))" *) LUT4 i2_4_lut_adj_69 (.A(n1105), 
            .B(n18), .C(\frequency[1] ), .D(n8374), .Z(n10));
    defparam i2_4_lut_adj_69.INIT = "0x0444";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_70 (.A(n8892), .B(n4509), 
            .C(n4627), .Z(n6_adj_1803));
    defparam i2_3_lut_adj_70.INIT = "0xfefe";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 i1_4_lut_adj_71 (.A(n2839), 
            .B(n58), .C(n6_adj_1803), .D(n4863), .Z(n4_adj_1804));
    defparam i1_4_lut_adj_71.INIT = "0x5554";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))", lineinfo="@9(13[5],38[71])" *) LUT4 i7609_4_lut (.A(n4_adj_1804), 
            .B(n4530), .C(n13), .D(n10), .Z(n4_adj_1805));
    defparam i7609_4_lut.INIT = "0x0a3a";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@9(36[10],38[71])" *) LUT4 i1_4_lut_adj_72 (.A(n2855), 
            .B(n4830), .C(n8873), .D(n8893), .Z(n8401));
    defparam i1_4_lut_adj_72.INIT = "0x1110";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@9(13[5],38[71])" *) LUT4 i3_4_lut_adj_73 (.A(n8401), 
            .B(n4627), .C(n4_adj_1805), .D(n58), .Z(n8_adj_1806));
    defparam i3_4_lut_adj_73.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@9(13[5],38[71])" *) LUT4 i4_3_lut (.A(n8892), 
            .B(n8_adj_1806), .C(n8321), .Z(n12_adj_5));
    defparam i4_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i3848_2_lut (.A(n4), .B(n7), .Z(n4530));
    defparam i3848_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i458_2_lut (.A(\frequency[0] ), .B(\frequency[1] ), 
            .Z(n4_adj_1792));
    defparam i458_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1022_2_lut (.A(\frequency[1] ), .B(\frequency[2] ), 
            .Z(n6_adj_1796));
    defparam i1022_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i4134_2_lut (.A(\frequency[3] ), .B(\frequency[4] ), 
            .Z(n2183));
    defparam i4134_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i4231_3_lut (.A(n4780), .B(\frequency[7] ), 
            .C(\frequency[6] ), .Z(n4915));
    defparam i4231_3_lut.INIT = "0xc8c8";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i923_4_lut (.A(n4_adj_1792), 
            .B(\frequency[7] ), .C(n6_adj_1808), .D(\frequency[2] ), .Z(n16_adj_1809));
    defparam i923_4_lut.INIT = "0xccc8";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_74 (.A(n16_adj_1809), 
            .B(n4915), .C(\frequency[9] ), .D(\frequency[8] ), .Z(n8362));
    defparam i1_4_lut_adj_74.INIT = "0x0020";
    (* lut_function="(A (B))", lineinfo="@9(21[34],21[49])" *) LUT4 i1445_2_lut (.A(\frequency[5] ), 
            .B(\frequency[6] ), .Z(n2774));
    defparam i1445_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@9(24[34],24[49])" *) LUT4 i1455_2_lut (.A(\frequency[7] ), 
            .B(\frequency[8] ), .Z(n2751));
    defparam i1455_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4126_2_lut (.A(\frequency[2] ), .B(\frequency[3] ), 
            .Z(n4808));
    defparam i4126_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_75 (.A(\frequency[10] ), 
            .B(\frequency[9] ), .C(n2880), .Z(n2793));
    defparam i2_3_lut_adj_75.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@9(23[34],23[49])" *) LUT4 i1451_2_lut (.A(\frequency[5] ), 
            .B(\frequency[6] ), .Z(n2141));
    defparam i1451_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_76 (.A(\frequency[13] ), 
            .B(\frequency[11] ), .Z(n6_adj_1810));
    defparam i1_2_lut_adj_76.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_77 (.A(\frequency[15] ), 
            .B(\frequency[14] ), .C(\frequency[12] ), .D(n6_adj_1810), 
            .Z(n2880));
    defparam i4_4_lut_adj_77.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_78 (.A(\frequency[10] ), 
            .B(n2880), .Z(n2855));
    defparam i1_2_lut_adj_78.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i504_2_lut (.A(\frequency[6] ), .B(\frequency[7] ), 
            .Z(n16));
    defparam i504_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (C (D)))" *) LUT4 i4098_3_lut_4_lut (.A(\frequency[0] ), 
            .B(n6_adj_1796), .C(n2183), .D(\frequency[5] ), .Z(n4780));
    defparam i4098_3_lut_4_lut.INIT = "0xf800";
    (* lut_function="(A+(B))", lineinfo="@9(13[34],13[49])" *) LUT4 i1415_2_lut (.A(\frequency[2] ), 
            .B(\frequency[3] ), .Z(n2105));
    defparam i1415_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C+(D)))+!A (B ((D)+!C)+!B !(C))))" *) LUT4 i27_4_lut (.A(n4925), 
            .B(n8), .C(\frequency[5] ), .D(\frequency[4] ), .Z(n14_adj_1811));
    defparam i27_4_lut.INIT = "0x3af0";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_4_lut_adj_79 (.A(\frequency[7] ), 
            .B(n4800), .C(\frequency[8] ), .D(n2141), .Z(n7743));
    defparam i2_4_lut_adj_79.INIT = "0xfffe";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut_adj_80 (.A(\frequency[4] ), 
            .B(n2793), .C(n2791), .D(n4808), .Z(n2806));
    defparam i1_4_lut_adj_80.INIT = "0xeccc";
    (* lut_function="(!(A+((C (D))+!B)))" *) LUT4 i1_4_lut_adj_81 (.A(n2855), 
            .B(n2806), .C(n7743), .D(\frequency[9] ), .Z(n49));
    defparam i1_4_lut_adj_81.INIT = "0x0444";
    (* lut_function="(A+(B))", lineinfo="@9(32[10],38[71])" *) LUT4 i2_2_lut_adj_82 (.A(n55), 
            .B(n58), .Z(n7_c));
    defparam i2_2_lut_adj_82.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@9(32[10],38[71])" *) LUT4 i3_4_lut_adj_83 (.A(n7_c), 
            .B(n61), .C(n49), .D(n52), .Z(n7742));
    defparam i3_4_lut_adj_83.INIT = "0xfffe";
    (* lut_function="(A ((D)+!C)+!A (B ((D)+!C)+!B (D)))" *) LUT4 i4180_3_lut_4_lut (.A(n4_adj_1794), 
            .B(n4_adj_1787), .C(n2793), .D(n4503), .Z(n4863));
    defparam i4180_3_lut_4_lut.INIT = "0xff0e";
    (* lut_function="(!(A (D)+!A (B (D)+!B ((D)+!C))))" *) LUT4 i7284_3_lut_4_lut (.A(n4_adj_1794), 
            .B(n4_adj_1787), .C(n8859), .D(n2793), .Z(n4675));
    defparam i7284_3_lut_4_lut.INIT = "0x00fe";
    (* lut_function="(A (B+!(C+(D))))" *) LUT4 i2_4_lut_adj_84 (.A(n7742), 
            .B(n2793), .C(n4_adj_1801), .D(n4_adj_1781), .Z(n8342));
    defparam i2_4_lut_adj_84.INIT = "0x888a";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@9(27[10],38[71])" *) LUT4 i3_4_lut_adj_85 (.A(n4_adj_1783), 
            .B(n2781), .C(n13), .D(n16_c), .Z(n7731));
    defparam i3_4_lut_adj_85.INIT = "0xfffe";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut_adj_86 (.A(n2751), 
            .B(n4925), .C(\frequency[9] ), .D(n2824), .Z(n7721));
    defparam i2_4_lut_adj_86.INIT = "0xa080";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@9(13[5],38[71])" *) LUT4 i4_4_lut_adj_87 (.A(n5), 
            .B(n8_adj_1812), .C(\note[6] ), .D(n8831), .Z(n10_adj_6));
    defparam i4_4_lut_adj_87.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B (C)))" *) LUT4 i3991_3_lut_4_lut (.A(n4_adj_1782), 
            .B(n4_adj_1781), .C(n4376), .D(n2793), .Z(n4673));
    defparam i3991_3_lut_4_lut.INIT = "0xf0fe";
    (* lut_function="(!(A (D)+!A (B (D)+!B ((D)+!C))))" *) LUT4 i7270_3_lut_4_lut (.A(n4_adj_1782), 
            .B(n4_adj_1781), .C(n8859), .D(n2793), .Z(n8892));
    defparam i7270_3_lut_4_lut.INIT = "0x00fe";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@9(36[10],38[71])" *) LUT4 i1_4_lut_adj_88 (.A(n2855), 
            .B(n8323), .C(n8849), .D(n8873), .Z(n2730));
    defparam i1_4_lut_adj_88.INIT = "0x1110";
    (* lut_function="(A (B (C+(D))))" *) LUT4 i4289_3_lut_4_lut (.A(\frequency[6] ), 
            .B(n2751), .C(n2878), .D(n4873), .Z(n4973));
    defparam i4289_3_lut_4_lut.INIT = "0x8880";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A !(D)))" *) LUT4 i1_3_lut_4_lut (.A(\frequency[6] ), 
            .B(n2751), .C(\frequency[5] ), .D(n4973), .Z(n4_adj_1781));
    defparam i1_3_lut_4_lut.INIT = "0x7f00";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (D))" *) LUT4 i3943_2_lut_4_lut (.A(n16), 
            .B(n4993), .C(\frequency[8] ), .D(n4_adj_1794), .Z(n8851));
    defparam i3943_2_lut_4_lut.INIT = "0xff20";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_4_lut (.A(n16), 
            .B(n4993), .C(\frequency[8] ), .D(n2793), .Z(n25));
    defparam i1_2_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C)))" *) LUT4 i919_2_lut_3_lut (.A(\frequency[0] ), 
            .B(\frequency[1] ), .C(\frequency[2] ), .Z(n6_adj_1798));
    defparam i919_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i1_2_lut_3_lut_adj_89 (.A(\frequency[0] ), 
            .B(\frequency[1] ), .C(\frequency[2] ), .Z(n6_adj_1795));
    defparam i1_2_lut_3_lut_adj_89.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i1_2_lut_3_lut_adj_90 (.A(\frequency[0] ), 
            .B(\frequency[1] ), .C(n2876), .Z(n4_adj_1790));
    defparam i1_2_lut_3_lut_adj_90.INIT = "0xf8f8";
    (* lut_function="(A (C)+!A (B+(C+(D))))" *) LUT4 i4_4_lut_4_lut (.A(n2793), 
            .B(n8859), .C(n6), .D(n8857), .Z(n7726));
    defparam i4_4_lut_4_lut.INIT = "0xf5f4";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_4_lut (.A(n2793), 
            .B(n8859), .C(n8883), .D(n8879), .Z(n2781));
    defparam i1_4_lut_4_lut.INIT = "0xaeaf";
    (* lut_function="(A (C)+!A (B+(C+(D))))" *) LUT4 i2_4_lut_4_lut (.A(n2793), 
            .B(n4_adj_1787), .C(n7713), .D(n4_adj_1794), .Z(n7727));
    defparam i2_4_lut_4_lut.INIT = "0xf5f4";
    (* lut_function="(A (D)+!A !(B (C)+!B (C+!(D))))" *) LUT4 i2_4_lut_4_lut_adj_91 (.A(n2793), 
            .B(n4_adj_1787), .C(n8851), .D(n72), .Z(n69));
    defparam i2_4_lut_4_lut_adj_91.INIT = "0xaf04";
    (* lut_function="(A+!(B+(C+!(D))))" *) LUT4 i3688_2_lut_3_lut_4_lut (.A(n58), 
            .B(\frequency[10] ), .C(n2880), .D(n8362), .Z(n4370));
    defparam i3688_2_lut_3_lut_4_lut.INIT = "0xabaa";
    (* lut_function="(!(A+!(B ((D)+!C)+!B (D))))" *) LUT4 i7275_3_lut_4_lut (.A(n2793), 
            .B(n2754), .C(n4973), .D(n8859), .Z(n8900));
    defparam i7275_3_lut_4_lut.INIT = "0x5504";
    (* lut_function="(A+(B ((D)+!C)+!B (D)))" *) LUT4 i4036_3_lut_4_lut (.A(n4_adj_1801), 
            .B(n2754), .C(n4973), .D(n4_adj_1781), .Z(n8879));
    defparam i4036_3_lut_4_lut.INIT = "0xffae";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@9(13[5],38[71])" *) LUT4 i2_3_lut_4_lut (.A(n4), 
            .B(n7), .C(n12_adj_5), .D(n10), .Z(n8_adj_1812));
    defparam i2_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_92 (.A(\frequency[10] ), 
            .B(n2880), .C(n8362), .Z(n61));
    defparam i1_2_lut_3_lut_adj_92.INIT = "0x1010";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_93 (.A(n8330), 
            .B(n14_adj_1811), .C(\frequency[6] ), .D(\frequency[7] ), 
            .Z(n52));
    defparam i1_3_lut_4_lut_adj_93.INIT = "0x0008";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_4_lut_adj_94 (.A(\frequency[7] ), 
            .B(\frequency[8] ), .C(\frequency[5] ), .D(\frequency[6] ), 
            .Z(n2791));
    defparam i1_2_lut_4_lut_adj_94.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_2_lut_4_lut (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(\frequency[5] ), .D(\frequency[6] ), 
            .Z(n6_adj_1808));
    defparam i2_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@9(37[34],37[49])" *) LUT4 i2_2_lut_3_lut (.A(\frequency[4] ), 
            .B(\frequency[5] ), .C(\frequency[6] ), .Z(n2824));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (D))" *) LUT4 i4100_2_lut_3_lut_4_lut (.A(\frequency[0] ), 
            .B(\frequency[1] ), .C(\frequency[2] ), .D(\frequency[3] ), 
            .Z(n4782));
    defparam i4100_2_lut_3_lut_4_lut.INIT = "0xff80";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3945_2_lut_3_lut (.A(n4376), .B(n52), 
            .C(n55), .Z(n4627));
    defparam i3945_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i3694_2_lut_3_lut (.A(n2793), 
            .B(n4_adj_1801), .C(n49), .Z(n4376));
    defparam i3694_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(!(((C (D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_95 (.A(n2751), 
            .B(n2774), .C(\frequency[8] ), .D(n8374), .Z(n4_adj_1801));
    defparam i1_3_lut_4_lut_adj_95.INIT = "0x0888";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i4189_2_lut_3_lut (.A(\frequency[0] ), 
            .B(\frequency[1] ), .C(\frequency[2] ), .Z(n4873));
    defparam i4189_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i523_2_lut_4_lut (.A(\frequency[2] ), 
            .B(\frequency[3] ), .C(\frequency[4] ), .D(\frequency[5] ), 
            .Z(n12_adj_1797));
    defparam i523_2_lut_4_lut.INIT = "0xffe0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i4203_2_lut_3_lut (.A(\frequency[2] ), 
            .B(\frequency[3] ), .C(\frequency[4] ), .Z(n4887));
    defparam i4203_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i4195_2_lut_3_lut (.A(\frequency[2] ), 
            .B(\frequency[3] ), .C(\frequency[4] ), .Z(n4879));
    defparam i4195_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A+(B+(C)))", lineinfo="@9(25[34],25[49])" *) LUT4 i1_2_lut_3_lut_adj_96 (.A(\frequency[5] ), 
            .B(\frequency[3] ), .C(\frequency[4] ), .Z(n2878));
    defparam i1_2_lut_3_lut_adj_96.INIT = "0xfefe";
    (* lut_function="(A+!(B+!(C)))" *) LUT4 i3833_2_lut_3_lut (.A(n10), .B(n2793), 
            .C(n8372), .Z(n4515));
    defparam i3833_2_lut_3_lut.INIT = "0xbaba";
    (* lut_function="(A (B (C)))" *) LUT4 i2_2_lut_3_lut_adj_97 (.A(\frequency[5] ), 
            .B(\frequency[6] ), .C(n4923), .Z(n7708));
    defparam i2_2_lut_3_lut_adj_97.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i2_3_lut_4_lut_adj_98 (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[0] ), .D(\frequency[3] ), 
            .Z(n4820));
    defparam i2_3_lut_4_lut_adj_98.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (D))" *) LUT4 i462_2_lut_4_lut (.A(\frequency[3] ), 
            .B(\frequency[4] ), .C(n4873), .D(\frequency[5] ), .Z(n12_adj_1788));
    defparam i462_2_lut_4_lut.INIT = "0xff80";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i378_2_lut_4_lut (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[3] ), .D(\frequency[4] ), 
            .Z(n10_adj_7));
    defparam i378_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C (D)))", lineinfo="@8(20[21],20[30])" *) LUT4 i7607_3_lut_4_lut (.A(\frequency[1] ), 
            .B(\frequency[2] ), .C(\frequency[4] ), .D(\frequency[3] ), 
            .Z(n9344));
    defparam i7607_3_lut_4_lut.INIT = "0xf080";
    (* lut_function="(A+(B+(C)))", lineinfo="@9(13[34],13[49])" *) LUT4 i1_2_lut_3_lut_adj_99 (.A(\frequency[2] ), 
            .B(\frequency[3] ), .C(\frequency[4] ), .Z(n2876));
    defparam i1_2_lut_3_lut_adj_99.INIT = "0xfefe";
    (* lut_function="(A (C)+!A (B+(C)))", lineinfo="@9(31[10],38[71])" *) LUT4 i1_2_lut_3_lut_adj_100 (.A(n2793), 
            .B(n8350), .C(n22), .Z(n4_adj_1783));
    defparam i1_2_lut_3_lut_adj_100.INIT = "0xf4f4";
    (* lut_function="(A ((C)+!B)+!A (C))", lineinfo="@9(31[10],38[71])" *) LUT4 i2_2_lut_3_lut_adj_101 (.A(n2754), 
            .B(n4973), .C(n4_adj_1801), .Z(n8857));
    defparam i2_2_lut_3_lut_adj_101.INIT = "0xf2f2";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@9(36[10],38[71])" *) LUT4 i7238_3_lut_4_lut (.A(\frequency[10] ), 
            .B(n2880), .C(n8364), .D(n4_c), .Z(n5_adj_8));
    defparam i7238_3_lut_4_lut.INIT = "0x1110";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_102 (.A(n4_adj_1787), 
            .B(n8851), .C(n8350), .Z(n8913));
    defparam i1_2_lut_3_lut_adj_102.INIT = "0xfefe";
    
endmodule

//
// Verilog Description of module fftdec
//

module fftdec (input n3208, input clk_c, output n1322, input n3240, 
            input reset_c, output \frequency[15] , output n4818, output n55, 
            output \frequency[12] , output \frequency[13] , output \frequency[11] , 
            output \frequency[10] , input n3217, output \frequency[14] , 
            output \frequency[8] , output \frequency[9] , input [31:0]dout, 
            output \frequency[7] , output \frequency[6] , output \frequency[0] , 
            output \frequency[5] , output n63, output \frequency[4] , 
            output \frequency[3] , output \frequency[2] , output \frequency[1] , 
            input n3265, output n1105, input n10, output n18, output n2227, 
            output n7, input n4820, output n8830, input n2793, output n22, 
            output n2199, input n4800, output n7700, input n16, input n8, 
            output n30, input n10_adj_1, output n2768, input n10_adj_2, 
            output n4, input n2880, output n8330, output n2819);
    
    wire [8:0]k;
    wire [8:0]k_max;
    (* is_clock=1, lineinfo="@8(9[30],9[33])" *) wire clk_c;
    wire [15:0]magnitude_max;
    wire [15:0]magnitude_sq;
    wire [31:0]prod_full;
    wire [15:0]n140;
    wire [24:0]n57;
    
    wire n365, n2951, n14, n15, n2897, n2899, n2901, n2903;
    wire [8:0]n52_2;
    
    wire n2909, n2911, n6742, n11584, GND_net, n2919, n6740, n11581, 
        n6738, n11578, n38, n2923, n52, n2927, n56, n54, n55_adj_1764, 
        n53, n3169, n2931, n6736, n11575, VCC_net, n11545, n50_adj_1765, 
        n58_adj_1766, n62, n49_adj_1767, n4_c, n6, n8_c, n10_c, 
        n12, n14_adj_1768, n16_c, n18_c, n20, n22_c, n24, n26, 
        n28, n30_c, n2935, n2939, n2941, n2943;
    wire [15:0]n6563;
    
    wire n34, n6_adj_1773;
    
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i0 (.D(n140[0]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[0]));
    defparam magnitude_max__i0.REGSET = "RESET";
    defparam magnitude_max__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i8 (.D(k[8]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[8]));
    defparam k_max___i8.REGSET = "RESET";
    defparam k_max___i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i7 (.D(k[7]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[7]));
    defparam k_max___i7.REGSET = "RESET";
    defparam k_max___i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2261_4_lut (.A(reset_c), 
            .B(\frequency[15] ), .C(n57[24]), .D(n365), .Z(n2951));
    defparam i2261_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C)))" *) LUT4 i5_3_lut (.A(k[4]), .B(k[2]), 
            .C(k[3]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(k[6]), .B(k[8]), 
            .C(k[1]), .D(k[7]), .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i8_4_lut (.A(n15), .B(k[5]), 
            .C(n14), .D(k[0]), .Z(n4818));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3677_2_lut (.A(magnitude_sq[0]), 
            .B(n55), .Z(n140[0]));
    defparam i3677_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i6 (.D(k[6]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[6]));
    defparam k_max___i6.REGSET = "RESET";
    defparam k_max___i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i5 (.D(k[5]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[5]));
    defparam k_max___i5.REGSET = "RESET";
    defparam k_max___i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i4 (.D(k[4]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[4]));
    defparam k_max___i4.REGSET = "RESET";
    defparam k_max___i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i3 (.D(k[3]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[3]));
    defparam k_max___i3.REGSET = "RESET";
    defparam k_max___i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i2 (.D(k[2]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[2]));
    defparam k_max___i2.REGSET = "RESET";
    defparam k_max___i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i1 (.D(k[1]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[1]));
    defparam k_max___i1.REGSET = "RESET";
    defparam k_max___i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i13 (.D(n2897), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[12] ));
    defparam frequency__i13.REGSET = "RESET";
    defparam frequency__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i14 (.D(n2899), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[13] ));
    defparam frequency__i14.REGSET = "RESET";
    defparam frequency__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i12 (.D(n2901), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[11] ));
    defparam frequency__i12.REGSET = "RESET";
    defparam frequency__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i11 (.D(n2903), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[10] ));
    defparam frequency__i11.REGSET = "RESET";
    defparam frequency__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i0 (.D(n52_2[0]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[0]));
    defparam k__i0.REGSET = "RESET";
    defparam k__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i15 (.D(n2909), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[14] ));
    defparam frequency__i15.REGSET = "RESET";
    defparam frequency__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i9 (.D(n2911), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[8] ));
    defparam frequency__i9.REGSET = "RESET";
    defparam frequency__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i10 (.D(n2919), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[9] ));
    defparam frequency__i10.REGSET = "RESET";
    defparam frequency__i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(53[18],53[26])" *) FA2 add_10_add_5_9 (.A0(GND_net), .B0(k[7]), 
            .C0(GND_net), .D0(n6742), .CI0(n6742), .A1(GND_net), .B1(k[8]), 
            .C1(GND_net), .D1(n11584), .CI1(n11584), .CO0(n11584), .S0(n52_2[7]), 
            .S1(n52_2[8]));
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i8 (.D(n2923), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[7] ));
    defparam frequency__i8.REGSET = "RESET";
    defparam frequency__i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(53[18],53[26])" *) FA2 add_10_add_5_7 (.A0(GND_net), .B0(k[5]), 
            .C0(GND_net), .D0(n6740), .CI0(n6740), .A1(GND_net), .B1(k[6]), 
            .C1(GND_net), .D1(n11581), .CI1(n11581), .CO0(n11581), .CO1(n6742), 
            .S0(n52_2[5]), .S1(n52_2[6]));
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@7(53[18],53[26])" *) FA2 add_10_add_5_5 (.A0(GND_net), .B0(k[3]), 
            .C0(GND_net), .D0(n6738), .CI0(n6738), .A1(GND_net), .B1(k[4]), 
            .C1(GND_net), .D1(n11578), .CI1(n11578), .CO0(n11578), .CO1(n6740), 
            .S0(n52_2[3]), .S1(n52_2[4]));
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@7(40[14],40[27])" *) LUT4 i6_2_lut (.A(dout[9]), 
            .B(dout[12]), .Z(n38));
    defparam i6_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i7 (.D(n2927), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[6] ));
    defparam frequency__i7.REGSET = "RESET";
    defparam frequency__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i20_4_lut (.A(dout[17]), 
            .B(dout[1]), .C(dout[24]), .D(dout[4]), .Z(n52));
    defparam i20_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i8 (.D(n52_2[8]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[8]));
    defparam k__i8.REGSET = "RESET";
    defparam k__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i6 (.D(n2931), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[5] ));
    defparam frequency__i6.REGSET = "RESET";
    defparam frequency__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i24_4_lut (.A(dout[29]), 
            .B(dout[3]), .C(dout[13]), .D(dout[31]), .Z(n56));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i22_4_lut (.A(dout[19]), 
            .B(dout[5]), .C(dout[22]), .D(dout[6]), .Z(n54));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i23_4_lut (.A(dout[10]), 
            .B(dout[15]), .C(dout[20]), .D(dout[23]), .Z(n55_adj_1764));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i21_4_lut (.A(dout[27]), 
            .B(dout[7]), .C(dout[30]), .D(dout[14]), .Z(n53));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2479_4_lut (.A(reset_c), 
            .B(\frequency[0] ), .C(n57[9]), .D(n365), .Z(n3169));
    defparam i2479_4_lut.INIT = "0xa088";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i1 (.D(n3169), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[0] ));
    defparam frequency__i1.REGSET = "RESET";
    defparam frequency__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(53[18],53[26])" *) FA2 add_10_add_5_3 (.A0(GND_net), .B0(k[1]), 
            .C0(GND_net), .D0(n6736), .CI0(n6736), .A1(GND_net), .B1(k[2]), 
            .C1(GND_net), .D1(n11575), .CI1(n11575), .CO0(n11575), .CO1(n6738), 
            .S0(n52_2[1]), .S1(n52_2[2]));
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i16 (.D(n2951), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[15] ));
    defparam frequency__i16.REGSET = "RESET";
    defparam frequency__i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(53[18],53[26])" *) FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(k[0]), .C1(VCC_net), .D1(n11545), 
            .CI1(n11545), .CO0(n11545), .CO1(n6736), .S1(n52_2[0]));
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2241_4_lut (.A(reset_c), 
            .B(\frequency[5] ), .C(n57[14]), .D(n365), .Z(n2931));
    defparam i2241_4_lut.INIT = "0xa088";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i18_4_lut (.A(dout[8]), 
            .B(dout[11]), .C(dout[16]), .D(dout[21]), .Z(n50_adj_1765));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i26_4_lut (.A(dout[25]), 
            .B(n52), .C(n38), .D(dout[26]), .Z(n58_adj_1766));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i30_4_lut (.A(n53), 
            .B(n55_adj_1764), .C(n54), .D(n56), .Z(n62));
    defparam i30_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i17_4_lut (.A(dout[0]), 
            .B(dout[18]), .C(dout[28]), .D(dout[2]), .Z(n49_adj_1767));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(40[14],40[27])" *) LUT4 i31_4_lut (.A(n49_adj_1767), 
            .B(n62), .C(n58_adj_1766), .D(n50_adj_1765), .Z(n63));
    defparam i31_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2237_4_lut (.A(reset_c), 
            .B(\frequency[6] ), .C(n57[15]), .D(n365), .Z(n2927));
    defparam i2237_4_lut.INIT = "0xa088";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i4_4_lut (.A(magnitude_max[0]), 
            .B(magnitude_sq[1]), .C(magnitude_max[1]), .D(magnitude_sq[0]), 
            .Z(n4_c));
    defparam LessThan_7_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i6_3_lut (.A(n4_c), 
            .B(magnitude_sq[2]), .C(magnitude_max[2]), .Z(n6));
    defparam LessThan_7_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i8_3_lut (.A(n6), 
            .B(magnitude_sq[3]), .C(magnitude_max[3]), .Z(n8_c));
    defparam LessThan_7_i8_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i7 (.D(n52_2[7]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[7]));
    defparam k__i7.REGSET = "RESET";
    defparam k__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i10_3_lut (.A(n8_c), 
            .B(magnitude_sq[4]), .C(magnitude_max[4]), .Z(n10_c));
    defparam LessThan_7_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i12_3_lut (.A(n10_c), 
            .B(magnitude_sq[5]), .C(magnitude_max[5]), .Z(n12));
    defparam LessThan_7_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i14_3_lut (.A(n12), 
            .B(magnitude_sq[6]), .C(magnitude_max[6]), .Z(n14_adj_1768));
    defparam LessThan_7_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i16_3_lut (.A(n14_adj_1768), 
            .B(magnitude_sq[7]), .C(magnitude_max[7]), .Z(n16_c));
    defparam LessThan_7_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i18_3_lut (.A(n16_c), 
            .B(magnitude_sq[8]), .C(magnitude_max[8]), .Z(n18_c));
    defparam LessThan_7_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i20_3_lut (.A(n18_c), 
            .B(magnitude_sq[9]), .C(magnitude_max[9]), .Z(n20));
    defparam LessThan_7_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i22_3_lut (.A(n20), 
            .B(magnitude_sq[10]), .C(magnitude_max[10]), .Z(n22_c));
    defparam LessThan_7_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i24_3_lut (.A(n22_c), 
            .B(magnitude_sq[11]), .C(magnitude_max[11]), .Z(n24));
    defparam LessThan_7_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i26_3_lut (.A(n24), 
            .B(magnitude_sq[12]), .C(magnitude_max[12]), .Z(n26));
    defparam LessThan_7_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2233_4_lut (.A(reset_c), 
            .B(\frequency[7] ), .C(n57[16]), .D(n365), .Z(n2923));
    defparam i2233_4_lut.INIT = "0xa088";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i28_3_lut (.A(n26), 
            .B(magnitude_sq[13]), .C(magnitude_max[13]), .Z(n28));
    defparam LessThan_7_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i30_3_lut (.A(n28), 
            .B(magnitude_sq[14]), .C(magnitude_max[14]), .Z(n30_c));
    defparam LessThan_7_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@7(42[13],42[41])" *) LUT4 LessThan_7_i32_3_lut (.A(n30_c), 
            .B(magnitude_sq[15]), .C(magnitude_max[15]), .Z(n55));
    defparam LessThan_7_i32_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i6 (.D(n52_2[6]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[6]));
    defparam k__i6.REGSET = "RESET";
    defparam k__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i5 (.D(n52_2[5]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[5]));
    defparam k__i5.REGSET = "RESET";
    defparam k__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i4 (.D(n52_2[4]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[4]));
    defparam k__i4.REGSET = "RESET";
    defparam k__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i3 (.D(n52_2[3]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[3]));
    defparam k__i3.REGSET = "RESET";
    defparam k__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i2 (.D(n52_2[2]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[2]));
    defparam k__i2.REGSET = "RESET";
    defparam k__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k__i1 (.D(n52_2[1]), 
            .SP(n3217), .CK(clk_c), .SR(n1322), .Q(k[1]));
    defparam k__i1.REGSET = "RESET";
    defparam k__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i5 (.D(n2935), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[4] ));
    defparam frequency__i5.REGSET = "RESET";
    defparam frequency__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@8(9[35],9[40])" *) LUT4 i1179_1_lut (.A(reset_c), 
            .Z(n1322));
    defparam i1179_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2229_4_lut (.A(reset_c), 
            .B(\frequency[9] ), .C(n57[18]), .D(n365), .Z(n2919));
    defparam i2229_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2221_4_lut (.A(reset_c), 
            .B(\frequency[8] ), .C(n57[17]), .D(n365), .Z(n2911));
    defparam i2221_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2219_4_lut (.A(reset_c), 
            .B(\frequency[14] ), .C(n57[23]), .D(n365), .Z(n2909));
    defparam i2219_4_lut.INIT = "0xa088";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i4 (.D(n2939), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[3] ));
    defparam frequency__i4.REGSET = "RESET";
    defparam frequency__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i3 (.D(n2941), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[2] ));
    defparam frequency__i3.REGSET = "RESET";
    defparam frequency__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ frequency__i2 (.D(n2943), 
            .SP(VCC_net), .CK(clk_c), .SR(GND_net), .Q(\frequency[1] ));
    defparam frequency__i2.REGSET = "RESET";
    defparam frequency__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i15 (.D(n140[15]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[15]));
    defparam magnitude_max__i15.REGSET = "RESET";
    defparam magnitude_max__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i14 (.D(n140[14]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[14]));
    defparam magnitude_max__i14.REGSET = "RESET";
    defparam magnitude_max__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i13 (.D(n140[13]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[13]));
    defparam magnitude_max__i13.REGSET = "RESET";
    defparam magnitude_max__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i12 (.D(n140[12]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[12]));
    defparam magnitude_max__i12.REGSET = "RESET";
    defparam magnitude_max__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i11 (.D(n140[11]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[11]));
    defparam magnitude_max__i11.REGSET = "RESET";
    defparam magnitude_max__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i10 (.D(n140[10]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[10]));
    defparam magnitude_max__i10.REGSET = "RESET";
    defparam magnitude_max__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i9 (.D(n140[9]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[9]));
    defparam magnitude_max__i9.REGSET = "RESET";
    defparam magnitude_max__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i8 (.D(n140[8]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[8]));
    defparam magnitude_max__i8.REGSET = "RESET";
    defparam magnitude_max__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i7 (.D(n140[7]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[7]));
    defparam magnitude_max__i7.REGSET = "RESET";
    defparam magnitude_max__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i6 (.D(n140[6]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[6]));
    defparam magnitude_max__i6.REGSET = "RESET";
    defparam magnitude_max__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i5 (.D(n140[5]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[5]));
    defparam magnitude_max__i5.REGSET = "RESET";
    defparam magnitude_max__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i4 (.D(n140[4]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[4]));
    defparam magnitude_max__i4.REGSET = "RESET";
    defparam magnitude_max__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i3 (.D(n140[3]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[3]));
    defparam magnitude_max__i3.REGSET = "RESET";
    defparam magnitude_max__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i2 (.D(n140[2]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[2]));
    defparam magnitude_max__i2.REGSET = "RESET";
    defparam magnitude_max__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_max__i1 (.D(n140[1]), 
            .SP(n3240), .CK(clk_c), .SR(n1322), .Q(magnitude_max[1]));
    defparam magnitude_max__i1.REGSET = "RESET";
    defparam magnitude_max__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i15 (.D(n6563[15]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[15]));
    defparam magnitude_sq__i15.REGSET = "RESET";
    defparam magnitude_sq__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2213_4_lut (.A(reset_c), 
            .B(\frequency[10] ), .C(n57[19]), .D(n365), .Z(n2903));
    defparam i2213_4_lut.INIT = "0xa088";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i14 (.D(n6563[14]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[14]));
    defparam magnitude_sq__i14.REGSET = "RESET";
    defparam magnitude_sq__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i13 (.D(n6563[13]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[13]));
    defparam magnitude_sq__i13.REGSET = "RESET";
    defparam magnitude_sq__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i12 (.D(n6563[12]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[12]));
    defparam magnitude_sq__i12.REGSET = "RESET";
    defparam magnitude_sq__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i11 (.D(n6563[11]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[11]));
    defparam magnitude_sq__i11.REGSET = "RESET";
    defparam magnitude_sq__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i10 (.D(n6563[10]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[10]));
    defparam magnitude_sq__i10.REGSET = "RESET";
    defparam magnitude_sq__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i9 (.D(n6563[9]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[9]));
    defparam magnitude_sq__i9.REGSET = "RESET";
    defparam magnitude_sq__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i8 (.D(n6563[8]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[8]));
    defparam magnitude_sq__i8.REGSET = "RESET";
    defparam magnitude_sq__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i7 (.D(n6563[7]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[7]));
    defparam magnitude_sq__i7.REGSET = "RESET";
    defparam magnitude_sq__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i6 (.D(n6563[6]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[6]));
    defparam magnitude_sq__i6.REGSET = "RESET";
    defparam magnitude_sq__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i5 (.D(n6563[5]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[5]));
    defparam magnitude_sq__i5.REGSET = "RESET";
    defparam magnitude_sq__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i4 (.D(n6563[4]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[4]));
    defparam magnitude_sq__i4.REGSET = "RESET";
    defparam magnitude_sq__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i3 (.D(n6563[3]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[3]));
    defparam magnitude_sq__i3.REGSET = "RESET";
    defparam magnitude_sq__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i2 (.D(n6563[2]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[2]));
    defparam magnitude_sq__i2.REGSET = "RESET";
    defparam magnitude_sq__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i1 (.D(n6563[1]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[1]));
    defparam magnitude_sq__i1.REGSET = "RESET";
    defparam magnitude_sq__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ magnitude_sq__i0 (.D(n6563[0]), 
            .SP(n3265), .CK(clk_c), .SR(n1322), .Q(magnitude_sq[0]));
    defparam magnitude_sq__i0.REGSET = "RESET";
    defparam magnitude_sq__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(47[26],47[36])" *) MAC16 mult_13 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
            .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(k_max[8]), 
            .A7(k_max[7]), .A6(k_max[6]), .A5(k_max[5]), .A4(k_max[4]), 
            .A3(k_max[3]), .A2(k_max[2]), .A1(k_max[1]), .A0(k_max[0]), 
            .B15(GND_net), .B14(GND_net), .B13(GND_net), .B12(GND_net), 
            .B11(GND_net), .B10(GND_net), .B9(GND_net), .B8(VCC_net), 
            .B7(GND_net), .B6(VCC_net), .B5(VCC_net), .B4(VCC_net), 
            .B3(GND_net), .B2(VCC_net), .B1(VCC_net), .B0(VCC_net), 
            .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
            .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
            .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
            .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), 
            .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), 
            .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), 
            .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
            .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
            .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O17(n57[24]), 
            .O16(n57[23]), .O15(n57[22]), .O14(n57[21]), .O13(n57[20]), 
            .O12(n57[19]), .O11(n57[18]), .O10(n57[17]), .O9(n57[16]), 
            .O8(n57[15]), .O7(n57[14]), .O6(n57[13]), .O5(n57[12]), 
            .O4(n57[11]), .O3(n57[10]), .O2(n57[9]));
    defparam mult_13.NEG_TRIGGER = "0b0";
    defparam mult_13.A_REG = "0b0";
    defparam mult_13.B_REG = "0b0";
    defparam mult_13.C_REG = "0b0";
    defparam mult_13.D_REG = "0b0";
    defparam mult_13.TOP_8x8_MULT_REG = "0b0";
    defparam mult_13.BOT_8x8_MULT_REG = "0b0";
    defparam mult_13.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_13.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_13.TOPOUTPUT_SELECT = "0b11";
    defparam mult_13.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_13.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_13.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_13.BOTOUTPUT_SELECT = "0b11";
    defparam mult_13.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_13.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_13.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_13.MODE_8x8 = "0b0";
    defparam mult_13.A_SIGNED = "0b0";
    defparam mult_13.B_SIGNED = "0b0";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_4_lut (.A(n1105), .B(n10), 
            .C(n18), .D(n2227), .Z(n7));
    defparam i1_4_lut.INIT = "0x0400";
    (* lut_function="(A+(B))", lineinfo="@8(20[21],20[30])" *) LUT4 i1_2_lut (.A(\frequency[4] ), 
            .B(\frequency[5] ), .Z(n34));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D))))", lineinfo="@8(20[21],20[30])" *) LUT4 i7221_4_lut (.A(\frequency[6] ), 
            .B(n34), .C(\frequency[7] ), .D(n4820), .Z(n8830));
    defparam i7221_4_lut.INIT = "0xa080";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i4_4_lut (.A(\frequency[8] ), 
            .B(\frequency[6] ), .C(n2793), .D(n6_adj_1773), .Z(n22));
    defparam i4_4_lut.INIT = "0x0200";
    (* lut_function="(A (B))", lineinfo="@7(31[11],59[4])" *) LUT4 i1_2_lut_adj_27 (.A(\frequency[8] ), 
            .B(\frequency[9] ), .Z(n2199));
    defparam i1_2_lut_adj_27.INIT = "0x8888";
    (* lut_function="(A (B (C)))", lineinfo="@7(31[11],59[4])" *) LUT4 i2_3_lut (.A(n4800), 
            .B(n2227), .C(\frequency[9] ), .Z(n7700));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))", lineinfo="@7(31[11],59[4])" *) LUT4 i1_2_lut_adj_28 (.A(\frequency[8] ), 
            .B(n2793), .Z(n1105));
    defparam i1_2_lut_adj_28.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (C))", lineinfo="@7(31[11],59[4])" *) LUT4 i1_3_lut_4_lut (.A(\frequency[5] ), 
            .B(\frequency[4] ), .C(n16), .D(n8), .Z(n30));
    defparam i1_3_lut_4_lut.INIT = "0xf8f0";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\frequency[5] ), 
            .B(\frequency[4] ), .C(\frequency[6] ), .D(\frequency[7] ), 
            .Z(n18));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i76_3_lut_4_lut (.A(\frequency[7] ), 
            .B(\frequency[6] ), .C(\frequency[5] ), .D(n10_adj_1), .Z(n2768));
    defparam i76_3_lut_4_lut.INIT = "0x8880";
    (* lut_function="(!((((D)+!C)+!B)+!A))", lineinfo="@7(31[11],59[4])" *) LUT4 i2_3_lut_4_lut (.A(\frequency[7] ), 
            .B(\frequency[6] ), .C(n10_adj_2), .D(n1105), .Z(n4));
    defparam i2_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(A (B (C)))", lineinfo="@7(31[11],59[4])" *) LUT4 i1_2_lut_3_lut (.A(\frequency[7] ), 
            .B(\frequency[6] ), .C(\frequency[5] ), .Z(n2227));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2211_4_lut (.A(reset_c), 
            .B(\frequency[11] ), .C(n57[20]), .D(n365), .Z(n2901));
    defparam i2211_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2209_4_lut (.A(reset_c), 
            .B(\frequency[13] ), .C(n57[22]), .D(n365), .Z(n2899));
    defparam i2209_4_lut.INIT = "0xa088";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@7(40[10],58[8])" *) LUT4 i2_3_lut_adj_29 (.A(n63), 
            .B(n55), .C(n4818), .Z(n365));
    defparam i2_3_lut_adj_29.INIT = "0x2020";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2207_4_lut (.A(reset_c), 
            .B(\frequency[12] ), .C(n57[21]), .D(n365), .Z(n2897));
    defparam i2207_4_lut.INIT = "0xa088";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@7(31[11],59[4])" *) LUT4 i2_3_lut_4_lut_adj_30 (.A(\frequency[8] ), 
            .B(\frequency[9] ), .C(\frequency[10] ), .D(n2880), .Z(n8330));
    defparam i2_3_lut_4_lut_adj_30.INIT = "0x0004";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3984_2_lut (.A(magnitude_sq[1]), 
            .B(n55), .Z(n140[1]));
    defparam i3984_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3983_2_lut (.A(magnitude_sq[2]), 
            .B(n55), .Z(n140[2]));
    defparam i3983_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3980_2_lut (.A(magnitude_sq[3]), 
            .B(n55), .Z(n140[3]));
    defparam i3980_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3979_2_lut (.A(magnitude_sq[4]), 
            .B(n55), .Z(n140[4]));
    defparam i3979_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3978_2_lut (.A(magnitude_sq[5]), 
            .B(n55), .Z(n140[5]));
    defparam i3978_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3977_2_lut (.A(magnitude_sq[6]), 
            .B(n55), .Z(n140[6]));
    defparam i3977_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B+(C (D)))))" *) LUT4 i1_4_lut_4_lut (.A(\frequency[7] ), 
            .B(\frequency[6] ), .C(\frequency[5] ), .D(n10_adj_1), .Z(n6_adj_1773));
    defparam i1_4_lut_4_lut.INIT = "0x5444";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3976_2_lut (.A(magnitude_sq[7]), 
            .B(n55), .Z(n140[7]));
    defparam i3976_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3975_2_lut (.A(magnitude_sq[8]), 
            .B(n55), .Z(n140[8]));
    defparam i3975_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3974_2_lut (.A(magnitude_sq[9]), 
            .B(n55), .Z(n140[9]));
    defparam i3974_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3973_2_lut (.A(magnitude_sq[10]), 
            .B(n55), .Z(n140[10]));
    defparam i3973_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3970_2_lut (.A(magnitude_sq[11]), 
            .B(n55), .Z(n140[11]));
    defparam i3970_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3969_2_lut (.A(magnitude_sq[12]), 
            .B(n55), .Z(n140[12]));
    defparam i3969_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3968_2_lut (.A(magnitude_sq[13]), 
            .B(n55), .Z(n140[13]));
    defparam i3968_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3967_2_lut (.A(magnitude_sq[14]), 
            .B(n55), .Z(n140[14]));
    defparam i3967_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(42[9],54[12])" *) LUT4 i3965_2_lut (.A(magnitude_sq[15]), 
            .B(n55), .Z(n140[15]));
    defparam i3965_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2253_4_lut (.A(reset_c), 
            .B(\frequency[1] ), .C(n57[10]), .D(n365), .Z(n2943));
    defparam i2253_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2251_4_lut (.A(reset_c), 
            .B(\frequency[2] ), .C(n57[11]), .D(n365), .Z(n2941));
    defparam i2251_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2249_4_lut (.A(reset_c), 
            .B(\frequency[3] ), .C(n57[12]), .D(n365), .Z(n2939));
    defparam i2249_4_lut.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@7(31[11],59[4])" *) LUT4 i2245_4_lut (.A(reset_c), 
            .B(\frequency[4] ), .C(n57[13]), .D(n365), .Z(n2935));
    defparam i2245_4_lut.INIT = "0xa088";
    (* lut_function="(A+(B+(C)))", lineinfo="@7(31[11],59[4])" *) LUT4 i1_2_lut_3_lut_adj_31 (.A(\frequency[5] ), 
            .B(\frequency[6] ), .C(\frequency[7] ), .Z(n2819));
    defparam i1_2_lut_3_lut_adj_31.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=3, LSE_RCOL=33, LSE_LLINE=22, LSE_RLINE=24, lineinfo="@7(22[3],24[33])" *) multiply_U24 mag_real (dout[16], 
            dout[17], dout[18], dout[19], dout[20], dout[21], dout[22], 
            dout[23], dout[24], dout[25], dout[26], dout[27], dout[28], 
            dout[29], dout[30], dout[31], prod_full[0], prod_full[1], 
            prod_full[2], prod_full[3], prod_full[4], prod_full[5], 
            prod_full[6], prod_full[7], prod_full[8], prod_full[9], 
            prod_full[10], prod_full[11], prod_full[12], prod_full[13], 
            prod_full[14], prod_full[15], prod_full[16], prod_full[17], 
            prod_full[18], prod_full[19], prod_full[20], prod_full[21], 
            prod_full[22], prod_full[23], prod_full[24], prod_full[25], 
            prod_full[26], prod_full[27], prod_full[28], prod_full[29], 
            prod_full[30]);
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=4, LSE_RCOL=32, LSE_LLINE=27, LSE_RLINE=29, lineinfo="@7(27[4],29[32])" *) multiply_U25 mag_img ({n6563}, 
            dout[0], dout[1], dout[2], dout[3], dout[4], dout[5], 
            dout[6], dout[7], dout[8], dout[9], dout[10], dout[11], 
            dout[12], dout[13], dout[14], dout[15], prod_full[30], 
            prod_full[28], prod_full[13], prod_full[29], prod_full[14], 
            prod_full[26], prod_full[11], prod_full[27], prod_full[12], 
            prod_full[24], prod_full[9], prod_full[25], prod_full[10], 
            prod_full[22], prod_full[7], prod_full[23], prod_full[8], 
            prod_full[20], prod_full[5], prod_full[21], prod_full[6], 
            prod_full[18], prod_full[3], prod_full[19], prod_full[4], 
            prod_full[16], prod_full[1], prod_full[17], prod_full[2], 
            prod_full[15], prod_full[0]);
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=82, LSE_LCOL=5, LSE_RCOL=32, LSE_LLINE=36, LSE_RLINE=41, lineinfo="@7(31[11],59[4])" *) FD1P3XZ k_max___i0 (.D(k[0]), 
            .SP(n3208), .CK(clk_c), .SR(n1322), .Q(k_max[0]));
    defparam k_max___i0.REGSET = "RESET";
    defparam k_max___i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module multiply_U24
//

module multiply_U24 (input \dout[16] , input \dout[17] , input \dout[18] , 
            input \dout[19] , input \dout[20] , input \dout[21] , input \dout[22] , 
            input \dout[23] , input \dout[24] , input \dout[25] , input \dout[26] , 
            input \dout[27] , input \dout[28] , input \dout[29] , input \dout[30] , 
            input \dout[31] , output \prod_full[0] , output \prod_full[1] , 
            output \prod_full[2] , output \prod_full[3] , output \prod_full[4] , 
            output \prod_full[5] , output \prod_full[6] , output \prod_full[7] , 
            output \prod_full[8] , output \prod_full[9] , output \prod_full[10] , 
            output \prod_full[11] , output \prod_full[12] , output \prod_full[13] , 
            output \prod_full[14] , output \prod_full[15] , output \prod_full[16] , 
            output \prod_full[17] , output \prod_full[18] , output \prod_full[19] , 
            output \prod_full[20] , output \prod_full[21] , output \prod_full[22] , 
            output \prod_full[23] , output \prod_full[24] , output \prod_full[25] , 
            output \prod_full[26] , output \prod_full[27] , output \prod_full[28] , 
            output \prod_full[29] , output \prod_full[30] );
    
    
    wire GND_net;
    
    (* lineinfo="@10(12[24],12[29])" *) MAC16 dout_16__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(\dout[31] ), .A14(\dout[30] ), .A13(\dout[29] ), 
            .A12(\dout[28] ), .A11(\dout[27] ), .A10(\dout[26] ), .A9(\dout[25] ), 
            .A8(\dout[24] ), .A7(\dout[23] ), .A6(\dout[22] ), .A5(\dout[21] ), 
            .A4(\dout[20] ), .A3(\dout[19] ), .A2(\dout[18] ), .A1(\dout[17] ), 
            .A0(\dout[16] ), .B15(\dout[31] ), .B14(\dout[30] ), .B13(\dout[29] ), 
            .B12(\dout[28] ), .B11(\dout[27] ), .B10(\dout[26] ), .B9(\dout[25] ), 
            .B8(\dout[24] ), .B7(\dout[23] ), .B6(\dout[22] ), .B5(\dout[21] ), 
            .B4(\dout[20] ), .B3(\dout[19] ), .B2(\dout[18] ), .B1(\dout[17] ), 
            .B0(\dout[16] ), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(\prod_full[30] ), .O29(\prod_full[29] ), .O28(\prod_full[28] ), 
            .O27(\prod_full[27] ), .O26(\prod_full[26] ), .O25(\prod_full[25] ), 
            .O24(\prod_full[24] ), .O23(\prod_full[23] ), .O22(\prod_full[22] ), 
            .O21(\prod_full[21] ), .O20(\prod_full[20] ), .O19(\prod_full[19] ), 
            .O18(\prod_full[18] ), .O17(\prod_full[17] ), .O16(\prod_full[16] ), 
            .O15(\prod_full[15] ), .O14(\prod_full[14] ), .O13(\prod_full[13] ), 
            .O12(\prod_full[12] ), .O11(\prod_full[11] ), .O10(\prod_full[10] ), 
            .O9(\prod_full[9] ), .O8(\prod_full[8] ), .O7(\prod_full[7] ), 
            .O6(\prod_full[6] ), .O5(\prod_full[5] ), .O4(\prod_full[4] ), 
            .O3(\prod_full[3] ), .O2(\prod_full[2] ), .O1(\prod_full[1] ), 
            .O0(\prod_full[0] ));
    defparam dout_16__I_0.NEG_TRIGGER = "0b0";
    defparam dout_16__I_0.A_REG = "0b0";
    defparam dout_16__I_0.B_REG = "0b0";
    defparam dout_16__I_0.C_REG = "0b0";
    defparam dout_16__I_0.D_REG = "0b0";
    defparam dout_16__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam dout_16__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam dout_16__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam dout_16__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam dout_16__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam dout_16__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam dout_16__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam dout_16__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam dout_16__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam dout_16__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam dout_16__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam dout_16__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam dout_16__I_0.MODE_8x8 = "0b0";
    defparam dout_16__I_0.A_SIGNED = "0b0";
    defparam dout_16__I_0.B_SIGNED = "0b0";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module multiply_U25
//

module multiply_U25 (output [15:0]n6563, input \dout[0] , input \dout[1] , 
            input \dout[2] , input \dout[3] , input \dout[4] , input \dout[5] , 
            input \dout[6] , input \dout[7] , input \dout[8] , input \dout[9] , 
            input \dout[10] , input \dout[11] , input \dout[12] , input \dout[13] , 
            input \dout[14] , input \dout[15] , input \prod_full[30] , 
            input \prod_full[28] , input \prod_full[13] , input \prod_full[29] , 
            input \prod_full[14] , input \prod_full[26] , input \prod_full[11] , 
            input \prod_full[27] , input \prod_full[12] , input \prod_full[24] , 
            input \prod_full[9] , input \prod_full[25] , input \prod_full[10] , 
            input \prod_full[22] , input \prod_full[7] , input \prod_full[23] , 
            input \prod_full[8] , input \prod_full[20] , input \prod_full[5] , 
            input \prod_full[21] , input \prod_full[6] , input \prod_full[18] , 
            input \prod_full[3] , input \prod_full[19] , input \prod_full[4] , 
            input \prod_full[16] , input \prod_full[1] , input \prod_full[17] , 
            input \prod_full[2] , input \prod_full[15] , input \prod_full[0] );
    
    wire [31:0]prod_full;
    
    wire n6762, n11656, GND_net;
    wire [15:0]n2;
    wire [15:0]n20;
    
    wire n6764, n6760, n11647, n6758, n11638, n6756, n11629, n11620, 
        n6616, n11698, n6614, n11689, n6612, n11680, n6610, n11671, 
        n6606, n11653, n6608, n6604, n11644, n6602, n11635, n11626, 
        n6633, n11695, n6631, n11686, n6629, n11677, n6627, n11668, 
        n6625, n11659, n6770, n11692, n6623, n11650, n11662, n6768, 
        n11683, n6621, n11641, n6619, n11632, n11623, n6766, n11674, 
        n11665;
    
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_9 (.A0(GND_net), .B0(n2[7]), 
            .C0(n20[7]), .D0(n6762), .CI0(n6762), .A1(GND_net), .B1(n2[8]), 
            .C1(n20[8]), .D1(n11656), .CI1(n11656), .CO0(n11656), .CO1(n6764), 
            .S0(n6563[7]), .S1(n6563[8]));
    defparam add_5656_9.INIT0 = "0xc33c";
    defparam add_5656_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_7 (.A0(GND_net), .B0(n2[5]), 
            .C0(n20[5]), .D0(n6760), .CI0(n6760), .A1(GND_net), .B1(n2[6]), 
            .C1(n20[6]), .D1(n11647), .CI1(n11647), .CO0(n11647), .CO1(n6762), 
            .S0(n6563[5]), .S1(n6563[6]));
    defparam add_5656_7.INIT0 = "0xc33c";
    defparam add_5656_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_5 (.A0(GND_net), .B0(n2[3]), 
            .C0(n20[3]), .D0(n6758), .CI0(n6758), .A1(GND_net), .B1(n2[4]), 
            .C1(n20[4]), .D1(n11638), .CI1(n11638), .CO0(n11638), .CO1(n6760), 
            .S0(n6563[3]), .S1(n6563[4]));
    defparam add_5656_5.INIT0 = "0xc33c";
    defparam add_5656_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_3 (.A0(GND_net), .B0(n2[1]), 
            .C0(n20[1]), .D0(n6756), .CI0(n6756), .A1(GND_net), .B1(n2[2]), 
            .C1(n20[2]), .D1(n11629), .CI1(n11629), .CO0(n11629), .CO1(n6758), 
            .S0(n6563[1]), .S1(n6563[2]));
    defparam add_5656_3.INIT0 = "0xc33c";
    defparam add_5656_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n2[0]), .C1(n20[0]), .D1(n11620), 
            .CI1(n11620), .CO0(n11620), .CO1(n6756), .S1(n6563[0]));
    defparam add_5656_1.INIT0 = "0xc33c";
    defparam add_5656_1.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_17 (.A0(GND_net), 
            .B0(prod_full[30]), .C0(GND_net), .D0(n6616), .CI0(n6616), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11698), .CI1(n11698), 
            .CO0(n11698), .S0(n20[15]));
    defparam add_4_add_2_add_5_add_1_add_2_17.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_15 (.A0(GND_net), 
            .B0(prod_full[28]), .C0(prod_full[13]), .D0(n6614), .CI0(n6614), 
            .A1(GND_net), .B1(prod_full[29]), .C1(prod_full[14]), .D1(n11689), 
            .CI1(n11689), .CO0(n11689), .CO1(n6616), .S0(n20[13]), .S1(n20[14]));
    defparam add_4_add_2_add_5_add_1_add_2_15.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_13 (.A0(GND_net), 
            .B0(prod_full[26]), .C0(prod_full[11]), .D0(n6612), .CI0(n6612), 
            .A1(GND_net), .B1(prod_full[27]), .C1(prod_full[12]), .D1(n11680), 
            .CI1(n11680), .CO0(n11680), .CO1(n6614), .S0(n20[11]), .S1(n20[12]));
    defparam add_4_add_2_add_5_add_1_add_2_13.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_11 (.A0(GND_net), 
            .B0(prod_full[24]), .C0(prod_full[9]), .D0(n6610), .CI0(n6610), 
            .A1(GND_net), .B1(prod_full[25]), .C1(prod_full[10]), .D1(n11671), 
            .CI1(n11671), .CO0(n11671), .CO1(n6612), .S0(n20[9]), .S1(n20[10]));
    defparam add_4_add_2_add_5_add_1_add_2_11.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_11.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_7 (.A0(GND_net), 
            .B0(prod_full[20]), .C0(prod_full[5]), .D0(n6606), .CI0(n6606), 
            .A1(GND_net), .B1(prod_full[21]), .C1(prod_full[6]), .D1(n11653), 
            .CI1(n11653), .CO0(n11653), .CO1(n6608), .S0(n20[5]), .S1(n20[6]));
    defparam add_4_add_2_add_5_add_1_add_2_7.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_5 (.A0(GND_net), 
            .B0(prod_full[18]), .C0(prod_full[3]), .D0(n6604), .CI0(n6604), 
            .A1(GND_net), .B1(prod_full[19]), .C1(prod_full[4]), .D1(n11644), 
            .CI1(n11644), .CO0(n11644), .CO1(n6606), .S0(n20[3]), .S1(n20[4]));
    defparam add_4_add_2_add_5_add_1_add_2_5.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_3 (.A0(GND_net), 
            .B0(prod_full[16]), .C0(prod_full[1]), .D0(n6602), .CI0(n6602), 
            .A1(GND_net), .B1(prod_full[17]), .C1(prod_full[2]), .D1(n11635), 
            .CI1(n11635), .CO0(n11635), .CO1(n6604), .S0(n20[1]), .S1(n20[2]));
    defparam add_4_add_2_add_5_add_1_add_2_3.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(prod_full[15]), 
            .C1(prod_full[0]), .D1(n11626), .CI1(n11626), .CO0(n11626), 
            .CO1(n6602), .S1(n20[0]));
    defparam add_4_add_2_add_5_add_1_add_2_1.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_1.INIT1 = "0xc33c";
    (* lineinfo="@10(12[24],12[29])" *) MAC16 dout_0__I_0 (.CLK(GND_net), 
            .CE(GND_net), .C15(GND_net), .C14(GND_net), .C13(GND_net), 
            .C12(GND_net), .C11(GND_net), .C10(GND_net), .C9(GND_net), 
            .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
            .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
            .C0(GND_net), .A15(\dout[15] ), .A14(\dout[14] ), .A13(\dout[13] ), 
            .A12(\dout[12] ), .A11(\dout[11] ), .A10(\dout[10] ), .A9(\dout[9] ), 
            .A8(\dout[8] ), .A7(\dout[7] ), .A6(\dout[6] ), .A5(\dout[5] ), 
            .A4(\dout[4] ), .A3(\dout[3] ), .A2(\dout[2] ), .A1(\dout[1] ), 
            .A0(\dout[0] ), .B15(\dout[15] ), .B14(\dout[14] ), .B13(\dout[13] ), 
            .B12(\dout[12] ), .B11(\dout[11] ), .B10(\dout[10] ), .B9(\dout[9] ), 
            .B8(\dout[8] ), .B7(\dout[7] ), .B6(\dout[6] ), .B5(\dout[5] ), 
            .B4(\dout[4] ), .B3(\dout[3] ), .B2(\dout[2] ), .B1(\dout[1] ), 
            .B0(\dout[0] ), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O30(prod_full[30]), .O29(prod_full[29]), .O28(prod_full[28]), 
            .O27(prod_full[27]), .O26(prod_full[26]), .O25(prod_full[25]), 
            .O24(prod_full[24]), .O23(prod_full[23]), .O22(prod_full[22]), 
            .O21(prod_full[21]), .O20(prod_full[20]), .O19(prod_full[19]), 
            .O18(prod_full[18]), .O17(prod_full[17]), .O16(prod_full[16]), 
            .O15(prod_full[15]), .O14(prod_full[14]), .O13(prod_full[13]), 
            .O12(prod_full[12]), .O11(prod_full[11]), .O10(prod_full[10]), 
            .O9(prod_full[9]), .O8(prod_full[8]), .O7(prod_full[7]), .O6(prod_full[6]), 
            .O5(prod_full[5]), .O4(prod_full[4]), .O3(prod_full[3]), .O2(prod_full[2]), 
            .O1(prod_full[1]), .O0(prod_full[0]));
    defparam dout_0__I_0.NEG_TRIGGER = "0b0";
    defparam dout_0__I_0.A_REG = "0b0";
    defparam dout_0__I_0.B_REG = "0b0";
    defparam dout_0__I_0.C_REG = "0b0";
    defparam dout_0__I_0.D_REG = "0b0";
    defparam dout_0__I_0.TOP_8x8_MULT_REG = "0b0";
    defparam dout_0__I_0.BOT_8x8_MULT_REG = "0b0";
    defparam dout_0__I_0.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam dout_0__I_0.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam dout_0__I_0.TOPOUTPUT_SELECT = "0b11";
    defparam dout_0__I_0.TOPADDSUB_LOWERINPUT = "0b00";
    defparam dout_0__I_0.TOPADDSUB_UPPERINPUT = "0b0";
    defparam dout_0__I_0.TOPADDSUB_CARRYSELECT = "0b00";
    defparam dout_0__I_0.BOTOUTPUT_SELECT = "0b11";
    defparam dout_0__I_0.BOTADDSUB_LOWERINPUT = "0b00";
    defparam dout_0__I_0.BOTADDSUB_UPPERINPUT = "0b0";
    defparam dout_0__I_0.BOTADDSUB_CARRYSELECT = "0b00";
    defparam dout_0__I_0.MODE_8x8 = "0b0";
    defparam dout_0__I_0.A_SIGNED = "0b0";
    defparam dout_0__I_0.B_SIGNED = "0b0";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_17 (.A0(GND_net), 
            .B0(\prod_full[30] ), .C0(GND_net), .D0(n6633), .CI0(n6633), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11695), .CI1(n11695), 
            .CO0(n11695), .S0(n2[15]));
    defparam add_4_add_2_add_5_add_1_add_1_17.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_15 (.A0(GND_net), 
            .B0(\prod_full[28] ), .C0(\prod_full[13] ), .D0(n6631), .CI0(n6631), 
            .A1(GND_net), .B1(\prod_full[29] ), .C1(\prod_full[14] ), 
            .D1(n11686), .CI1(n11686), .CO0(n11686), .CO1(n6633), .S0(n2[13]), 
            .S1(n2[14]));
    defparam add_4_add_2_add_5_add_1_add_1_15.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_13 (.A0(GND_net), 
            .B0(\prod_full[26] ), .C0(\prod_full[11] ), .D0(n6629), .CI0(n6629), 
            .A1(GND_net), .B1(\prod_full[27] ), .C1(\prod_full[12] ), 
            .D1(n11677), .CI1(n11677), .CO0(n11677), .CO1(n6631), .S0(n2[11]), 
            .S1(n2[12]));
    defparam add_4_add_2_add_5_add_1_add_1_13.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_11 (.A0(GND_net), 
            .B0(\prod_full[24] ), .C0(\prod_full[9] ), .D0(n6627), .CI0(n6627), 
            .A1(GND_net), .B1(\prod_full[25] ), .C1(\prod_full[10] ), 
            .D1(n11668), .CI1(n11668), .CO0(n11668), .CO1(n6629), .S0(n2[9]), 
            .S1(n2[10]));
    defparam add_4_add_2_add_5_add_1_add_1_11.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_11.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_9 (.A0(GND_net), 
            .B0(\prod_full[22] ), .C0(\prod_full[7] ), .D0(n6625), .CI0(n6625), 
            .A1(GND_net), .B1(\prod_full[23] ), .C1(\prod_full[8] ), .D1(n11659), 
            .CI1(n11659), .CO0(n11659), .CO1(n6627), .S0(n2[7]), .S1(n2[8]));
    defparam add_4_add_2_add_5_add_1_add_1_9.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_17 (.A0(GND_net), .B0(n2[15]), 
            .C0(n20[15]), .D0(n6770), .CI0(n6770), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n11692), .CI1(n11692), .CO0(n11692), .S0(n6563[15]));
    defparam add_5656_17.INIT0 = "0xc33c";
    defparam add_5656_17.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_7 (.A0(GND_net), 
            .B0(\prod_full[20] ), .C0(\prod_full[5] ), .D0(n6623), .CI0(n6623), 
            .A1(GND_net), .B1(\prod_full[21] ), .C1(\prod_full[6] ), .D1(n11650), 
            .CI1(n11650), .CO0(n11650), .CO1(n6625), .S0(n2[5]), .S1(n2[6]));
    defparam add_4_add_2_add_5_add_1_add_1_7.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_7.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_2_9 (.A0(GND_net), 
            .B0(prod_full[22]), .C0(prod_full[7]), .D0(n6608), .CI0(n6608), 
            .A1(GND_net), .B1(prod_full[23]), .C1(prod_full[8]), .D1(n11662), 
            .CI1(n11662), .CO0(n11662), .CO1(n6610), .S0(n20[7]), .S1(n20[8]));
    defparam add_4_add_2_add_5_add_1_add_2_9.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_2_9.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_15 (.A0(GND_net), .B0(n2[13]), 
            .C0(n20[13]), .D0(n6768), .CI0(n6768), .A1(GND_net), .B1(n2[14]), 
            .C1(n20[14]), .D1(n11683), .CI1(n11683), .CO0(n11683), .CO1(n6770), 
            .S0(n6563[13]), .S1(n6563[14]));
    defparam add_5656_15.INIT0 = "0xc33c";
    defparam add_5656_15.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_5 (.A0(GND_net), 
            .B0(\prod_full[18] ), .C0(\prod_full[3] ), .D0(n6621), .CI0(n6621), 
            .A1(GND_net), .B1(\prod_full[19] ), .C1(\prod_full[4] ), .D1(n11641), 
            .CI1(n11641), .CO0(n11641), .CO1(n6623), .S0(n2[3]), .S1(n2[4]));
    defparam add_4_add_2_add_5_add_1_add_1_5.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_5.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_3 (.A0(GND_net), 
            .B0(\prod_full[16] ), .C0(\prod_full[1] ), .D0(n6619), .CI0(n6619), 
            .A1(GND_net), .B1(\prod_full[17] ), .C1(\prod_full[2] ), .D1(n11632), 
            .CI1(n11632), .CO0(n11632), .CO1(n6621), .S0(n2[1]), .S1(n2[2]));
    defparam add_4_add_2_add_5_add_1_add_1_3.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_3.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_4_add_2_add_5_add_1_add_1_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(\prod_full[15] ), 
            .C1(\prod_full[0] ), .D1(n11623), .CI1(n11623), .CO0(n11623), 
            .CO1(n6619), .S1(n2[0]));
    defparam add_4_add_2_add_5_add_1_add_1_1.INIT0 = "0xc33c";
    defparam add_4_add_2_add_5_add_1_add_1_1.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_13 (.A0(GND_net), .B0(n2[11]), 
            .C0(n20[11]), .D0(n6766), .CI0(n6766), .A1(GND_net), .B1(n2[12]), 
            .C1(n20[12]), .D1(n11674), .CI1(n11674), .CO0(n11674), .CO1(n6768), 
            .S0(n6563[11]), .S1(n6563[12]));
    defparam add_5656_13.INIT0 = "0xc33c";
    defparam add_5656_13.INIT1 = "0xc33c";
    (* lineinfo="@10(13[25],13[95])" *) FA2 add_5656_11 (.A0(GND_net), .B0(n2[9]), 
            .C0(n20[9]), .D0(n6764), .CI0(n6764), .A1(GND_net), .B1(n2[10]), 
            .C1(n20[10]), .D1(n11665), .CI1(n11665), .CO0(n11665), .CO1(n6766), 
            .S0(n6563[9]), .S1(n6563[10]));
    defparam add_5656_11.INIT0 = "0xc33c";
    defparam add_5656_11.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    
endmodule
