# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/85a3" --include "../../../../microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/ec67/hdl" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/sim/accelerator_soc.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_lmb_bram_0/sim/accelerator_soc_lmb_bram_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0_clk_wiz.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_clk_wiz_1_0/accelerator_soc_clk_wiz_1_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_xbar_0/sim/accelerator_soc_xbar_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_axi_bram_ctrl_0_bram_0/sim/accelerator_soc_axi_bram_ctrl_0_bram_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_weight_mem_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_systolic_array_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_vir_input_mem_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_output_mem_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_axi_slave_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_controller_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_input_mem_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor_axi_master_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/weight_mem.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/processing_element.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/systolic_array.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/vir_input_mem.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/output_mem.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/axi_slave.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/controller.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/input_mem.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/axi-master.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/sim/hardware_acceletor.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_wrapper.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/sim/accelerator_soc_hardware_acceletor_w_0_0.v" \
"../../../../microblaze_accelerator_interface.ip_user_files/bd/accelerator_soc/ip/accelerator_soc_xbar_1/sim/accelerator_soc_xbar_1.v" \
"../../../../microblaze_accelerator_interface.srcs/sources_1/imports/hdl/accelerator_soc_wrapper.v" \
"../../../../microblaze_accelerator_interface.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
