Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  7 02:45:20 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_control_timing_summary_routed.rpt -pb main_control_timing_summary_routed.pb -rpx main_control_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 236 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.172        0.000                      0                  452        0.069        0.000                      0                  452        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.172        0.000                      0                  444        0.152        0.000                      0                  444        9.500        0.000                       0                   238  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.174        0.000                      0                  444        0.152        0.000                      0                  444        9.500        0.000                       0                   238  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.172        0.000                      0                  444        0.069        0.000                      0                  444  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.172        0.000                      0                  444        0.069        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         17.025        0.000                      0                    8        0.588        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.025        0.000                      0                    8        0.504        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.025        0.000                      0                    8        0.504        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       17.027        0.000                      0                    8        0.588        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 10.159ns (62.785%)  route 6.022ns (37.215%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           1.087    14.565    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    14.689 r  nolabel_line65/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.613    15.302    nolabel_line62/SR[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    18.474    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.775ns  (logic 10.159ns (64.400%)  route 5.616ns (35.600%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.681    14.159    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.283 r  nolabel_line65/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.613    14.896    nolabel_line62/SR[2]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X8Y12          FDRE (Setup_fdre_C_R)       -0.524    18.407    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.656ns  (logic 10.159ns (64.887%)  route 5.497ns (35.113%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.789    14.267    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.391 r  nolabel_line65/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.387    14.778    nolabel_line62/SR[1]
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    18.569    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.272ns  (logic 10.159ns (66.519%)  route 5.113ns (33.481%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.792    14.270    nolabel_line62/rgb_reg[2]_i_18_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    14.394 r  nolabel_line62/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    14.394    nolabel_line62/rgb_reg[1]_i_2_n_0
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    19.027    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 10.159ns (66.471%)  route 5.124ns (33.529%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.803    14.281    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.405 r  nolabel_line65/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    14.405    nolabel_line62/D[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.075    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 10.159ns (66.993%)  route 5.005ns (33.007%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.684    14.162    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.286 r  nolabel_line65/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.286    nolabel_line62/D[1]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.077    19.008    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.957ns (33.955%)  route 5.752ns (66.045%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.602     7.691    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.815 r  nolabel_line62/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     7.815    nolabel_line62/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.032    19.045    nolabel_line62/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.957ns (33.967%)  route 5.749ns (66.033%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.599     7.688    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.812 r  nolabel_line62/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.812    nolabel_line62/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.044    nolabel_line62/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.957ns (35.091%)  route 5.470ns (64.909%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.320     7.409    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124     7.533 r  nolabel_line62/vertical_velocity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.533    nolabel_line62/vertical_velocity_reg[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.044    nolabel_line62/vertical_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 nolabel_line62/topbar_l_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.866ns (25.617%)  route 5.418ns (74.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.557    -0.955    nolabel_line62/clk_out1
    SLICE_X9Y19          FDPE                                         r  nolabel_line62/topbar_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.456    -0.499 f  nolabel_line62/topbar_l_reg[2]/Q
                         net (fo=12, routed)          1.899     1.400    nolabel_line62/topbar_l_reg[9]_0[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.524 r  nolabel_line62/topbar_l_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     1.524    nolabel_line62/topbar_l_next2_carry_i_8_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.037 r  nolabel_line62/topbar_l_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.037    nolabel_line62/topbar_l_next2_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.154 r  nolabel_line62/topbar_l_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.163    nolabel_line62/topbar_l_next2_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.280 r  nolabel_line62/topbar_l_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.280    nolabel_line62/topbar_l_next2_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.509 r  nolabel_line62/topbar_l_next2_carry__2/CO[2]
                         net (fo=59, routed)          2.227     4.737    nolabel_line62/topbar_l_next2
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.310     5.047 r  nolabel_line62/topbar_l[1]_i_1/O
                         net (fo=31, routed)          1.283     6.330    nolabel_line62/topbar_l[1]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.435    18.440    nolabel_line62/clk_out1
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.205    18.715    nolabel_line62/topbar_l_reg[29]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 12.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y10          FDCE                                         r  nolabel_line65/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  nolabel_line65/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.099    -0.348    nolabel_line65/counter_v_reg[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  nolabel_line65/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    nolabel_line65/p_0_in__0[6]
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.120    -0.455    nolabel_line65/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y11          FDCE                                         r  nolabel_line65/counter_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  nolabel_line65/counter_v_reg[4]/Q
                         net (fo=7, routed)           0.134    -0.314    nolabel_line65/counter_v_reg[4]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  nolabel_line65/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.269    nolabel_line65/vertical_scanning_buffer_next
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.120    -0.455    nolabel_line65/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X1Y12          FDCE                                         r  nolabel_line65/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  nolabel_line65/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.155    -0.294    nolabel_line65/counter_h_reg[5]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  nolabel_line65/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    nolabel_line65/p_0_in[7]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.454    nolabel_line65/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.030%)  route 0.151ns (41.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  nolabel_line65/counter_h_reg[6]/Q
                         net (fo=7, routed)           0.151    -0.274    nolabel_line65/counter_h_reg[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  nolabel_line65/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    nolabel_line65/p_0_in[6]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.121    -0.468    nolabel_line65/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line62/topbar_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558    -0.623    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  nolabel_line62/topbar_l_reg[3]/Q
                         net (fo=14, routed)          0.079    -0.403    nolabel_line62/topbar_l_reg[9]_0[2]
    SLICE_X9Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.276 r  nolabel_line62/topbar_l_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.276    nolabel_line62/topbar_l_reg[1]_i_2_n_4
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y19          FDCE (Hold_fdce_C_D)         0.105    -0.518    nolabel_line62/topbar_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line65/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.909%)  route 0.166ns (47.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.562    -0.619    nolabel_line65/clk_out1
    SLICE_X9Y14          FDRE                                         r  nolabel_line65/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  nolabel_line65/x_counter_reg[2]/Q
                         net (fo=16, routed)          0.166    -0.313    nolabel_line65/Q[2]
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  nolabel_line65/x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    nolabel_line65/x_counter_next[5]
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831    -0.859    nolabel_line65/clk_out1
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.091    -0.513    nolabel_line65/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[7]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[4]_i_1_n_4
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.823    -0.867    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105    -0.520    nolabel_line86/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[11]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[8]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824    -0.866    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.105    -0.520    nolabel_line86/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.554    -0.627    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  nolabel_line86/count_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.378    nolabel_line86/count_reg_n_0_[3]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.270 r  nolabel_line86/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.270    nolabel_line86/count_reg[0]_i_1_n_4
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.821    -0.869    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105    -0.522    nolabel_line86/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line65/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.247ns (65.616%)  route 0.129ns (34.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.590    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  nolabel_line65/y_counter_reg[3]/Q
                         net (fo=9, routed)           0.129    -0.313    nolabel_line65/y_control[3]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.099    -0.214 r  nolabel_line65/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line65/p_0_in__1[4]
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.829    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.469    nolabel_line65/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line59/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line59/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y13      nolabel_line62/ball_c_l_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      nolabel_line62/ball_c_l_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y19      nolabel_line62/ball_c_l_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y22      nolabel_line62/ball_c_l_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      nolabel_line62/ball_c_l_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      nolabel_line62/ball_c_l_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y22      nolabel_line62/ball_c_l_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y17      nolabel_line62/ball_c_l_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y15      nolabel_line62/ball_c_l_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y15      nolabel_line62/ball_c_t_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      nolabel_line62/ball_c_l_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      nolabel_line62/ball_c_l_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y22      nolabel_line62/ball_c_l_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      nolabel_line62/ball_c_l_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      nolabel_line62/ball_c_l_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y22      nolabel_line62/ball_c_l_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y17      nolabel_line62/ball_c_l_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y22      nolabel_line62/ball_c_l_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y22      nolabel_line62/ball_c_l_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y22      nolabel_line62/ball_c_l_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line59/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line59/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 10.159ns (62.785%)  route 6.022ns (37.215%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           1.087    14.565    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    14.689 r  nolabel_line65/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.613    15.302    nolabel_line62/SR[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.082    19.000    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    18.476    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.775ns  (logic 10.159ns (64.400%)  route 5.616ns (35.600%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.681    14.159    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.283 r  nolabel_line65/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.613    14.896    nolabel_line62/SR[2]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X8Y12          FDRE (Setup_fdre_C_R)       -0.524    18.409    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.656ns  (logic 10.159ns (64.887%)  route 5.497ns (35.113%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.789    14.267    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.391 r  nolabel_line65/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.387    14.778    nolabel_line62/SR[1]
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.082    19.000    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    18.571    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.272ns  (logic 10.159ns (66.519%)  route 5.113ns (33.481%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.792    14.270    nolabel_line62/rgb_reg[2]_i_18_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    14.394 r  nolabel_line62/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    14.394    nolabel_line62/rgb_reg[1]_i_2_n_0
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.082    19.000    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    19.029    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 10.159ns (66.471%)  route 5.124ns (33.529%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.803    14.281    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.405 r  nolabel_line65/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    14.405    nolabel_line62/D[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.082    19.000    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.077    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.077    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 10.159ns (66.993%)  route 5.005ns (33.007%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.684    14.162    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.286 r  nolabel_line65/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.286    nolabel_line62/D[1]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.082    18.933    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.077    19.010    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.957ns (33.955%)  route 5.752ns (66.045%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.602     7.691    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.815 r  nolabel_line62/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     7.815    nolabel_line62/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.082    19.015    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.032    19.047    nolabel_line62/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.957ns (33.967%)  route 5.749ns (66.033%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.599     7.688    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.812 r  nolabel_line62/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.812    nolabel_line62/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.082    19.015    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.046    nolabel_line62/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.046    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.957ns (35.091%)  route 5.470ns (64.909%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.320     7.409    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124     7.533 r  nolabel_line62/vertical_velocity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.533    nolabel_line62/vertical_velocity_reg[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.082    19.015    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.046    nolabel_line62/vertical_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.046    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 nolabel_line62/topbar_l_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.866ns (25.617%)  route 5.418ns (74.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.557    -0.955    nolabel_line62/clk_out1
    SLICE_X9Y19          FDPE                                         r  nolabel_line62/topbar_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.456    -0.499 f  nolabel_line62/topbar_l_reg[2]/Q
                         net (fo=12, routed)          1.899     1.400    nolabel_line62/topbar_l_reg[9]_0[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.524 r  nolabel_line62/topbar_l_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     1.524    nolabel_line62/topbar_l_next2_carry_i_8_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.037 r  nolabel_line62/topbar_l_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.037    nolabel_line62/topbar_l_next2_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.154 r  nolabel_line62/topbar_l_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.163    nolabel_line62/topbar_l_next2_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.280 r  nolabel_line62/topbar_l_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.280    nolabel_line62/topbar_l_next2_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.509 r  nolabel_line62/topbar_l_next2_carry__2/CO[2]
                         net (fo=59, routed)          2.227     4.737    nolabel_line62/topbar_l_next2
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.310     5.047 r  nolabel_line62/topbar_l[1]_i_1/O
                         net (fo=31, routed)          1.283     6.330    nolabel_line62/topbar_l[1]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.435    18.440    nolabel_line62/clk_out1
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.082    18.922    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.205    18.717    nolabel_line62/topbar_l_reg[29]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 12.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y10          FDCE                                         r  nolabel_line65/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  nolabel_line65/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.099    -0.348    nolabel_line65/counter_v_reg[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  nolabel_line65/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    nolabel_line65/p_0_in__0[6]
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.120    -0.455    nolabel_line65/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y11          FDCE                                         r  nolabel_line65/counter_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  nolabel_line65/counter_v_reg[4]/Q
                         net (fo=7, routed)           0.134    -0.314    nolabel_line65/counter_v_reg[4]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  nolabel_line65/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.269    nolabel_line65/vertical_scanning_buffer_next
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.120    -0.455    nolabel_line65/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X1Y12          FDCE                                         r  nolabel_line65/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  nolabel_line65/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.155    -0.294    nolabel_line65/counter_h_reg[5]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  nolabel_line65/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    nolabel_line65/p_0_in[7]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.454    nolabel_line65/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.030%)  route 0.151ns (41.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  nolabel_line65/counter_h_reg[6]/Q
                         net (fo=7, routed)           0.151    -0.274    nolabel_line65/counter_h_reg[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  nolabel_line65/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    nolabel_line65/p_0_in[6]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.121    -0.468    nolabel_line65/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line62/topbar_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558    -0.623    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  nolabel_line62/topbar_l_reg[3]/Q
                         net (fo=14, routed)          0.079    -0.403    nolabel_line62/topbar_l_reg[9]_0[2]
    SLICE_X9Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.276 r  nolabel_line62/topbar_l_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.276    nolabel_line62/topbar_l_reg[1]_i_2_n_4
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y19          FDCE (Hold_fdce_C_D)         0.105    -0.518    nolabel_line62/topbar_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line65/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.909%)  route 0.166ns (47.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.562    -0.619    nolabel_line65/clk_out1
    SLICE_X9Y14          FDRE                                         r  nolabel_line65/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  nolabel_line65/x_counter_reg[2]/Q
                         net (fo=16, routed)          0.166    -0.313    nolabel_line65/Q[2]
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  nolabel_line65/x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    nolabel_line65/x_counter_next[5]
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831    -0.859    nolabel_line65/clk_out1
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.091    -0.513    nolabel_line65/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[7]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[4]_i_1_n_4
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.823    -0.867    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105    -0.520    nolabel_line86/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[11]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[8]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824    -0.866    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.105    -0.520    nolabel_line86/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.554    -0.627    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  nolabel_line86/count_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.378    nolabel_line86/count_reg_n_0_[3]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.270 r  nolabel_line86/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.270    nolabel_line86/count_reg[0]_i_1_n_4
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.821    -0.869    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105    -0.522    nolabel_line86/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line65/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.247ns (65.616%)  route 0.129ns (34.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.590    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  nolabel_line65/y_counter_reg[3]/Q
                         net (fo=9, routed)           0.129    -0.313    nolabel_line65/y_control[3]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.099    -0.214 r  nolabel_line65/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line65/p_0_in__1[4]
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.829    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.469    nolabel_line65/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line59/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line59/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y13      nolabel_line62/ball_c_l_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      nolabel_line62/ball_c_l_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y19      nolabel_line62/ball_c_l_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y22      nolabel_line62/ball_c_l_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      nolabel_line62/ball_c_l_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      nolabel_line62/ball_c_l_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y22      nolabel_line62/ball_c_l_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y17      nolabel_line62/ball_c_l_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y15      nolabel_line62/ball_c_l_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_l_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y15      nolabel_line62/ball_c_t_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y15      nolabel_line62/ball_c_t_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      nolabel_line62/ball_c_l_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      nolabel_line62/ball_c_l_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y22      nolabel_line62/ball_c_l_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      nolabel_line62/ball_c_l_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      nolabel_line62/ball_c_l_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y22      nolabel_line62/ball_c_l_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y17      nolabel_line62/ball_c_l_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y22      nolabel_line62/ball_c_l_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y22      nolabel_line62/ball_c_l_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y22      nolabel_line62/ball_c_l_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line59/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line59/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line59/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 10.159ns (62.785%)  route 6.022ns (37.215%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           1.087    14.565    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    14.689 r  nolabel_line65/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.613    15.302    nolabel_line62/SR[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    18.474    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.775ns  (logic 10.159ns (64.400%)  route 5.616ns (35.600%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.681    14.159    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.283 r  nolabel_line65/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.613    14.896    nolabel_line62/SR[2]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X8Y12          FDRE (Setup_fdre_C_R)       -0.524    18.407    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.656ns  (logic 10.159ns (64.887%)  route 5.497ns (35.113%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.789    14.267    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.391 r  nolabel_line65/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.387    14.778    nolabel_line62/SR[1]
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    18.569    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.272ns  (logic 10.159ns (66.519%)  route 5.113ns (33.481%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.792    14.270    nolabel_line62/rgb_reg[2]_i_18_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    14.394 r  nolabel_line62/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    14.394    nolabel_line62/rgb_reg[1]_i_2_n_0
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    19.027    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 10.159ns (66.471%)  route 5.124ns (33.529%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.803    14.281    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.405 r  nolabel_line65/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    14.405    nolabel_line62/D[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.075    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 10.159ns (66.993%)  route 5.005ns (33.007%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.684    14.162    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.286 r  nolabel_line65/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.286    nolabel_line62/D[1]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.077    19.008    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.957ns (33.955%)  route 5.752ns (66.045%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.602     7.691    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.815 r  nolabel_line62/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     7.815    nolabel_line62/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.032    19.045    nolabel_line62/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.957ns (33.967%)  route 5.749ns (66.033%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.599     7.688    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.812 r  nolabel_line62/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.812    nolabel_line62/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.044    nolabel_line62/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.957ns (35.091%)  route 5.470ns (64.909%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.320     7.409    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124     7.533 r  nolabel_line62/vertical_velocity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.533    nolabel_line62/vertical_velocity_reg[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.044    nolabel_line62/vertical_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 nolabel_line62/topbar_l_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.866ns (25.617%)  route 5.418ns (74.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.557    -0.955    nolabel_line62/clk_out1
    SLICE_X9Y19          FDPE                                         r  nolabel_line62/topbar_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.456    -0.499 f  nolabel_line62/topbar_l_reg[2]/Q
                         net (fo=12, routed)          1.899     1.400    nolabel_line62/topbar_l_reg[9]_0[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.524 r  nolabel_line62/topbar_l_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     1.524    nolabel_line62/topbar_l_next2_carry_i_8_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.037 r  nolabel_line62/topbar_l_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.037    nolabel_line62/topbar_l_next2_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.154 r  nolabel_line62/topbar_l_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.163    nolabel_line62/topbar_l_next2_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.280 r  nolabel_line62/topbar_l_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.280    nolabel_line62/topbar_l_next2_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.509 r  nolabel_line62/topbar_l_next2_carry__2/CO[2]
                         net (fo=59, routed)          2.227     4.737    nolabel_line62/topbar_l_next2
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.310     5.047 r  nolabel_line62/topbar_l[1]_i_1/O
                         net (fo=31, routed)          1.283     6.330    nolabel_line62/topbar_l[1]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.435    18.440    nolabel_line62/clk_out1
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.205    18.715    nolabel_line62/topbar_l_reg[29]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 12.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y10          FDCE                                         r  nolabel_line65/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  nolabel_line65/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.099    -0.348    nolabel_line65/counter_v_reg[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  nolabel_line65/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    nolabel_line65/p_0_in__0[6]
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.120    -0.372    nolabel_line65/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y11          FDCE                                         r  nolabel_line65/counter_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  nolabel_line65/counter_v_reg[4]/Q
                         net (fo=7, routed)           0.134    -0.314    nolabel_line65/counter_v_reg[4]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  nolabel_line65/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.269    nolabel_line65/vertical_scanning_buffer_next
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.120    -0.372    nolabel_line65/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X1Y12          FDCE                                         r  nolabel_line65/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  nolabel_line65/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.155    -0.294    nolabel_line65/counter_h_reg[5]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  nolabel_line65/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    nolabel_line65/p_0_in[7]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.371    nolabel_line65/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.030%)  route 0.151ns (41.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  nolabel_line65/counter_h_reg[6]/Q
                         net (fo=7, routed)           0.151    -0.274    nolabel_line65/counter_h_reg[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  nolabel_line65/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    nolabel_line65/p_0_in[6]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.121    -0.385    nolabel_line65/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line62/topbar_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558    -0.623    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  nolabel_line62/topbar_l_reg[3]/Q
                         net (fo=14, routed)          0.079    -0.403    nolabel_line62/topbar_l_reg[9]_0[2]
    SLICE_X9Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.276 r  nolabel_line62/topbar_l_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.276    nolabel_line62/topbar_l_reg[1]_i_2_n_4
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X9Y19          FDCE (Hold_fdce_C_D)         0.105    -0.435    nolabel_line62/topbar_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line65/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.909%)  route 0.166ns (47.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.562    -0.619    nolabel_line65/clk_out1
    SLICE_X9Y14          FDRE                                         r  nolabel_line65/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  nolabel_line65/x_counter_reg[2]/Q
                         net (fo=16, routed)          0.166    -0.313    nolabel_line65/Q[2]
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  nolabel_line65/x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    nolabel_line65/x_counter_next[5]
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831    -0.859    nolabel_line65/clk_out1
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.091    -0.430    nolabel_line65/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[7]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[4]_i_1_n_4
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.823    -0.867    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105    -0.437    nolabel_line86/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[11]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[8]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824    -0.866    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.105    -0.437    nolabel_line86/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.554    -0.627    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  nolabel_line86/count_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.378    nolabel_line86/count_reg_n_0_[3]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.270 r  nolabel_line86/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.270    nolabel_line86/count_reg[0]_i_1_n_4
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.821    -0.869    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.084    -0.544    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105    -0.439    nolabel_line86/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line65/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.247ns (65.616%)  route 0.129ns (34.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.590    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  nolabel_line65/y_counter_reg[3]/Q
                         net (fo=9, routed)           0.129    -0.313    nolabel_line65/y_control[3]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.099    -0.214 r  nolabel_line65/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line65/p_0_in__1[4]
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.829    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.386    nolabel_line65/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 10.159ns (62.785%)  route 6.022ns (37.215%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           1.087    14.565    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    14.689 r  nolabel_line65/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.613    15.302    nolabel_line62/SR[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    18.474    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.474    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.775ns  (logic 10.159ns (64.400%)  route 5.616ns (35.600%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.681    14.159    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.283 r  nolabel_line65/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.613    14.896    nolabel_line62/SR[2]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X8Y12          FDRE (Setup_fdre_C_R)       -0.524    18.407    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.656ns  (logic 10.159ns (64.887%)  route 5.497ns (35.113%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 r  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 r  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 f  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.789    14.267    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.391 r  nolabel_line65/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.387    14.778    nolabel_line62/SR[1]
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    18.569    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.272ns  (logic 10.159ns (66.519%)  route 5.113ns (33.481%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.792    14.270    nolabel_line62/rgb_reg[2]_i_18_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    14.394 r  nolabel_line62/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    14.394    nolabel_line62/rgb_reg[1]_i_2_n_0
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X7Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[1]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.029    19.027    nolabel_line62/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 10.159ns (66.471%)  route 5.124ns (33.529%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.803    14.281    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124    14.405 r  nolabel_line65/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    14.405    nolabel_line62/D[0]
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.513    18.518    nolabel_line62/clk_out1
    SLICE_X6Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[0]/C
                         clock pessimism              0.564    19.081    
                         clock uncertainty           -0.084    18.998    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077    19.075    nolabel_line62/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 nolabel_line65/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 10.159ns (66.993%)  route 5.005ns (33.007%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.633    -0.879    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  nolabel_line65/y_counter_reg[1]/Q
                         net (fo=11, routed)          0.768     0.408    nolabel_line65/y_control[1]
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.124     0.532 r  nolabel_line65/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     0.532    nolabel_line65/display_ball1_i_39_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.065 r  nolabel_line65/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.065    nolabel_line65/display_ball1_i_8_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  nolabel_line65/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.182    nolabel_line65/display_ball1_i_7_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  nolabel_line65/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.299    nolabel_line62/display_ball1__1_0[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.614 r  nolabel_line62/display_ball1_i_5/O[3]
                         net (fo=4, routed)           0.813     2.427    nolabel_line62/display_ball1_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     6.646 r  nolabel_line62/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.648    nolabel_line62/display_ball1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.166 r  nolabel_line62/display_ball1__1/P[0]
                         net (fo=2, routed)           0.797     8.963    nolabel_line62/display_ball1__1_n_105
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  nolabel_line62/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    nolabel_line62/display_ball1_carry_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.620 r  nolabel_line62/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.620    nolabel_line62/display_ball1_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.737 r  nolabel_line62/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.737    nolabel_line62/display_ball1_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.060 r  nolabel_line62/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.770    10.830    nolabel_line62/display_ball1_carry__1_n_6
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.306    11.136 r  nolabel_line62/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.136    nolabel_line62/display_ball0_carry__5_i_3_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.669 r  nolabel_line62/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.669    nolabel_line62/display_ball0_carry__5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.888 f  nolabel_line62/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    12.513    nolabel_line62/display_ball0[28]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.808 f  nolabel_line62/rgb_reg[2]_i_16/O
                         net (fo=1, routed)           0.545    13.354    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.478 r  nolabel_line62/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.684    14.162    nolabel_line65/rgb_reg_reg[1]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    14.286 r  nolabel_line65/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.286    nolabel_line62/D[1]
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.446    18.451    nolabel_line62/clk_out1
    SLICE_X8Y12          FDRE                                         r  nolabel_line62/rgb_reg_reg[2]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.077    19.008    nolabel_line62/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.957ns (33.955%)  route 5.752ns (66.045%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.602     7.691    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.815 r  nolabel_line62/vertical_velocity_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     7.815    nolabel_line62/vertical_velocity_reg[31]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[31]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.032    19.045    nolabel_line62/vertical_velocity_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.957ns (33.967%)  route 5.749ns (66.033%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.599     7.688    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.812 r  nolabel_line62/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.812    nolabel_line62/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[1]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.044    nolabel_line62/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 nolabel_line62/bottombar_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/vertical_velocity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.957ns (35.091%)  route 5.470ns (64.909%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.618    -0.894    nolabel_line62/clk_out1
    SLICE_X3Y24          FDCE                                         r  nolabel_line62/bottombar_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  nolabel_line62/bottombar_l_reg[6]/Q
                         net (fo=13, routed)          1.307     0.870    nolabel_line62/bottombar_l_reg[9]_0[5]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.124     0.994 r  nolabel_line62/vertical_velocity_next4_carry_i_11/O
                         net (fo=1, routed)           0.000     0.994    nolabel_line62/vertical_velocity_next4_carry_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.526 r  nolabel_line62/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.526    nolabel_line62/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  nolabel_line62/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.649    nolabel_line62/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  nolabel_line62/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.763    nolabel_line62/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.877 r  nolabel_line62/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line62/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.991 r  nolabel_line62/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.991    nolabel_line62/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.304 r  nolabel_line62/vertical_velocity_next4_carry__2_i_10/O[3]
                         net (fo=2, routed)           1.233     3.537    nolabel_line62/vertical_velocity_next5[29]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.306     3.843 r  nolabel_line62/vertical_velocity_next4_carry__2_i_6/O
                         net (fo=1, routed)           0.000     3.843    nolabel_line62/vertical_velocity_next4_carry__2_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.241 r  nolabel_line62/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           1.294     5.535    nolabel_line62/vertical_velocity_next4
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.659 r  nolabel_line62/vertical_velocity_reg[31]_i_2/O
                         net (fo=3, routed)           1.306     6.965    nolabel_line62/vertical_velocity_reg[31]_i_2_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.089 r  nolabel_line62/vertical_velocity_reg[31]_i_3/O
                         net (fo=3, routed)           0.320     7.409    nolabel_line62/vertical_velocity_reg[31]_i_3_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124     7.533 r  nolabel_line62/vertical_velocity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.533    nolabel_line62/vertical_velocity_reg[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514    18.519    nolabel_line62/clk_out1
    SLICE_X3Y13          FDCE                                         r  nolabel_line62/vertical_velocity_reg_reg[0]/C
                         clock pessimism              0.578    19.096    
                         clock uncertainty           -0.084    19.013    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    19.044    nolabel_line62/vertical_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 nolabel_line62/topbar_l_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.866ns (25.617%)  route 5.418ns (74.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.557    -0.955    nolabel_line62/clk_out1
    SLICE_X9Y19          FDPE                                         r  nolabel_line62/topbar_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDPE (Prop_fdpe_C_Q)         0.456    -0.499 f  nolabel_line62/topbar_l_reg[2]/Q
                         net (fo=12, routed)          1.899     1.400    nolabel_line62/topbar_l_reg[9]_0[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.524 r  nolabel_line62/topbar_l_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     1.524    nolabel_line62/topbar_l_next2_carry_i_8_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.037 r  nolabel_line62/topbar_l_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.037    nolabel_line62/topbar_l_next2_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.154 r  nolabel_line62/topbar_l_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.163    nolabel_line62/topbar_l_next2_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.280 r  nolabel_line62/topbar_l_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.280    nolabel_line62/topbar_l_next2_carry__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.509 r  nolabel_line62/topbar_l_next2_carry__2/CO[2]
                         net (fo=59, routed)          2.227     4.737    nolabel_line62/topbar_l_next2
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.310     5.047 r  nolabel_line62/topbar_l[1]_i_1/O
                         net (fo=31, routed)          1.283     6.330    nolabel_line62/topbar_l[1]_i_1_n_0
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.435    18.440    nolabel_line62/clk_out1
    SLICE_X9Y26          FDCE                                         r  nolabel_line62/topbar_l_reg[29]/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.205    18.715    nolabel_line62/topbar_l_reg[29]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 12.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y10          FDCE                                         r  nolabel_line65/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  nolabel_line65/counter_v_reg[2]/Q
                         net (fo=9, routed)           0.099    -0.348    nolabel_line65/counter_v_reg[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  nolabel_line65/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    nolabel_line65/p_0_in__0[6]
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y10          FDCE                                         r  nolabel_line65/counter_v_reg[6]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.120    -0.372    nolabel_line65/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/vertical_scanning_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    nolabel_line65/clk_out1
    SLICE_X3Y11          FDCE                                         r  nolabel_line65/counter_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  nolabel_line65/counter_v_reg[4]/Q
                         net (fo=7, routed)           0.134    -0.314    nolabel_line65/counter_v_reg[4]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  nolabel_line65/vertical_scanning_buffer_i_2/O
                         net (fo=1, routed)           0.000    -0.269    nolabel_line65/vertical_scanning_buffer_next
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    nolabel_line65/clk_out1
    SLICE_X2Y11          FDRE                                         r  nolabel_line65/vertical_scanning_buffer_reg/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.120    -0.372    nolabel_line65/vertical_scanning_buffer_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X1Y12          FDCE                                         r  nolabel_line65/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  nolabel_line65/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.155    -0.294    nolabel_line65/counter_h_reg[5]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  nolabel_line65/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    nolabel_line65/p_0_in[7]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[7]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.084    -0.491    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.120    -0.371    nolabel_line65/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line65/counter_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/counter_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.030%)  route 0.151ns (41.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.589    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  nolabel_line65/counter_h_reg[6]/Q
                         net (fo=7, routed)           0.151    -0.274    nolabel_line65/counter_h_reg[6]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.045    -0.229 r  nolabel_line65/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    nolabel_line65/p_0_in[6]
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.828    nolabel_line65/clk_out1
    SLICE_X2Y12          FDCE                                         r  nolabel_line65/counter_h_reg[6]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.121    -0.385    nolabel_line65/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line62/topbar_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/topbar_l_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558    -0.623    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  nolabel_line62/topbar_l_reg[3]/Q
                         net (fo=14, routed)          0.079    -0.403    nolabel_line62/topbar_l_reg[9]_0[2]
    SLICE_X9Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.276 r  nolabel_line62/topbar_l_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.276    nolabel_line62/topbar_l_reg[1]_i_2_n_4
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    nolabel_line62/clk_out1
    SLICE_X9Y19          FDCE                                         r  nolabel_line62/topbar_l_reg[4]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X9Y19          FDCE (Hold_fdce_C_D)         0.105    -0.435    nolabel_line62/topbar_l_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line65/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.909%)  route 0.166ns (47.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.562    -0.619    nolabel_line65/clk_out1
    SLICE_X9Y14          FDRE                                         r  nolabel_line65/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  nolabel_line65/x_counter_reg[2]/Q
                         net (fo=16, routed)          0.166    -0.313    nolabel_line65/Q[2]
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  nolabel_line65/x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    nolabel_line65/x_counter_next[5]
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831    -0.859    nolabel_line65/clk_out1
    SLICE_X9Y13          FDRE                                         r  nolabel_line65/x_counter_reg[5]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.091    -0.430    nolabel_line65/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[7]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[4]_i_1_n_4
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.823    -0.867    nolabel_line86/clk_out1
    SLICE_X11Y27         FDRE                                         r  nolabel_line86/count_reg[7]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105    -0.437    nolabel_line86/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  nolabel_line86/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.376    nolabel_line86/count_reg_n_0_[11]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.268 r  nolabel_line86/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    nolabel_line86/count_reg[8]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824    -0.866    nolabel_line86/clk_out1
    SLICE_X11Y28         FDRE                                         r  nolabel_line86/count_reg[11]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.105    -0.437    nolabel_line86/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line86/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line86/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.554    -0.627    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  nolabel_line86/count_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.378    nolabel_line86/count_reg_n_0_[3]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.270 r  nolabel_line86/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.270    nolabel_line86/count_reg[0]_i_1_n_4
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.821    -0.869    nolabel_line86/clk_out1
    SLICE_X11Y26         FDRE                                         r  nolabel_line86/count_reg[3]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.084    -0.544    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105    -0.439    nolabel_line86/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line65/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line65/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.247ns (65.616%)  route 0.129ns (34.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.590    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  nolabel_line65/y_counter_reg[3]/Q
                         net (fo=9, routed)           0.129    -0.313    nolabel_line65/y_control[3]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.099    -0.214 r  nolabel_line65/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line65/p_0_in__1[4]
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.829    nolabel_line65/clk_out1
    SLICE_X2Y13          FDRE                                         r  nolabel_line65/y_counter_reg[4]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121    -0.386    nolabel_line65/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.600    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.600    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.642    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.067    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.642    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.067    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.556    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.556    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.706ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.084    18.939    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.578    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.706    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.084    18.939    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.620    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.703    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.703    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.600    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.600    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.642    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.067    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.642    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.067    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.556    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.556    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.706ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.084    18.939    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.578    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.706    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.084    18.939    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.620    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.084    -0.528    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.084    -0.528    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.600    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.600    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.642    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.067    

Slack (MET) :             17.067ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.642    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.067    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.556    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.084    18.961    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.556    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.556    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.706ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.084    18.939    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.578    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.706    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.084    18.939    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.620    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.084    -0.528    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.084    -0.528    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.608    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.027ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.082    18.963    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.602    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.602    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.027    

Slack (MET) :             17.027ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.082    18.963    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.602    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.602    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.027    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.082    18.963    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.644    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.069    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.642ns (25.372%)  route 1.888ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.438 f  player1_score_reg[0]/Q
                         net (fo=6, routed)           1.012     0.574    player1_score_reg_n_0_[0]
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.877     1.575    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.440    18.445    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.600    19.044    
                         clock uncertainty           -0.082    18.963    
    SLICE_X10Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.644    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                 17.069    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.082    18.963    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.558    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.601    19.044    
                         clock uncertainty           -0.082    18.963    
    SLICE_X13Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.558    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.708ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.082    18.941    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.361    18.580    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.708    

Slack (MET) :             17.750ns  (required time - arrival time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.716ns (39.187%)  route 1.111ns (60.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    -0.956    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.537 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.703     0.166    player2_score_reg_n_0_[3]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.297     0.463 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.409     0.872    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    18.444    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.579    19.022    
                         clock uncertainty           -0.082    18.941    
    SLICE_X12Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.622    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 17.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X12Y29         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X12Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.703    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 player2_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.116%)  route 0.312ns (59.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X12Y29         FDCE                                         r  player2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  player2_score_reg[0]/Q
                         net (fo=6, routed)           0.171    -0.289    player2_score_reg_n_0_[0]
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.244 f  player2_score[3]_i_3/O
                         net (fo=5, routed)           0.141    -0.103    player2_score1
    SLICE_X13Y29         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X13Y29         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.703    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 player1_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.247ns (34.931%)  route 0.460ns (65.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.557    -0.624    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  player1_score_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.347    player1_score_reg_n_0_[1]
    SLICE_X10Y29         LUT5 (Prop_lut5_I3_O)        0.099    -0.248 f  player1_score[3]_i_3/O
                         net (fo=5, routed)           0.331     0.083    player1_score1
    SLICE_X10Y29         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line59/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line59/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line59/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line59/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line59/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line59/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    clk_50
    SLICE_X10Y29         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X10Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.691    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.774    





