---
tags:
  - APIC
  - PIC
  - balanced
  - intermediate
  - interrupt-controllers
  - interrupt-optimization
  - medium-read
  - performance-tuning
  - ì‹œìŠ¤í…œí”„ë¡œê·¸ë˜ë°
difficulty: INTERMEDIATE
learning_time: "4-6ì‹œê°„"
main_topic: "ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°"
priority_score: 0
---

# 2.2.4: ì¸í„°ëŸ½íŠ¸ ì»¨íŠ¸ë¡¤ëŸ¬

## 4. ì¸í„°ëŸ½íŠ¸ ì»¨íŠ¸ë¡¤ëŸ¬

### ì¸í…” 8259 PIC - 40ë…„ê°„ ì‚´ì•„ë‚¨ì€ ë ˆê±°ì‹œ

ì¸í…” ë² í…Œë‘ ì—”ì§€ë‹ˆì–´ì˜ ì¦ì–¸:

> "1976ë…„ì— ì„¤ê³„í•œ 8259 PICê°€ 2024ë…„ì—ë„ ì—ë®¤ë ˆì´ì…˜ë˜ê³  ìˆë‹¤ë‹ˆ... ë‹¹ì‹œì—” 8ê°œ ì¸í„°ëŸ½íŠ¸ë©´ ì¶©ë¶„í•˜ë‹¤ê³  ìƒê°í–ˆì£ . ì§€ê¸ˆì€ CPUë‹¹ ìˆ˜ì²œ ê°œì˜ ì¸í„°ëŸ½íŠ¸ë¥¼ ì²˜ë¦¬í•©ë‹ˆë‹¤."

ì§„í™”ì˜ ì—­ì‚¬:

```text
1976: 8259 PIC    - 8ê°œ ì¸í„°ëŸ½íŠ¸ (ì¶©ë¶„í•´!)
1981: IBM PC      - 2ê°œ PIC ìºìŠ¤ì¼€ì´ë“œ (15ê°œ ì¸í„°ëŸ½íŠ¸)
1996: APIC        - CPUë‹¹ 224ê°œ ì¸í„°ëŸ½íŠ¸
2008: x2APIC     - 2^32ê°œ ì¸í„°ëŸ½íŠ¸ (40ì–µê°œ!)
2024: í˜„ì¬        - PICëŠ” ì—¬ì „íˆ ë¶€íŒ… ì‹œ í•„ìš” ğŸ˜…
```

### ë°ì´í„°ì„¼í„°ì˜ ì¸í„°ëŸ½íŠ¸ ì „ìŸ

ì•„ë§ˆì¡´ AWS ì—”ì§€ë‹ˆì–´ì˜ ê²½í—˜:

> "100Gbps ë„¤íŠ¸ì›Œí¬ ì¹´ë“œëŠ” ì´ˆë‹¹ 1480ë§Œ íŒ¨í‚·ì„ ì²˜ë¦¬í•©ë‹ˆë‹¤. ê° íŒ¨í‚·ë§ˆë‹¤ ì¸í„°ëŸ½íŠ¸? ë¶ˆê°€ëŠ¥! ìš°ë¦¬ëŠ” ì¸í„°ëŸ½íŠ¸ë¥¼ 'ìŠ¤ë§ˆíŠ¸í•˜ê²Œ' ë¶„ì‚°ì‹œí‚µë‹ˆë‹¤."

```bash
# AWS EC2 ì¸ìŠ¤í„´ìŠ¤ì˜ ì¸í„°ëŸ½íŠ¸ ë¶„ì‚°
$ cat /proc/interrupts | grep mlx
      CPU0   CPU1   CPU2   CPU3
mlx0-0:  0    0      0    1234567  # Queue 0 â†’ CPU3
mlx0-1:  0    0   1234567    0     # Queue 1 â†’ CPU2
mlx0-2:  0  1234567   0      0     # Queue 2 â†’ CPU1
mlx0-3: 1234567 0     0      0     # Queue 3 â†’ CPU0
# ì™„ë²½í•œ ë¡œë“œ ë°¸ëŸ°ì‹±! ğŸ¯
```

### 4.1 PICì™€ APIC

```c
// 8259A PIC (Programmable Interrupt Controller)
#define PIC1_COMMAND    0x20
#define PIC1_DATA       0x21
#define PIC2_COMMAND    0xA0
#define PIC2_DATA       0xA1

void init_pic() {
    // ICW1: ì´ˆê¸°í™” ì‹œì‘
    outb(PIC1_COMMAND, 0x11);
    outb(PIC2_COMMAND, 0x11);

    // ICW2: ì¸í„°ëŸ½íŠ¸ ë²¡í„° ì˜¤í”„ì…‹
    outb(PIC1_DATA, 0x20);  // IRQ 0-7: ë²¡í„° 32-39
    outb(PIC2_DATA, 0x28);  // IRQ 8-15: ë²¡í„° 40-47

    // ICW3: ìºìŠ¤ì¼€ì´ë“œ ì„¤ì •
    outb(PIC1_DATA, 0x04);  // IRQ2ì— ìŠ¬ë ˆì´ë¸Œ ì—°ê²°
    outb(PIC2_DATA, 0x02);  // ìŠ¬ë ˆì´ë¸Œ ID

    // ICW4: 8086 ëª¨ë“œ
    outb(PIC1_DATA, 0x01);
    outb(PIC2_DATA, 0x01);

    // ëª¨ë“  ì¸í„°ëŸ½íŠ¸ ë§ˆìŠ¤í¬ í•´ì œ
    outb(PIC1_DATA, 0x00);
    outb(PIC2_DATA, 0x00);
}

// EOI (End of Interrupt) ì „ì†¡
void send_eoi(int irq) {
    if (irq >= 8) {
        outb(PIC2_COMMAND, 0x20);
    }
    outb(PIC1_COMMAND, 0x20);
}

// Local APIC (Advanced PIC)
typedef struct {
    uint32_t reserved0[8];
    uint32_t id;            // APIC ID
    uint32_t version;       // ë²„ì „
    uint32_t reserved1[4];
    uint32_t tpr;          // Task Priority
    uint32_t apr;          // Arbitration Priority
    uint32_t ppr;          // Processor Priority
    uint32_t eoi;          // End of Interrupt
    uint32_t rrd;          // Remote Read
    uint32_t ldr;          // Logical Destination
    uint32_t dfr;          // Destination Format
    uint32_t sivr;         // Spurious Interrupt Vector
    uint32_t isr[8];       // In-Service Register
    uint32_t tmr[8];       // Trigger Mode Register
    uint32_t irr[8];       // Interrupt Request Register
    uint32_t esr;          // Error Status
    uint32_t reserved2[6];
    uint32_t lvt_cmci;     // LVT CMCI
    uint32_t icr_low;      // Interrupt Command (low)
    uint32_t icr_high;     // Interrupt Command (high)
    uint32_t lvt_timer;    // LVT Timer
    uint32_t lvt_thermal;  // LVT Thermal
    uint32_t lvt_pmc;      // LVT Performance Counter
    uint32_t lvt_lint0;    // LVT LINT0
    uint32_t lvt_lint1;    // LVT LINT1
    uint32_t lvt_error;    // LVT Error
    uint32_t timer_initial;// Timer Initial Count
    uint32_t timer_current;// Timer Current Count
    uint32_t reserved3[4];
    uint32_t timer_divide; // Timer Divide Configuration
} __attribute__((packed)) local_apic_t;

#define LAPIC_BASE 0xFEE00000
local_apic_t* lapic = (local_apic_t*)LAPIC_BASE;

void init_local_apic() {
    // === APIC ì‹œìŠ¤í…œ ë ˆë²¨ ì»¨í…ìŠ¤íŠ¸ ===
    // ì™œ APICê°€ í•„ìš”í•œê°€?
    // 1. ì˜›ë‚  PIC(8259)ëŠ” 15ê°œ ì¸í„°ëŸ½íŠ¸ë§Œ ì§€ì› â†’ í˜„ëŒ€ ì‹œìŠ¤í…œì—ëŠ” ë¶€ì¡±
    // 2. ë©€í‹° ì½”ì–´ì—ì„œ ì¸í„°ëŸ½íŠ¸ ë¶€í•˜ ë¶„ì‚° í•„ìš”
    // 3. ì½”ì–´ê°„ í†µì‹ (IPI)ì„ ìœ„í•œ í•˜ë“œì›¨ì–´ ì§€ì› í•„ìš”

    // === 1ë‹¨ê³„: APIC ê¸°ë³¸ í™œì„±í™” ===
    // IA32_APIC_BASE MSR(Model Specific Register)ì—ì„œ APIC ì„¤ì •
    // MSR 0x1B = APIC ë² ì´ìŠ¤ ì£¼ì†Œì™€ ì œì–´ ë¹„íŠ¸ë“¤
    uint64_t apic_base;
    __asm__ volatile("rdmsr" : "=A"(apic_base) : "c"(0x1B));
    apic_base |= (1 << 11);  // APIC Enable ë¹„íŠ¸ - ì´ê²Œ ì—†ìœ¼ë©´ APIC ì ‘ê·¼ ë¶ˆê°€!
    __asm__ volatile("wrmsr" : : "c"(0x1B), "A"(apic_base));

    // === 2ë‹¨ê³„: Spurious Interrupt Vector ì„¤ì • ===
    // Spurious = ê°€ì§œ ì¸í„°ëŸ½íŠ¸ (í•˜ë“œì›¨ì–´ ë…¸ì´ì¦ˆ ë“±ìœ¼ë¡œ ë°œìƒ)
    // ë²¡í„° 255ëŠ” ê´€ë¡€ì ìœ¼ë¡œ spurious interruptìš©ìœ¼ë¡œ ì˜ˆì•½
    lapic->sivr = 0x100 | 0xFF;  // ë¹„íŠ¸ 8 = APIC Enable, í•˜ìœ„ 8ë¹„íŠ¸ = Vector 255

    // === 3ë‹¨ê³„: ì¸í„°ëŸ½íŠ¸ ìš°ì„ ìˆœìœ„ ì‹œìŠ¤í…œ ì„¤ì • ===
    // TPR(Task Priority Register) = í˜„ì¬ íƒœìŠ¤í¬ì˜ ìš°ì„ ìˆœìœ„
    // 0 = ëª¨ë“  ì¸í„°ëŸ½íŠ¸ ìˆ˜ì‹ , 255 = ì•„ë¬´ ì¸í„°ëŸ½íŠ¸ë„ ìˆ˜ì‹  ì•ˆí•¨
    // ì‹¤ì‹œê°„ ì‹œìŠ¤í…œì—ì„œëŠ” ì¤‘ìš”í•œ íƒœìŠ¤í¬ê°€ ì‹¤í–‰ì¤‘ì¼ ë•Œ TPRì„ ë†’ì—¬ì„œ ë°©í•´ ì°¨ë‹¨
    lapic->tpr = 0;  // ëª¨ë“  ì¸í„°ëŸ½íŠ¸ í—ˆìš© (ì¼ë°˜ì ì¸ ì„¤ì •)

    // === 4ë‹¨ê³„: ì™¸ë¶€ ì¸í„°ëŸ½íŠ¸ ë¼ì¸ ì„¤ì • ===
    // LINT0/LINT1 = Legacy ì¸í„°ëŸ½íŠ¸ í•€ë“¤ (ì˜ˆì „ PICì™€ì˜ í˜¸í™˜ì„±)
    // í˜„ëŒ€ ì‹œìŠ¤í…œì—ì„œëŠ” ëŒ€ë¶€ë¶„ ì‚¬ìš©í•˜ì§€ ì•ŠìŒ â†’ ë§ˆìŠ¤í¬ ì²˜ë¦¬
    lapic->lvt_lint0 = 0x00010000;  // Masked (ë¹„íŠ¸ 16 = ë§ˆìŠ¤í¬ ë¹„íŠ¸)
    lapic->lvt_lint1 = 0x00010000;  // Masked

    // === 5ë‹¨ê³„: ë¡œì»¬ íƒ€ì´ë¨¸ ì„¤ì • ===
    // APIC ë‚´ì¥ íƒ€ì´ë¨¸ = ê° ì½”ì–´ë§ˆë‹¤ ë…ë¦½ì ì¸ íƒ€ì´ë¨¸
    // OS ìŠ¤ì¼€ì¤„ë§, ì‹œê°„ ê´€ë¦¬ì˜ í•µì‹¬ í•˜ë“œì›¨ì–´
    lapic->timer_divide = 0x03;      // CPU í´ë¡ì„ 16ìœ¼ë¡œ ë‚˜ëˆ” (ë¶„ì£¼ë¹„)
                                 // ì˜ˆ: 3GHz CPU â†’ 187.5MHz íƒ€ì´ë¨¸ í´ë¡
    lapic->lvt_timer = 0x20020;      // Vector 32(0x20), Periodic Mode(ë¹„íŠ¸ 17)
                                 // ì£¼ê¸°ì ìœ¼ë¡œ ì¸í„°ëŸ½íŠ¸ ë°œìƒí•˜ì—¬ ìŠ¤ì¼€ì¤„ëŸ¬ í˜¸ì¶œ
    lapic->timer_initial = 1000000;  // ì´ˆê¸° ì¹´ìš´í„° ê°’ (ì•½ 5.3msë§ˆë‹¤ ì¸í„°ëŸ½íŠ¸)
                                 // ì´ ê°’ì´ Linuxì˜ timeslice ê¸°ë³¸ê°’ê³¼ ì—°ê´€!
}

// IPI (Inter-Processor Interrupt) ì „ì†¡ - ë©€í‹°ì½”ì–´ í˜‘ì—…ì˜ í•µì‹¬
// ì‹¤ì œ ì‚¬ìš© ì‚¬ë¡€:
// 1. CPU 0ì—ì„œ CPU 1ì—ê²Œ "TLB í”ŒëŸ¬ì‹œí•˜ë¼!" ëª…ë ¹
// 2. ì›Œí¬ë¡œë“œ ë°¸ëŸ°ì‹± - "ì´ íƒœìŠ¤í¬ë¥¼ ì²˜ë¦¬í•´ë‹¬ë¼"
// 3. ì‹œìŠ¤í…œ ì¢…ë£Œ - "ëª¨ë“  ì½”ì–´ ì •ì§€!"
void send_ipi(int cpu_id, int vector) {
    // === IPIì˜ ì‹œìŠ¤í…œì  ì¤‘ìš”ì„± ===
    // Google/Facebook ê°™ì€ ëŒ€í˜• ì„œë²„ì—ì„œ:
    // - ìºì‹œ ì¼ê´€ì„± ìœ ì§€ (ìˆ˜ì²œ ë²ˆ/ì´ˆ IPI ë°œìƒ)
    // - RCU (Read-Copy-Update) ë™ê¸°í™”
    // - ì‹¤ì‹œê°„ ë¡œë“œ ë°¸ëŸ°ì‹±

    // === 1ë‹¨ê³„: ëª©ì ì§€ CPU ì§€ì • ===
    // ICR_HIGHì˜ ìƒìœ„ 8ë¹„íŠ¸(24-31)ì— ëª©ì ì§€ APIC ID ì €ì¥
    // APIC IDëŠ” ë³´í†µ CPU ë²ˆí˜¸ì™€ ê°™ì§€ë§Œ, í•­ìƒ ê·¸ëŸ° ê±´ ì•„ë‹˜!
    lapic->icr_high = cpu_id << 24;

    // === 2ë‹¨ê³„: ì¸í„°ëŸ½íŠ¸ ì „ì†¡ ===
    // ICR_LOWì— ì¸í„°ëŸ½íŠ¸ ë²¡í„°ì™€ ì „ì†¡ ëª¨ë“œ ì„¤ì •
    // ë¹„íŠ¸ 8-10 = Delivery Mode (000 = Fixed)
    // ë¹„íŠ¸ 14 = Assert (1 = ì¸í„°ëŸ½íŠ¸ ë°œìƒ)
    // ë¹„íŠ¸ 15 = Trigger Mode (0 = Edge)
    lapic->icr_low = vector | (1 << 14);  // Fixed delivery mode

    // === 3ë‹¨ê³„: í•˜ë“œì›¨ì–´ ë ˆë²¨ ì „ì†¡ ì™„ë£Œ ëŒ€ê¸° ===
    // ë¹„íŠ¸ 12 = Delivery Status (1 = ì „ì†¡ ì§„í–‰ì¤‘, 0 = ì™„ë£Œ)
    // ì´ ëŒ€ê¸°ê°€ ì—†ìœ¼ë©´ ë‹¤ìŒ IPIê°€ ë®ì–´ì¨ì„œ ìœ ì‹¤ ê°€ëŠ¥!
    // ì¼ë°˜ì ìœ¼ë¡œ ìˆ˜ ë§ˆì´í¬ë¡œì´ˆ ë‚´ì— ì™„ë£Œë¨
    while (lapic->icr_low & (1 << 12)) {
        // ë§¤ìš° ì§§ì€ ì‹œê°„ì´ì§€ë§Œ, ë©€í‹°ì½”ì–´ ì‹œìŠ¤í…œì—ì„œëŠ”
        // ì´ ìˆœê°„ì—ë„ ë‹¤ë¥¸ ì½”ì–´ë“¤ì´ ì—´ì‹¬íˆ ì¼í•˜ê³  ìˆìŒ!
        __asm__ volatile("pause");  // CPUì—ê²Œ "ì ê¹ ê¸°ë‹¤ë¦¬ëŠ” ì¤‘"ì´ë¼ê³  íŒíŠ¸
    }
}
```

## 5. ì¸í„°ëŸ½íŠ¸ ìµœì í™”

### êµ¬ê¸€ì´ ì „ê¸°ë£Œë¥¼ ì•„ë¼ëŠ” ë°©ë²•

êµ¬ê¸€ SREì˜ ë¹„ë°€:

> "ìš°ë¦¬ ë°ì´í„°ì„¼í„°ëŠ” ë§¤ì¼ ìˆ˜ì¡° ê°œì˜ ì¸í„°ëŸ½íŠ¸ë¥¼ ì²˜ë¦¬í•©ë‹ˆë‹¤. ê° ì¸í„°ëŸ½íŠ¸ë§ˆë‹¤ CPUê°€ ê¹¨ì–´ë‚˜ë©´? ì „ê¸°ë£Œë§Œ ì—°ê°„ ìˆ˜ë°±ë§Œ ë‹¬ëŸ¬! ê·¸ë˜ì„œ ìš°ë¦¬ëŠ” 'ì¸í„°ëŸ½íŠ¸ ë‹¤ì´ì–´íŠ¸'ë¥¼ í•©ë‹ˆë‹¤."

```python
# ì¸í„°ëŸ½íŠ¸ ìµœì í™” ì „í›„ ë¹„êµ
# ì¸¡ì •: 10Gbps íŠ¸ë˜í”½ ì²˜ë¦¬

# Before (ìˆœì§„í•œ ë°©ë²•)
power_consumption = {
    'interrupts_per_sec': 1_000_000,
    'cpu_wakeups': 1_000_000,
    'power_watts': 95,
    'annual_cost': '$82,000'
}

# After (ìµœì í™”)
power_consumption = {
    'interrupts_per_sec': 1_000,  # 1000ë°° ê°ì†Œ!
    'cpu_wakeups': 1_000,
    'power_watts': 45,  # 50% ì ˆê°!
    'annual_cost': '$39,000'  # ì—°ê°„ $43,000 ì ˆì•½!
}
```

### 5.1 ì¸í„°ëŸ½íŠ¸ ê²°í•© (Interrupt Coalescing) - íƒë°° ë¬¶ìŒ ë°°ì†¡ì²˜ëŸ¼

```c
// ë„¤íŠ¸ì›Œí¬ ì¸í„°ëŸ½íŠ¸ ê²°í•©
typedef struct {
    uint32_t packets_received;
    uint32_t interrupt_count;
    uint64_t last_interrupt_time;

    // ê²°í•© íŒŒë¼ë¯¸í„°
    uint32_t max_packets;     // ìµœëŒ€ íŒ¨í‚· ìˆ˜
    uint32_t max_delay_us;    // ìµœëŒ€ ì§€ì—° ì‹œê°„
} nic_interrupt_coalescing_t;

void configure_interrupt_coalescing(nic_interrupt_coalescing_t* nic) {
    // ì ì‘í˜• ì¸í„°ëŸ½íŠ¸ ê²°í•©
    uint32_t packet_rate = calculate_packet_rate(nic);

    if (packet_rate > HIGH_RATE_THRESHOLD) {
        // ë†’ì€ íŠ¸ë˜í”½ - ë” ë§ì´ ê²°í•©
        nic->max_packets = 64;
        nic->max_delay_us = 100;
    } else if (packet_rate > MEDIUM_RATE_THRESHOLD) {
        // ì¤‘ê°„ íŠ¸ë˜í”½
        nic->max_packets = 16;
        nic->max_delay_us = 50;
    } else {
        // ë‚®ì€ íŠ¸ë˜í”½ - ë‚®ì€ ì§€ì—°
        nic->max_packets = 1;
        nic->max_delay_us = 10;
    }
}

// NAPI (New API) ìŠ¤íƒ€ì¼ í´ë§
void napi_poll_handler(struct napi_struct* napi) {
    int budget = 64;  // í•œ ë²ˆì— ì²˜ë¦¬í•  ìµœëŒ€ íŒ¨í‚·
    int processed = 0;

    // ì¸í„°ëŸ½íŠ¸ ë¹„í™œì„±í™”
    disable_nic_interrupts();

    while (processed < budget) {
        struct packet* pkt = get_next_packet();
        if (!pkt) break;

        process_packet(pkt);
        processed++;
    }

    if (processed < budget) {
        // ëª¨ë“  íŒ¨í‚· ì²˜ë¦¬ ì™„ë£Œ - ì¸í„°ëŸ½íŠ¸ ëª¨ë“œë¡œ ì „í™˜
        enable_nic_interrupts();
        napi_complete(napi);
    } else {
        // ì•„ì§ íŒ¨í‚· ë‚¨ìŒ - í´ë§ ê³„ì†
        napi_reschedule(napi);
    }
}
```

### 5.2 ì¸í„°ëŸ½íŠ¸ ì¹œí™”ë„ (Affinity) - CPU ë§¤ì¹­ ì„œë¹„ìŠ¤

ë¦¬ëˆ…ìŠ¤ í† ë¥´ë°œìŠ¤ì˜ ì¡°ì–¸:

> "ì¸í„°ëŸ½íŠ¸ë¥¼ ì•„ë¬´ CPUì—ë‚˜ ë³´ë‚´ëŠ” ê±´ íŒŒí‹°ì— ì´ˆëŒ€ì¥ì„ ë¬´ì‘ìœ„ë¡œ ë¿Œë¦¬ëŠ” ê²ƒê³¼ ê°™ì•„. ë„¤íŠ¸ì›Œí¬ ì¸í„°ëŸ½íŠ¸ëŠ” ë„¤íŠ¸ì›Œí¬ ì²˜ë¦¬í•˜ëŠ” CPUë¡œ, ë””ìŠ¤í¬ ì¸í„°ëŸ½íŠ¸ëŠ” íŒŒì¼ì‹œìŠ¤í…œ ë‹´ë‹¹ CPUë¡œ ë³´ë‚´ì•¼ì§€."

ì‹¤ì œ ê²Œì„ ì„œë²„ ìµœì í™” ì‚¬ë¡€:

```bash
# Before: ë ‰ ë°œìƒ! ğŸ˜«
$ mpstat -P ALL 1
CPU0: %irq 95.2  # ì¸í„°ëŸ½íŠ¸ í­íƒ„!
CPU1: %irq  2.1
CPU2: %irq  1.5
CPU3: %irq  1.2
Game FPS: 45 (ëª©í‘œ: 60)

# After: ì¸í„°ëŸ½íŠ¸ ì¹œí™”ë„ ì„¤ì • âœ¨
$ echo 2 > /proc/irq/24/smp_affinity  # NIC â†’ CPU1
$ echo 4 > /proc/irq/25/smp_affinity  # NIC â†’ CPU2
$ echo 8 > /proc/irq/26/smp_affinity  # Disk â†’ CPU3
# CPU0ëŠ” ê²Œì„ ë¡œì§ ì „ìš©

CPU0: %irq  0.1  # ê²Œì„ ë¡œì§ë§Œ!
CPU1: %irq 33.3  # ë„¤íŠ¸ì›Œí¬ RX
CPU2: %irq 33.3  # ë„¤íŠ¸ì›Œí¬ TX
CPU3: %irq 33.3  # ë””ìŠ¤í¬ I/O
Game FPS: 60 ğŸ®  # ëª©í‘œ ë‹¬ì„±!
```

```c
// CPUë³„ ì¸í„°ëŸ½íŠ¸ ë¶„ì‚°
void set_irq_affinity(int irq, int cpu) {
    char path[256];
    sprintf(path, "/proc/irq/%d/smp_affinity", irq);

    FILE* f = fopen(path, "w");
    if (f) {
        fprintf(f, "%x", 1 << cpu);
        fclose(f);
    }
}

// ì¸í„°ëŸ½íŠ¸ ë°¸ëŸ°ì‹±
void balance_interrupts() {
    int num_cpus = sysconf(_SC_NPROCESSORS_ONLN);
    int irq_per_cpu[num_cpus];
    memset(irq_per_cpu, 0, sizeof(irq_per_cpu));

    // í˜„ì¬ ì¸í„°ëŸ½íŠ¸ ë¶„í¬ í™•ì¸
    FILE* f = fopen("/proc/interrupts", "r");
    // ... íŒŒì‹± ...

    // ë„¤íŠ¸ì›Œí¬ ì¸í„°ëŸ½íŠ¸ë¥¼ ì—¬ëŸ¬ CPUì— ë¶„ì‚°
    for (int i = 0; i < num_network_queues; i++) {
        int target_cpu = i % num_cpus;
        set_irq_affinity(network_irqs[i], target_cpu);
    }

    // ë””ìŠ¤í¬ ì¸í„°ëŸ½íŠ¸ëŠ” NUMA ë…¸ë“œ ê³ ë ¤
    for (int i = 0; i < num_disk_controllers; i++) {
        int numa_node = get_device_numa_node(disk_controllers[i]);
        int target_cpu = get_numa_cpu(numa_node);
        set_irq_affinity(disk_irqs[i], target_cpu);
    }
}

// IRQ ìŠ¤í‹°ì–´ë§ (MSI-X)
void configure_msi_x(struct pci_device* dev) {
    int num_vectors = pci_msix_vec_count(dev);

    // ë²¡í„° í• ë‹¹
    struct msix_entry entries[num_vectors];
    for (int i = 0; i < num_vectors; i++) {
        entries[i].vector = i;
        entries[i].entry = 0;
    }

    pci_enable_msix_range(dev, entries, 1, num_vectors);

    // ê° ë²¡í„°ë¥¼ ë‹¤ë¥¸ CPUì— í• ë‹¹
    for (int i = 0; i < num_vectors; i++) {
        int cpu = i % num_online_cpus();
        irq_set_affinity_hint(entries[i].vector, cpumask_of(cpu));
    }
}
```

## í•µì‹¬ ìš”ì 

### 1. ì¸í„°ëŸ½íŠ¸ ì»¨íŠ¸ë¡¤ëŸ¬ì˜ ì§„í™”

8259 PICì—ì„œ APIC, x2APICë¡œ ë°œì „í•˜ë©° í˜„ëŒ€ ë©€í‹°ì½”ì–´ ì‹œìŠ¤í…œì˜ ìš”êµ¬ë¥¼ ì¶©ì¡±ì‹œì¼°ìŠµë‹ˆë‹¤.

### 2. ì¸í„°ëŸ½íŠ¸ ìµœì í™” ì „ëµ

ì¸í„°ëŸ½íŠ¸ ê²°í•©ê³¼ ì¹œí™”ë„ ì„¤ì •ì„ í†µí•´ ì„±ëŠ¥ì„ í¬ê²Œ í–¥ìƒì‹œí‚¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### 3. ì „ë ¥ íš¨ìœ¨ì„±

ì ì ˆí•œ ì¸í„°ëŸ½íŠ¸ ê´€ë¦¬ëŠ” ì „ë ¥ ì†Œëª¨ë¥¼ í–¥ìƒí•´ ëŒ€ê·œëª¨ ë°ì´í„°ì„¼í„°ì˜ ìš´ì˜ ë¹„ìš©ì„ ì ˆê°í•©ë‹ˆë‹¤.

---

**ì´ì „**: [ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬ ê³¼ì •ê³¼ ì˜ˆì™¸](./02-02-03-interrupt-processing.md)
**ë‹¤ìŒ**: [ì†Œí”„íŠ¸ ì¸í„°ëŸ½íŠ¸ì™€ ì‹¤ì‹œê°„ ì²˜ë¦¬](./02-02-05-software-interrupts.md)ì—ì„œ ì†Œí”„íŠ¸IRQì™€ ë””ë²„ê¹… ê¸°ë²•ì„ í•™ìŠµí•©ë‹ˆë‹¤.

## ğŸ“š ê´€ë ¨ ë¬¸ì„œ

### ğŸ“– í˜„ì¬ ë¬¸ì„œ ì •ë³´

-**ë‚œì´ë„**: INTERMEDIATE
-**ì£¼ì œ**: ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°
-**ì˜ˆìƒ ì‹œê°„**: 4-6ì‹œê°„

### ğŸ¯ í•™ìŠµ ê²½ë¡œ

- [ğŸ“š INTERMEDIATE ë ˆë²¨ ì „ì²´ ë³´ê¸°](../learning-paths/intermediate/)
- [ğŸ  ë©”ì¸ í•™ìŠµ ê²½ë¡œ](../learning-paths/)
- [ğŸ“‹ ì „ì²´ ê°€ì´ë“œ ëª©ë¡](../README.md)

### ğŸ“‚ ê°™ì€ ì±•í„° (chapter-02-cpu-interrupt)

- [Chapter 2-1-1: CPU ì•„í‚¤í…ì²˜ì™€ ëª…ë ¹ì–´ ì‹¤í–‰ ê°œìš”](./02-01-01-cpu-architecture.md)
- [Chapter 2-1-2: CPU ê¸°ë³¸ êµ¬ì¡°ì™€ ëª…ë ¹ì–´ ì‹¤í–‰](./02-01-02-cpu-fundamentals.md)
- [Chapter 2-1-3: ë¶„ê¸° ì˜ˆì¸¡ê³¼ Out-of-Order ì‹¤í–‰](./02-01-03-prediction-ooo.md)
- [Chapter 2-1-4: CPU ìºì‹œì™€ SIMD ë²¡í„°í™”](./02-01-04-cache-simd.md)
- [Chapter 2-1-5: ì„±ëŠ¥ ì¸¡ì •ê³¼ ì‹¤ì „ ìµœì í™”](./02-01-05-performance-optimization.md)

### ğŸ·ï¸ ê´€ë ¨ í‚¤ì›Œë“œ

`interrupt-controllers`, `PIC`, `APIC`, `interrupt-optimization`, `performance-tuning`

### â­ï¸ ë‹¤ìŒ ë‹¨ê³„ ê°€ì´ë“œ

- ì‹¤ë¬´ ì ìš©ì„ ì—¼ë‘ì— ë‘ê³  í”„ë¡œì íŠ¸ì— ì ìš©í•´ë³´ì„¸ìš”
- ê´€ë ¨ ë„êµ¬ë“¤ì„ ì§ì ‘ ì‚¬ìš©í•´ë³´ëŠ” ê²ƒì´ ì¤‘ìš”í•©ë‹ˆë‹¤
