
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.047533                       # Number of seconds simulated
sim_ticks                                1047532892500                       # Number of ticks simulated
final_tick                               1047532892500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36490                       # Simulator instruction rate (inst/s)
host_op_rate                                    53309                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76449780                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827004                       # Number of bytes of host memory used
host_seconds                                 13702.24                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           83200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       116287488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116370688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     66728192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66728192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           454248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              454573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        260657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              79425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          111010823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111090247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         79425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            79425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63700331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63700331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63700331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             79425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         111010823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174790578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      454573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260657                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1818292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1042628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              115731776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  638912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66703232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116370688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66728192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   371                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       189532                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            100237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           119570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           134260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            63708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            68133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76956                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1047481395500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1818292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1042628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  451983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  451675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  451680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  451676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  55015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  55496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  55506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  55830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  52367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  51244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       503307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.472622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   306.543416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.026861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18923      3.76%      3.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19341      3.84%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       342658     68.08%     75.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5817      1.16%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51567     10.25%     87.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2423      0.48%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20084      3.99%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1832      0.36%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40662      8.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       503307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.678593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.878573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        55097     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55114                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.910585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.816180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.861543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12862     23.34%     23.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              943      1.71%     25.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4550      8.26%     33.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2625      4.76%     38.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            31821     57.74%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1091      1.98%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.11%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.07%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1066      1.93%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               25      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55114                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  48627380250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             82533174000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 9041545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26891.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45641.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       110.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1504203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  843037                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1464537.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1873927440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1022480250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6839289600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3370254480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68419628160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         167228026425                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         481827454500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           730581060855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            697.431329                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 800505866250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   34979360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  212045963750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1931073480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1053661125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7265520600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3383447760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68419628160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         173554281720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         476278107750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           731885720595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.676791                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 791218587750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   34979360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  221333242250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2095065785                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2095065785                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1872364                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.588879                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294107787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1872876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.035376                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        4490086500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.588879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         593843750                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        593843750                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224615301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224615301                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69484974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69484974                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         7512                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7512                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     294100275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294100275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294107787                       # number of overall hits
system.cpu.dcache.overall_hits::total       294107787                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1315049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1315049                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       553729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       553729                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         8872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8872                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1868778                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1868778                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1877650                       # number of overall misses
system.cpu.dcache.overall_misses::total       1877650                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  39648243500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39648243500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  26241950000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26241950000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  65890193500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  65890193500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  65890193500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  65890193500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005821                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007906                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.541504                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.541504                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006344                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30149.632067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30149.632067                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47391.323192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47391.323192                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35258.438134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35258.438134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35091.840066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35091.840066                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10614                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   208.117647                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       911341                       # number of writebacks
system.cpu.dcache.writebacks::total            911341                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1315049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1315049                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       553729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       553729                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4098                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4098                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1868778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1868778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1872876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1872876                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38333194500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38333194500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  25688221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25688221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    417439500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    417439500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  64021415500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64021415500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  64438855000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64438855000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.250122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.250122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006328                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29149.632067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29149.632067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46391.323192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46391.323192                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 101864.202050                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101864.202050                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34258.438134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34258.438134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34406.364863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34406.364863                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                28                       # number of replacements
system.cpu.icache.tags.tagsinuse           232.559673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397534                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2108581.392638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   232.559673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.454218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.454218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796046                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397534                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397534                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397534                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397534                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397534                       # number of overall hits
system.cpu.icache.overall_hits::total       687397534                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          326                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           326                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          326                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            326                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          326                       # number of overall misses
system.cpu.icache.overall_misses::total           326                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32383500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32383500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32383500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32383500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32383500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32383500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 99335.889571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99335.889571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 99335.889571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99335.889571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 99335.889571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99335.889571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          326                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          326                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          326                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32057500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32057500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32057500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32057500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98335.889571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98335.889571                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98335.889571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98335.889571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98335.889571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98335.889571                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    471790                       # number of replacements
system.l2.tags.tagsinuse                  3925.788076                       # Cycle average of tags in use
system.l2.tags.total_refs                     2683482                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    475768                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.640316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              128464262500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1918.186250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.177023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.424803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.468307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.489850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3962                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971191                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4775090                       # Number of tag accesses
system.l2.tags.data_accesses                  4775090                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       911341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           911341                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             354354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                354354                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1064274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1064274                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1418628                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1418629                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1418628                       # number of overall hits
system.l2.overall_hits::total                 1418629                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           199375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              199375                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              325                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       254873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          254873                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 325                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              454248                       # number of demand (read+write) misses
system.l2.demand_misses::total                 454573                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                325                       # number of overall misses
system.l2.overall_misses::cpu.data             454248                       # number of overall misses
system.l2.overall_misses::total                454573                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21136900500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21136900500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     31555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31555500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25597020500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25597020500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      31555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   46733921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46765476500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     31555500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  46733921000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46765476500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       911341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       911341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         553729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            553729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1319147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1319147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               326                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1872876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1873202                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              326                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1872876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1873202                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.360059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360059                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996933                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.193210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.193210                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996933                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.242540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.242672                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996933                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.242540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.242672                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 106015.801881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106015.801881                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97093.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97093.846154                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 100430.490872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100430.490872                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97093.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 102881.952149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102877.813904                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97093.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 102881.952149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102877.813904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               260657                       # number of writebacks
system.l2.writebacks::total                    260657                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        32566                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         32566                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       199375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         199375                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          325                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       254873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       254873                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         454248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            454573                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        454248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           454573                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19143150500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19143150500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     28305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  23048290500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23048290500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     28305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  42191441000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42219746500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     28305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  42191441000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42219746500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.360059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.193210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.193210                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.242540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.242540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242672                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 96015.801881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96015.801881                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87093.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87093.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90430.490872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90430.490872                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87093.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 92881.952149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92877.813904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87093.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 92881.952149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92877.813904                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             255198                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260657                       # Transaction distribution
system.membus.trans_dist::CleanEvict           189532                       # Transaction distribution
system.membus.trans_dist::ReadExReq            199375                       # Transaction distribution
system.membus.trans_dist::ReadExResp           199375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        255198                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1359335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1359335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1359335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    183098880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    183098880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183098880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            904762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  904762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              904762                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5077077000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7933065750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3745594                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1872392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          54167                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        54167                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1319473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1171998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1172155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           553729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          553729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           326                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1319147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5618115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5618795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    712759552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              712850176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          471790                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2344992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.150219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2290824     97.69%     97.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54168      2.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2344992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5518273000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1467000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8427942000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
