# SoC Memory Map View from DIE0 P550 (MCPU)
| MMIO address | size | device | comment |
| -------- | ------- | --------- | ----- |
| 40000000 |  800000 | **PCIe Config Space** |
| 50000000 |  100000 | **PCIe Management Space** |
| 50100000 |   10000 | **Video Decoder** |
| 50110000 |   10000 | **Video Encoder** |
| 50120000 |   10000 | **JPEG Decoder** |
| 50130000 |   10000 | **JPEG Encoder** |
| 50140000 |   40000 | **gc820 core2d** |
| 50180000 |   40000 | **gc820 core2d1** |
| 501c0000 |    1000 | **VC CSR** |
| 50200000 |   10000 | **I2S0** |
| 50210000 |   10000 | **I2S1** |
| 50220000 |   10000 | **I2S2** |
| 50270000 |   10000 | **DW DSI Controller** |
| 50280000 |   10000 | **VO Top CSR** |
| 50290000 |   10000 | **DW HDMI HDCP2** |
| 502a0000 |   20000 | **DW HDMI** |
| 502c0000 |   10000 | **DC (DC8200?)** |
| 50400000 |   10000 | **GMAC0** |
| 50410000 |   10000 | **GMAC1** |
| 50420000 |   10000 | **SATA** |
| 50430000 |   10000 | **DMA0** |
| 50440000 |    2000 | **HSP SP CSR** |
| 50450000 |   10000 | **SDHCI eMMC** |
| 50460000 |   10000 | **SDIO0** |
| 50470000 |   10000 | **SDIO1** |
| 50480000 |   10000 | **usbdrd3_0** |
| 50490000 |   10000 | **usbdrd3_1** |
| 50800000 |    4000 | **watchdog0** |
| 50804000 |    4000 | **watchdog1** |
| 50808000 |    4000 | **watchdog2** |
| 5080c000 |    4000 | **watchdog3** |
| 50810000 |    4000 | **SPI0** |
| 50814000 |    4000 | **SPI1** |
| 50818000 |    4000 | **PWM** |
| 50900000 |   10000 | **UART0** |
| 50910000 |   10000 | **UART1** |
| 50920000 |   10000 | **UART2** |
| 50930000 |   10000 | **UART3** |
| 50940000 |   10000 | **UART4** |
| 50950000 |   10000 | **I2C0** |
| 50960000 |   10000 | **I2C1** |
| 50970000 |   10000 | **I2C2** |
| 50980000 |   10000 | **I2C3** |
| 50990000 |   10000 | **I2C4** |
| 509a0000 |   10000 | **I2C5** |
| 509b0000 |   10000 | **I2C6** |
| 509c0000 |   10000 | **I2C7** |
| 509d0000 |   10000 | **I2C8** |
| 509e0000 |   10000 | **I2C9** |
| 50a00000 |   10000 | **MBOX** | U84 -> SCPU |
| 50a10000 |   10000 | **MBOX** | SCPU -> U84 |
| 50a20000 |   10000 | **MBOX** | U84 -> LCPU |
| 50a30000 |   10000 | **MBOX** | LCPU -> U84 |
| 50a40000 |   10000 | **MBOX** | U84 -> NPU0 |
| 50a50000 |   10000 | **MBOX** | NPU0 -> U84 |
| 50a60000 |   10000 | **MBOX** | U84 -> NPU1 |
| 50a70000 |   10000 | **MBOX** | NPU1 -> U84 |
| 50a80000 |   10000 | **MBOX** | U84 -> DSP0 |
| 50a90000 |   10000 | **MBOX** | DSP0 -> U84 |
| 50aa0000 |   10000 | **MBOX** | U84 -> DSP1 |
| 50ab0000 |   10000 | **MBOX** | DSP1 -> U84 |
| 50ac0000 |   10000 | **MBOX** | U84 -> DSP2 |
| 50ad0000 |   10000 | **MBOX** | DSP2 -> U84 |
| 50ae0000 |   10000 | **MBOX** | U84 -> DSP3 |
| 50af0000 |   10000 | **MBOX** | DSP3 -> U84 |
| 50b00000 |   10000 | **PVT0** |
| 50b50000 |   10000 | **FAN Control** |
| 50c00000 |  100000 | **SMMU** |
| 51000000 |   10000 | **ISP0** |
| 51010000 |   10000 | **ISP1** |
| 51020000 |   10000 | **dewrap** |
| 51030000 |   10000 | **VI Top CSR** |
| 51050000 |    1000 | **CSI0** |
| 51060000 |    1000 | **CSI1** |
| 510c0000 |   20000 | **MIPI PHY Rx** |
| 51400000 |  100000 | **GPU** |
| 51600000 |  200000 | **PINCTRL** |
| 51800000 |    8000 | **bootspi** |
| 51808000 |    8000 | **PMU** |
| 51810000 |    8000 | **SYSCON** |
| 51818000 |    1000 | **RTC** |
| 51828000 |    8000 | **SYSCRG** |
| 51830000 |    8000 | **AON I2C0** |
| 51838000 |    8000 | **AON I2C1** |
| 51840000 |    8000 | **TIMER0** |
| 51848000 |    8000 | **TIMER1** |
| 51850000 |    8000 | **TIMER2** |
| 51858000 |    8000 | **TIMER3** |
| 51900000 |    1000 | **SPAcc** | Synopsys Security Protocol Accelerator  |
| 51b00000 |    1000 | **PKA** | Synopsys Public Key Accelerator |
| 51b04000 |    4000 | **PKA Instruction SRAM** | SRAM to hold PKA Instructions |
| 51b08000 |    1000 | **TRNG** | Synopsys True Random Number Generator |
| 54000000 | 4000000 | **PCIe IP registers** |
| 58000000 |   20000 | **ROM** | Masked ROM. Not accessible from P550 |
