// Seed: 70980397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd98,
    parameter id_17 = 32'd24,
    parameter id_24 = 32'd15,
    parameter id_27 = 32'd70,
    parameter id_7  = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24
);
  inout wire _id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire _id_17;
  inout wire id_16;
  inout logic [7:0] id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire _id_10;
  inout wire id_9;
  output wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_25;
  assign id_11 = id_24;
  wire [id_17 : id_17  ||  1  ||  id_7] id_26;
  wire _id_27;
  assign id_15[id_24 : id_10==-1] = 1;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_16,
      id_16,
      id_9,
      id_23
  );
  assign id_8 = id_9;
  wire id_28;
  localparam id_29 = 1;
  assign id_7 = id_29;
  wire [id_27 : id_27  -  1] id_30;
endmodule
