

================================================================
== Vitis HLS Report for 'uppol2'
================================================================
* Date:           Wed Jul  9 03:20:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.917 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     191|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      23|    -|
|Register             |        -|     -|       19|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|       19|     254|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_64_1_1_U75  |mul_32s_32s_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_32s_64_1_1_U76  |mul_32s_32s_64_1_1  |        0|   4|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln580_fu_230_p2     |         +|   0|  0|  17|          17|          17|
    |apl2_fu_236_p2          |         +|   0|  0|  17|          17|          17|
    |sub_ln571_fu_146_p2     |         -|   0|  0|  26|           1|          19|
    |sub_ln580_fu_203_p2     |         -|   0|  0|  30|          23|          23|
    |icmp_ln583_fu_242_p2    |      icmp|   0|  0|  24|          17|          14|
    |icmp_ln585_fu_260_p2    |      icmp|   0|  0|  24|          17|          15|
    |apl2_1_fu_248_p3        |    select|   0|  0|  17|           1|          14|
    |apl2_2_fu_266_p3        |    select|   0|  0|  15|           1|          15|
    |select_ln570_fu_176_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln580_fu_223_p3  |    select|   0|  0|   9|           1|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 191|          96|         155|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   16|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  15|   0|   15|          0|
    |tmp_2_reg_274   |   1|   0|    1|          0|
    |tmp_3_reg_279   |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  19|   0|   19|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        uppol2|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        uppol2|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        uppol2|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        uppol2|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        uppol2|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        uppol2|  return value|
|ap_return  |  out|   15|  ap_ctrl_hs|        uppol2|  return value|
|al1        |   in|   16|     ap_none|           al1|        scalar|
|al2        |   in|   15|     ap_none|           al2|        scalar|
|plt        |   in|   32|     ap_none|           plt|        scalar|
|plt1       |   in|   32|     ap_none|          plt1|        scalar|
|plt2       |   in|   32|     ap_none|          plt2|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

