$date
	Tue Jul 23 11:03:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module prencoder_83_tb $end
$var wire 3 ! y [2:0] $end
$var reg 1 " en $end
$var reg 8 # i [7:0] $end
$scope module dut $end
$var wire 1 " en $end
$var wire 8 $ i [7:0] $end
$var wire 3 % y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 %
b10000000 $
b10000000 #
1"
b111 !
$end
#5
b110 !
b110 %
b1000000 #
b1000000 $
#10
b101 !
b101 %
b100000 #
b100000 $
#15
b100 !
b100 %
b10000 #
b10000 $
#20
b11 !
b11 %
b1000 #
b1000 $
#25
b10 !
b10 %
b100 #
b100 $
#30
b1 !
b1 %
b10 #
b10 $
#35
b0 !
b0 %
b0 #
b0 $
#40
bx !
bx %
bx #
bx $
0"
#45
