*.log
*.jou

/rust_examples/target/*
/hdl/verilator/riscv_asm/target/*

/fpga/hippomenes
/fpga/arty/*
/fpga/arty_top/*

/vivado*
/.bender
/Bender.lock
/build
