

================================================================
== Vivado HLS Report for 'duplicateMat_2762'
================================================================
* Date:           Wed Mar 18 11:35:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max    |   min  |   max  |   Type   |
    +---------+---------+----------+-----------+--------+--------+----------+
    |   174963|   924003| 8.748 ms | 46.200 ms |  174962|  923762| dataflow |
    +---------+---------+----------+-----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+-----------+--------+--------+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min   |    max    |   min  |   max  |   Type  |
        +--------------------------+-----------------------+---------+---------+----------+-----------+--------+--------+---------+
        |duplicateMat_2_Loop_1_U0  |duplicateMat_2_Loop_1  |        5|   923761| 0.250 us | 46.188 ms |       5|  923761|   none  |
        |xFDuplicate_2_U0          |xFDuplicate_2          |   174961|   174961| 8.748 ms |  8.748 ms |  174961|  174961|   none  |
        |duplicateMat_2_Loop_U0    |duplicateMat_2_Loop_s  |     2881|   923761| 0.144 ms | 46.188 ms |    2881|  923761|   none  |
        |duplicateMat_2_Block_U0   |duplicateMat_2_Block   |        0|        0|   0 ns   |    0 ns   |       0|       0|   none  |
        +--------------------------+-----------------------+---------+---------+----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      35|    203|    -|
|Instance         |        -|      -|     244|    726|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     286|   1006|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |duplicateMat_2_Block_U0   |duplicateMat_2_Block   |        0|      0|    3|   56|    0|
    |duplicateMat_2_Loop_1_U0  |duplicateMat_2_Loop_1  |        0|      0|  131|  295|    0|
    |duplicateMat_2_Loop_U0    |duplicateMat_2_Loop_s  |        0|      0|   54|  201|    0|
    |xFDuplicate_2_U0          |xFDuplicate_2          |        0|      0|   56|  174|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                     |                       |        0|      0|  244|  726|    0|
    +--------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |dst1_V_V_U                |        0|  5|   0|    -|     2|   24|       48|
    |dst_V_V_U                 |        0|  5|   0|    -|     2|   24|       48|
    |p_dst1_cols_c_i_U         |        0|  5|   0|    -|     4|   12|       48|
    |p_dst1_rows_c_i_U         |        0|  5|   0|    -|     4|   11|       44|
    |p_src_cols_load6_loc_1_U  |        0|  5|   0|    -|     2|   12|       24|
    |p_src_cols_load6_loc_s_U  |        0|  5|   0|    -|     2|   12|       24|
    |src_V_V_U                 |        0|  5|   0|    -|     2|   24|       48|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |Total                     |        0| 35|   0|    0|    18|  119|      284|
    +--------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |duplicateMat_2_Block_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |duplicateMat_2_Loop_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_2_Block_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_2_Loop_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_2_Block_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_2_Loop_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_duplicateMat_2_Block_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_duplicateMat_2_Loop_U0_ap_ready   |   9|          2|    1|          2|
    |duplicateMat_2_Block_U0_ap_ready_count        |   9|          2|    2|          4|
    |duplicateMat_2_Loop_U0_ap_ready_count         |   9|          2|    2|          4|
    |real_start                                    |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  45|         10|    7|         14|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_duplicateMat_2_Block_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_duplicateMat_2_Loop_U0_ap_ready   |  1|   0|    1|          0|
    |duplicateMat_2_Block_U0_ap_ready_count        |  2|   0|    2|          0|
    |duplicateMat_2_Loop_U0_ap_ready_count         |  2|   0|    2|          0|
    |start_once_reg                                |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  7|   0|    7|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_start              |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|start_out             | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|start_write           | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_clk                |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_done               | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | duplicateMat_2762 | return value |
|p_src_cols_dout       |  in |   12|   ap_fifo  |     p_src_cols    |    pointer   |
|p_src_cols_empty_n    |  in |    1|   ap_fifo  |     p_src_cols    |    pointer   |
|p_src_cols_read       | out |    1|   ap_fifo  |     p_src_cols    |    pointer   |
|p_src_data_V_dout     |  in |   24|   ap_fifo  |    p_src_data_V   |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  |    p_src_data_V   |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  |    p_src_data_V   |    pointer   |
|p_dst1_rows           |  in |   11|   ap_none  |    p_dst1_rows    |    pointer   |
|p_dst1_rows_ap_vld    |  in |    1|   ap_none  |    p_dst1_rows    |    pointer   |
|p_dst1_cols           |  in |   12|   ap_none  |    p_dst1_cols    |    pointer   |
|p_dst1_cols_ap_vld    |  in |    1|   ap_none  |    p_dst1_cols    |    pointer   |
|p_dst1_data_V_din     | out |   24|   ap_fifo  |   p_dst1_data_V   |    pointer   |
|p_dst1_data_V_full_n  |  in |    1|   ap_fifo  |   p_dst1_data_V   |    pointer   |
|p_dst1_data_V_write   | out |    1|   ap_fifo  |   p_dst1_data_V   |    pointer   |
|p_dst2_data_V_din     | out |   24|   ap_fifo  |   p_dst2_data_V   |    pointer   |
|p_dst2_data_V_full_n  |  in |    1|   ap_fifo  |   p_dst2_data_V   |    pointer   |
|p_dst2_data_V_write   | out |    1|   ap_fifo  |   p_dst2_data_V   |    pointer   |
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dst1_cols_c_i = alloca i12, align 2" [./xf_duplicate_2.hpp:78]   --->   Operation 8 'alloca' 'p_dst1_cols_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_dst1_rows_c_i = alloca i11, align 2" [./xf_duplicate_2.hpp:78]   --->   Operation 9 'alloca' 'p_dst1_rows_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_src_cols_load6_loc_s = alloca i12, align 2"   --->   Operation 10 'alloca' 'p_src_cols_load6_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_src_cols_load6_loc_1 = alloca i12, align 2"   --->   Operation 11 'alloca' 'p_src_cols_load6_loc_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_V_V = alloca i24, align 4" [./xf_duplicate_2.hpp:84]   --->   Operation 12 'alloca' 'src_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dst_V_V = alloca i24, align 4" [./xf_duplicate_2.hpp:85]   --->   Operation 13 'alloca' 'dst_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst1_V_V = alloca i24, align 4" [./xf_duplicate_2.hpp:86]   --->   Operation 14 'alloca' 'dst1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call fastcc void @duplicateMat_2_Block(i12* nocapture %p_src_cols, i12* %p_src_cols_load6_loc_1, i11* %p_dst1_rows, i12* %p_dst1_cols, i11* %p_dst1_rows_c_i, i12* %p_dst1_cols_c_i) noinline" [./xf_duplicate_2.hpp:78]   --->   Operation 15 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @duplicateMat_2_Loop_(i12* %p_src_cols_load6_loc_1, i24* %p_src_data_V, i24* %src_V_V, i12* %p_src_cols_load6_loc_s)"   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @duplicateMat_2_Loop_(i12* %p_src_cols_load6_loc_1, i24* %p_src_data_V, i24* %src_V_V, i12* %p_src_cols_load6_loc_s)"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @xFDuplicate_2(i24* %src_V_V, i24* %dst_V_V, i24* %dst1_V_V, i12* %p_src_cols_load6_loc_s)" [./xf_duplicate_2.hpp:103]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @xFDuplicate_2(i24* %src_V_V, i24* %dst_V_V, i24* %dst1_V_V, i12* %p_src_cols_load6_loc_s)" [./xf_duplicate_2.hpp:103]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @duplicateMat_2_Loop_.1(i11* nocapture %p_dst1_rows_c_i, i12* nocapture %p_dst1_cols_c_i, i24* %dst_V_V, i24* %p_dst1_data_V, i24* %dst1_V_V, i24* %p_dst2_data_V)" [./xf_duplicate_2.hpp:78]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:82]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @src_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %src_V_V, i24* %src_V_V)"   --->   Operation 29 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @dst_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %dst_V_V, i24* %dst_V_V)"   --->   Operation 31 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @dst1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %dst1_V_V, i24* %dst1_V_V)"   --->   Operation 33 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_cols_OC_load_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %p_src_cols_load6_loc_1, i12* %p_src_cols_load6_loc_1)"   --->   Operation 35 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_load6_loc_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @p_dst1_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i11* %p_dst1_rows_c_i, i11* %p_dst1_rows_c_i)" [./xf_duplicate_2.hpp:78]   --->   Operation 37 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %p_dst1_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./xf_duplicate_2.hpp:78]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @p_dst1_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i12* %p_dst1_cols_c_i, i12* %p_dst1_cols_c_i)" [./xf_duplicate_2.hpp:78]   --->   Operation 39 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_dst1_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./xf_duplicate_2.hpp:78]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_src_OC_cols_OC_load_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %p_src_cols_load6_loc_s, i12* %p_src_cols_load6_loc_s)"   --->   Operation 41 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_load6_loc_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @duplicateMat_2_Loop_.1(i11* nocapture %p_dst1_rows_c_i, i12* nocapture %p_dst1_cols_c_i, i24* %dst_V_V, i24* %p_dst1_data_V, i24* %dst1_V_V, i24* %p_dst2_data_V)" [./xf_duplicate_2.hpp:78]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst1_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_dst1_cols_c_i           (alloca              ) [ 01111111]
p_dst1_rows_c_i           (alloca              ) [ 01111111]
p_src_cols_load6_loc_s    (alloca              ) [ 00111111]
p_src_cols_load6_loc_1    (alloca              ) [ 01111111]
src_V_V                   (alloca              ) [ 00111111]
dst_V_V                   (alloca              ) [ 00111111]
dst1_V_V                  (alloca              ) [ 00111111]
call_ln78                 (call                ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
call_ln103                (call                ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specdataflowpipeline_ln82 (specdataflowpipeline) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_180                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_181                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_182                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_183                 (specchannel         ) [ 00000000]
specinterface_ln78        (specinterface       ) [ 00000000]
empty_184                 (specchannel         ) [ 00000000]
specinterface_ln78        (specinterface       ) [ 00000000]
empty_185                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln78                 (call                ) [ 00000000]
ret_ln0                   (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dst1_rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst1_cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst1_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst2_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst2_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_2_Block"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_2_Loop_"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFDuplicate_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="duplicateMat_2_Loop_.1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_load_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_load_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_dst1_cols_c_i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst1_cols_c_i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_dst1_rows_c_i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst1_rows_c_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_src_cols_load6_loc_s_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_load6_loc_s/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_src_cols_load6_loc_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_load6_loc_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="src_V_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_V_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dst_V_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_V_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dst1_V_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst1_V_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_duplicateMat_2_Loop_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="5"/>
<pin id="91" dir="0" index="2" bw="12" slack="5"/>
<pin id="92" dir="0" index="3" bw="24" slack="5"/>
<pin id="93" dir="0" index="4" bw="24" slack="0"/>
<pin id="94" dir="0" index="5" bw="24" slack="5"/>
<pin id="95" dir="0" index="6" bw="24" slack="0"/>
<pin id="96" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln78/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_xFDuplicate_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="3"/>
<pin id="103" dir="0" index="2" bw="24" slack="3"/>
<pin id="104" dir="0" index="3" bw="24" slack="3"/>
<pin id="105" dir="0" index="4" bw="12" slack="3"/>
<pin id="106" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_duplicateMat_2_Loop_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="1"/>
<pin id="111" dir="0" index="2" bw="24" slack="0"/>
<pin id="112" dir="0" index="3" bw="24" slack="1"/>
<pin id="113" dir="0" index="4" bw="12" slack="1"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="call_ln78_duplicateMat_2_Block_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="12" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="0" index="3" bw="11" slack="0"/>
<pin id="122" dir="0" index="4" bw="12" slack="0"/>
<pin id="123" dir="0" index="5" bw="11" slack="0"/>
<pin id="124" dir="0" index="6" bw="12" slack="0"/>
<pin id="125" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln78/1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_dst1_cols_c_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_dst1_cols_c_i "/>
</bind>
</comp>

<comp id="136" class="1005" name="p_dst1_rows_c_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_dst1_rows_c_i "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_src_cols_load6_loc_s_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="1"/>
<pin id="144" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_load6_loc_s "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_src_cols_load6_loc_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_src_cols_load6_loc_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="src_V_V_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="1"/>
<pin id="156" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="src_V_V "/>
</bind>
</comp>

<comp id="160" class="1005" name="dst_V_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="3"/>
<pin id="162" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="dst_V_V "/>
</bind>
</comp>

<comp id="166" class="1005" name="dst1_V_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="3"/>
<pin id="168" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="dst1_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="133"><net_src comp="60" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="117" pin=6"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="139"><net_src comp="64" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="117" pin=5"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="145"><net_src comp="68" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="151"><net_src comp="72" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="157"><net_src comp="76" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="163"><net_src comp="80" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="169"><net_src comp="84" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="88" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_V | {}
	Port: p_dst1_data_V | {6 7 }
	Port: p_dst2_data_V | {6 7 }
 - Input state : 
	Port: duplicateMat_2762 : p_src_cols | {1 }
	Port: duplicateMat_2762 : p_src_data_V | {2 3 }
	Port: duplicateMat_2762 : p_dst1_rows | {1 }
	Port: duplicateMat_2762 : p_dst1_cols | {1 }
  - Chain level:
	State 1
		call_ln78 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |    grp_duplicateMat_2_Loop_1_fu_88    |   153   |   114   |
|   call   |        grp_xFDuplicate_2_fu_100       |    64   |    59   |
|          |    grp_duplicateMat_2_Loop_s_fu_108   |    56   |    53   |
|          | call_ln78_duplicateMat_2_Block_fu_117 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |   273   |   226   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       dst1_V_V_reg_166       |   24   |
|        dst_V_V_reg_160       |   24   |
|    p_dst1_cols_c_i_reg_130   |   12   |
|    p_dst1_rows_c_i_reg_136   |   11   |
|p_src_cols_load6_loc_1_reg_148|   12   |
|p_src_cols_load6_loc_s_reg_142|   12   |
|        src_V_V_reg_154       |   24   |
+------------------------------+--------+
|             Total            |   119  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   273  |   226  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   119  |    -   |
+-----------+--------+--------+
|   Total   |   392  |   226  |
+-----------+--------+--------+
