#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fdba161800 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -12;
v0x55fdba17d960_0 .net "clk", 0 0, v0x55fdba151d00_0;  1 drivers
v0x55fdba17da20_0 .var "data", 0 0;
v0x55fdba17db30_0 .net "q", 0 0, L_0x55fdba17e800;  1 drivers
S_0x55fdba161980 .scope module, "clock" "Clock" 2 7, 3 3 0, S_0x55fdba161800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55fdba14fb50 .param/real "duty_cycle" 0 3 3, Cr<m6666666666666800gfbf>; value=0.200000
P_0x55fdba14fb90 .param/real "high_time" 0 3 5, Cr<m6666666666666800gfbf>; value=0.200000
P_0x55fdba14fbd0 .param/real "low_time" 0 3 6, Cr<m6666666666666800gfc1>; value=0.800000
P_0x55fdba14fc10 .param/l "period" 0 3 3, +C4<00000000000000000000000000000001>;
v0x55fdba151d00_0 .var "clk", 0 0;
S_0x55fdba17b450 .scope module, "dflipflop" "DFlipFlop" 2 8, 4 2 0, S_0x55fdba161800;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "nq"
L_0x55fdba17e160 .functor NOT 1, v0x55fdba151d00_0, C4<0>, C4<0>, C4<0>;
v0x55fdba17d500_0 .net "data", 0 0, v0x55fdba17da20_0;  1 drivers
v0x55fdba17d5a0_0 .net "enable", 0 0, v0x55fdba151d00_0;  alias, 1 drivers
v0x55fdba17d690_0 .net "inner_q", 0 0, L_0x55fdba17e070;  1 drivers
v0x55fdba17d730_0 .net "nq", 0 0, L_0x55fdba17e620;  1 drivers
v0x55fdba17d820_0 .net "q", 0 0, L_0x55fdba17e800;  alias, 1 drivers
S_0x55fdba17b620 .scope module, "master" "DLatch" 4 7, 5 1 0, S_0x55fdba17b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "nq"
L_0x55fdba17dbd0 .functor AND 1, v0x55fdba17da20_0, L_0x55fdba17e160, C4<1>, C4<1>;
L_0x55fdba17dd30 .functor AND 1, L_0x55fdba17dc90, L_0x55fdba17e160, C4<1>, C4<1>;
v0x55fdba17bf30_0 .net *"_s3", 0 0, L_0x55fdba17dc90;  1 drivers
v0x55fdba17c010_0 .net "data", 0 0, v0x55fdba17da20_0;  alias, 1 drivers
v0x55fdba17c0d0_0 .net "enable", 0 0, L_0x55fdba17e160;  1 drivers
v0x55fdba17c170_0 .net "nq", 0 0, L_0x55fdba17ded0;  1 drivers
v0x55fdba17c240_0 .net "q", 0 0, L_0x55fdba17e070;  alias, 1 drivers
v0x55fdba17c330_0 .net "r", 0 0, L_0x55fdba17dd30;  1 drivers
v0x55fdba17c400_0 .net "s", 0 0, L_0x55fdba17dbd0;  1 drivers
L_0x55fdba17dc90 .reduce/nor v0x55fdba17da20_0;
S_0x55fdba17b7f0 .scope module, "srlatch" "SRLatch" 5 8, 6 1 0, S_0x55fdba17b620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "R"
L_0x55fdba17de40 .functor OR 1, L_0x55fdba17dbd0, L_0x55fdba17e070, C4<0>, C4<0>;
L_0x55fdba17dfe0 .functor OR 1, L_0x55fdba17dd30, L_0x55fdba17ded0, C4<0>, C4<0>;
v0x55fdba17b9e0_0 .net "Q", 0 0, L_0x55fdba17e070;  alias, 1 drivers
v0x55fdba17bac0_0 .net "Qn", 0 0, L_0x55fdba17ded0;  alias, 1 drivers
v0x55fdba17bb80_0 .net "R", 0 0, L_0x55fdba17dd30;  alias, 1 drivers
v0x55fdba17bc20_0 .net "S", 0 0, L_0x55fdba17dbd0;  alias, 1 drivers
v0x55fdba17bce0_0 .net *"_s0", 0 0, L_0x55fdba17de40;  1 drivers
v0x55fdba17bdf0_0 .net *"_s4", 0 0, L_0x55fdba17dfe0;  1 drivers
L_0x55fdba17ded0 .reduce/nor L_0x55fdba17de40;
L_0x55fdba17e070 .reduce/nor L_0x55fdba17dfe0;
S_0x55fdba17c500 .scope module, "slave" "DLatch" 4 8, 5 1 0, S_0x55fdba17b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "nq"
L_0x55fdba17e280 .functor AND 1, L_0x55fdba17e070, v0x55fdba151d00_0, C4<1>, C4<1>;
L_0x55fdba17e3d0 .functor AND 1, L_0x55fdba17e330, v0x55fdba151d00_0, C4<1>, C4<1>;
v0x55fdba17cee0_0 .net *"_s3", 0 0, L_0x55fdba17e330;  1 drivers
v0x55fdba17cfc0_0 .net "data", 0 0, L_0x55fdba17e070;  alias, 1 drivers
v0x55fdba17d0d0_0 .net "enable", 0 0, v0x55fdba151d00_0;  alias, 1 drivers
v0x55fdba17d170_0 .net "nq", 0 0, L_0x55fdba17e620;  alias, 1 drivers
v0x55fdba17d240_0 .net "q", 0 0, L_0x55fdba17e800;  alias, 1 drivers
v0x55fdba17d330_0 .net "r", 0 0, L_0x55fdba17e3d0;  1 drivers
v0x55fdba17d400_0 .net "s", 0 0, L_0x55fdba17e280;  1 drivers
L_0x55fdba17e330 .reduce/nor L_0x55fdba17e070;
S_0x55fdba17c6f0 .scope module, "srlatch" "SRLatch" 5 8, 6 1 0, S_0x55fdba17c500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "R"
L_0x55fdba17e500 .functor OR 1, L_0x55fdba17e280, L_0x55fdba17e800, C4<0>, C4<0>;
L_0x55fdba17e6e0 .functor OR 1, L_0x55fdba17e3d0, L_0x55fdba17e620, C4<0>, C4<0>;
v0x55fdba17c960_0 .net "Q", 0 0, L_0x55fdba17e800;  alias, 1 drivers
v0x55fdba17ca40_0 .net "Qn", 0 0, L_0x55fdba17e620;  alias, 1 drivers
v0x55fdba17cb00_0 .net "R", 0 0, L_0x55fdba17e3d0;  alias, 1 drivers
v0x55fdba17cbd0_0 .net "S", 0 0, L_0x55fdba17e280;  alias, 1 drivers
v0x55fdba17cc90_0 .net *"_s0", 0 0, L_0x55fdba17e500;  1 drivers
v0x55fdba17cda0_0 .net *"_s4", 0 0, L_0x55fdba17e6e0;  1 drivers
L_0x55fdba17e620 .reduce/nor L_0x55fdba17e500;
L_0x55fdba17e800 .reduce/nor L_0x55fdba17e6e0;
    .scope S_0x55fdba161980;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fdba151d00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55fdba161980;
T_1 ;
    %delay 800, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fdba151d00_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fdba151d00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fdba161800;
T_2 ;
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 1700, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 2300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 3100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fdba17da20_0, 0, 1;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "dflipflop_tb.v";
    "clockgen.v";
    "dflipflop.v";
    "dlatch.v";
    "srlatch.v";
