// Seed: 2258678459
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  logic [7:0] id_3;
  assign id_3[1] = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd37,
    parameter id_11 = 32'd59
) (
    input wand _id_0,
    input uwire id_1,
    input wor id_2,
    inout uwire id_3,
    input wire id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7,
    input wire id_8,
    output wand id_9
    , id_14,
    input supply0 id_10,
    input supply1 _id_11,
    output supply0 id_12
);
  wire [-1 'h0 : -1  -  (  -1  )  >  id_11] id_15;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  assign id_14[1] = id_6;
  struct packed {
    logic [1  ==  -1 : id_0] id_16;
    logic [1 'h0 : 1] id_17;
  } [-1 'b0 : 1] id_18;
endmodule
