$date
	Thu Oct 11 13:03:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testshiftregister $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 8 " parallelDataIn [7:0] $end
$var wire 1 # parallelLoad $end
$var wire 1 $ peripheralClkEdge $end
$var wire 1 % serialDataIn $end
$var reg 8 & parallelDataOut [7:0] $end
$var reg 1 ' serialDataOut $end
$var reg 9 ( shiftregistermem [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
x'
bx &
0%
0$
1#
b11001100 "
0!
$end
#9000
1$
#10000
b110011000 (
b11001100 &
1!
#11000
0$
#20000
0!
b0 "
#29000
1$
#30000
b0 (
1'
b0 &
1!
#31000
0$
#40000
0!
b1010101 "
#49000
1$
#50000
b10101010 (
0'
b1010101 &
1!
#51000
0$
#60000
0!
1%
0#
#65000
b110000 "
#69000
1$
#70000
b10101010 &
b1100001 (
1!
#71000
0$
#80000
0!
0%
#89000
1$
#90000
1'
b1100001 &
b1100000 (
1!
#91000
0$
#100000
0!
1%
#109000
1$
#110000
0'
b1100000 &
b1100001 (
1!
#111000
0$
#120000
0!
b11001100 "
#129000
1$
#130000
b1100001 &
b110011001 (
1!
#131000
0$
#140000
0!
1#
#145000
b0 "
#149000
1$
#150000
b1 (
b0 &
1!
#151000
0$
#160000
0!
#169000
1$
#170000
1!
#171000
0$
#172000
b1010101 "
#180000
0!
#189000
1$
#190000
b10101011 (
b1010101 &
1!
#191000
0$
#192000
0#
#200000
0!
#209000
1$
#210000
b10101011 &
1!
#211000
0$
#220000
0!
#227000
b0 "
#229000
1$
#230000
1'
b1 (
1!
#231000
0$
#240000
0!
#249000
1$
#250000
b1 &
1!
#251000
0$
#254000
0%
b1010101 "
#260000
0!
#269000
1$
#270000
0'
b10101010 (
1!
#271000
0$
#274000
