// Seed: 899618616
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  final $display(1);
  wire id_4 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    inout tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    input tri1 id_5
    , id_8,
    output wire id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_4 = 1 | {1{1}} == 1'b0;
endmodule
