\hypertarget{struct_a_i_p_s___mem_map}{}\section{A\+I\+P\+S\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_i_p_s___mem_map}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a5ee5a8f31c77bbd35f1bb5f7a1f92c59}{M\+P\+RA}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a67a1289be7ee7d3975df7d7c831b8819}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a4b1afda7928f39099d6cc26a0b17da11}{P\+A\+C\+RA}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_aa6897cc68c3e0e6bff51c421049ba3f4}{P\+A\+C\+RB}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_acbd09d77313ec522210dbcabec37c9f5}{P\+A\+C\+RC}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a98bd3ff2455e9fccb9cd7d06cc090370}{P\+A\+C\+RD}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a2cfc1f79520a66cb581e575c8606fd3b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}16\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_ad1f2d4b98aea7609a045558a9dc20f7b}{P\+A\+C\+RE}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_aedfe0bcf944c983903be902a97a1f59a}{P\+A\+C\+RF}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a7eb01b8a7f5cbdd90e2cfc1103dc818e}{P\+A\+C\+RG}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_af4ac7a20bb8f381f2f77e21ed14d5e91}{P\+A\+C\+RH}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a75787ffd284dd47814093fbe8d28232d}{P\+A\+C\+RI}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_aa8170562fdbb48e8ade84f0992479a98}{P\+A\+C\+RJ}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a62015f5d8f85dd001390b0168aa7389f}{P\+A\+C\+RK}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a564d95efed1747932b25675342cac085}{P\+A\+C\+RL}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a30e7ebe0ffb0e9d97cbfa85d65e17cbb}{P\+A\+C\+RM}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a83bf08b950901b8f6d7ef2ceb960baa8}{P\+A\+C\+RN}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_a5892f2b025c43f875f1c88e3a8f6da30}{P\+A\+C\+RO}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_a_i_p_s___mem_map_af6d96671be0c664042ec003595ac405e}{P\+A\+C\+RP}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+I\+PS -\/ Peripheral register structure 

Definition at line 590 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!M\+P\+RA@{M\+P\+RA}}
\index{M\+P\+RA@{M\+P\+RA}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{M\+P\+RA}{MPRA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+M\+P\+RA}\hypertarget{struct_a_i_p_s___mem_map_a5ee5a8f31c77bbd35f1bb5f7a1f92c59}{}\label{struct_a_i_p_s___mem_map_a5ee5a8f31c77bbd35f1bb5f7a1f92c59}
Master Privilege Register A, offset\+: 0x0 

Definition at line 591 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RA@{P\+A\+C\+RA}}
\index{P\+A\+C\+RA@{P\+A\+C\+RA}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RA}{PACRA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RA}\hypertarget{struct_a_i_p_s___mem_map_a4b1afda7928f39099d6cc26a0b17da11}{}\label{struct_a_i_p_s___mem_map_a4b1afda7928f39099d6cc26a0b17da11}
Peripheral Access Control Register, offset\+: 0x20 

Definition at line 593 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RB@{P\+A\+C\+RB}}
\index{P\+A\+C\+RB@{P\+A\+C\+RB}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RB}{PACRB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RB}\hypertarget{struct_a_i_p_s___mem_map_aa6897cc68c3e0e6bff51c421049ba3f4}{}\label{struct_a_i_p_s___mem_map_aa6897cc68c3e0e6bff51c421049ba3f4}
Peripheral Access Control Register, offset\+: 0x24 

Definition at line 594 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RC@{P\+A\+C\+RC}}
\index{P\+A\+C\+RC@{P\+A\+C\+RC}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RC}{PACRC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RC}\hypertarget{struct_a_i_p_s___mem_map_acbd09d77313ec522210dbcabec37c9f5}{}\label{struct_a_i_p_s___mem_map_acbd09d77313ec522210dbcabec37c9f5}
Peripheral Access Control Register, offset\+: 0x28 

Definition at line 595 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RD@{P\+A\+C\+RD}}
\index{P\+A\+C\+RD@{P\+A\+C\+RD}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RD}{PACRD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RD}\hypertarget{struct_a_i_p_s___mem_map_a98bd3ff2455e9fccb9cd7d06cc090370}{}\label{struct_a_i_p_s___mem_map_a98bd3ff2455e9fccb9cd7d06cc090370}
Peripheral Access Control Register, offset\+: 0x2C 

Definition at line 596 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RE@{P\+A\+C\+RE}}
\index{P\+A\+C\+RE@{P\+A\+C\+RE}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RE}{PACRE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RE}\hypertarget{struct_a_i_p_s___mem_map_ad1f2d4b98aea7609a045558a9dc20f7b}{}\label{struct_a_i_p_s___mem_map_ad1f2d4b98aea7609a045558a9dc20f7b}
Peripheral Access Control Register, offset\+: 0x40 

Definition at line 598 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RF@{P\+A\+C\+RF}}
\index{P\+A\+C\+RF@{P\+A\+C\+RF}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RF}{PACRF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RF}\hypertarget{struct_a_i_p_s___mem_map_aedfe0bcf944c983903be902a97a1f59a}{}\label{struct_a_i_p_s___mem_map_aedfe0bcf944c983903be902a97a1f59a}
Peripheral Access Control Register, offset\+: 0x44 

Definition at line 599 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RG@{P\+A\+C\+RG}}
\index{P\+A\+C\+RG@{P\+A\+C\+RG}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RG}{PACRG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RG}\hypertarget{struct_a_i_p_s___mem_map_a7eb01b8a7f5cbdd90e2cfc1103dc818e}{}\label{struct_a_i_p_s___mem_map_a7eb01b8a7f5cbdd90e2cfc1103dc818e}
Peripheral Access Control Register, offset\+: 0x48 

Definition at line 600 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RH@{P\+A\+C\+RH}}
\index{P\+A\+C\+RH@{P\+A\+C\+RH}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RH}{PACRH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RH}\hypertarget{struct_a_i_p_s___mem_map_af4ac7a20bb8f381f2f77e21ed14d5e91}{}\label{struct_a_i_p_s___mem_map_af4ac7a20bb8f381f2f77e21ed14d5e91}
Peripheral Access Control Register, offset\+: 0x4C 

Definition at line 601 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RI@{P\+A\+C\+RI}}
\index{P\+A\+C\+RI@{P\+A\+C\+RI}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RI}{PACRI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RI}\hypertarget{struct_a_i_p_s___mem_map_a75787ffd284dd47814093fbe8d28232d}{}\label{struct_a_i_p_s___mem_map_a75787ffd284dd47814093fbe8d28232d}
Peripheral Access Control Register, offset\+: 0x50 

Definition at line 602 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RJ@{P\+A\+C\+RJ}}
\index{P\+A\+C\+RJ@{P\+A\+C\+RJ}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RJ}{PACRJ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RJ}\hypertarget{struct_a_i_p_s___mem_map_aa8170562fdbb48e8ade84f0992479a98}{}\label{struct_a_i_p_s___mem_map_aa8170562fdbb48e8ade84f0992479a98}
Peripheral Access Control Register, offset\+: 0x54 

Definition at line 603 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RK@{P\+A\+C\+RK}}
\index{P\+A\+C\+RK@{P\+A\+C\+RK}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RK}{PACRK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RK}\hypertarget{struct_a_i_p_s___mem_map_a62015f5d8f85dd001390b0168aa7389f}{}\label{struct_a_i_p_s___mem_map_a62015f5d8f85dd001390b0168aa7389f}
Peripheral Access Control Register, offset\+: 0x58 

Definition at line 604 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RL@{P\+A\+C\+RL}}
\index{P\+A\+C\+RL@{P\+A\+C\+RL}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RL}{PACRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RL}\hypertarget{struct_a_i_p_s___mem_map_a564d95efed1747932b25675342cac085}{}\label{struct_a_i_p_s___mem_map_a564d95efed1747932b25675342cac085}
Peripheral Access Control Register, offset\+: 0x5C 

Definition at line 605 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RM@{P\+A\+C\+RM}}
\index{P\+A\+C\+RM@{P\+A\+C\+RM}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RM}{PACRM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RM}\hypertarget{struct_a_i_p_s___mem_map_a30e7ebe0ffb0e9d97cbfa85d65e17cbb}{}\label{struct_a_i_p_s___mem_map_a30e7ebe0ffb0e9d97cbfa85d65e17cbb}
Peripheral Access Control Register, offset\+: 0x60 

Definition at line 606 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RN@{P\+A\+C\+RN}}
\index{P\+A\+C\+RN@{P\+A\+C\+RN}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RN}{PACRN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RN}\hypertarget{struct_a_i_p_s___mem_map_a83bf08b950901b8f6d7ef2ceb960baa8}{}\label{struct_a_i_p_s___mem_map_a83bf08b950901b8f6d7ef2ceb960baa8}
Peripheral Access Control Register, offset\+: 0x64 

Definition at line 607 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RO@{P\+A\+C\+RO}}
\index{P\+A\+C\+RO@{P\+A\+C\+RO}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RO}{PACRO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RO}\hypertarget{struct_a_i_p_s___mem_map_a5892f2b025c43f875f1c88e3a8f6da30}{}\label{struct_a_i_p_s___mem_map_a5892f2b025c43f875f1c88e3a8f6da30}
Peripheral Access Control Register, offset\+: 0x68 

Definition at line 608 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+RP@{P\+A\+C\+RP}}
\index{P\+A\+C\+RP@{P\+A\+C\+RP}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+A\+C\+RP}{PACRP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+RP}\hypertarget{struct_a_i_p_s___mem_map_af6d96671be0c664042ec003595ac405e}{}\label{struct_a_i_p_s___mem_map_af6d96671be0c664042ec003595ac405e}
Peripheral Access Control Register, offset\+: 0x6C 

Definition at line 609 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_a_i_p_s___mem_map_a67a1289be7ee7d3975df7d7c831b8819}{}\label{struct_a_i_p_s___mem_map_a67a1289be7ee7d3975df7d7c831b8819}


Definition at line 592 of file M\+K20\+D7.\+h.

\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}\hypertarget{struct_a_i_p_s___mem_map_a2cfc1f79520a66cb581e575c8606fd3b}{}\label{struct_a_i_p_s___mem_map_a2cfc1f79520a66cb581e575c8606fd3b}


Definition at line 597 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
