/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [31:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [8:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_75z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_87z;
  wire [14:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_91z;
  wire [9:0] celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [43:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_1z ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_0_33z = celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_22z[3];
  assign celloutsig_0_38z = !(celloutsig_0_28z ? celloutsig_0_3z : celloutsig_0_0z);
  assign celloutsig_0_75z = !(celloutsig_0_72z ? celloutsig_0_7z[3] : celloutsig_0_10z[1]);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? celloutsig_1_5z[0] : celloutsig_1_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | in_data[86]) & celloutsig_0_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_5z) & celloutsig_0_2z[0]);
  assign celloutsig_0_72z = celloutsig_0_22z[5] | ~(celloutsig_0_34z);
  assign celloutsig_1_1z = celloutsig_1_0z[9] | ~(celloutsig_1_0z[9]);
  assign celloutsig_0_3z = in_data[44] | ~(celloutsig_0_0z);
  assign celloutsig_0_34z = ~(celloutsig_0_25z[6] ^ celloutsig_0_15z[3]);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_11z[14:4];
  assign celloutsig_0_4z = { in_data[75:70], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } & in_data[32:21];
  assign celloutsig_0_61z = in_data[29:21] & { celloutsig_0_21z, celloutsig_0_44z };
  assign celloutsig_1_11z = celloutsig_1_2z[22:7] & { celloutsig_1_9z[42:31], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_11z[24:18], celloutsig_0_10z, celloutsig_0_2z } & in_data[27:13];
  assign celloutsig_0_25z = { celloutsig_0_13z[7:4], celloutsig_0_19z } & celloutsig_0_14z[11:0];
  assign celloutsig_0_44z = { celloutsig_0_35z[6:4], celloutsig_0_38z, celloutsig_0_18z } == { celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] == in_data[105:101];
  assign celloutsig_0_9z = { celloutsig_0_8z[7], celloutsig_0_6z, celloutsig_0_2z } >= { in_data[61:58], celloutsig_0_1z };
  assign celloutsig_1_17z = ! celloutsig_1_16z;
  assign celloutsig_0_18z = ! { celloutsig_0_4z[3:0], celloutsig_0_3z };
  assign celloutsig_0_28z = ! _00_[4:1];
  assign celloutsig_0_7z = { in_data[14], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_87z = { celloutsig_0_58z[5:1], celloutsig_0_38z } % { 1'h1, celloutsig_0_40z[5:1] };
  assign celloutsig_0_40z = - { in_data[25:19], celloutsig_0_12z, celloutsig_0_33z };
  assign celloutsig_0_91z = - { celloutsig_0_75z, celloutsig_0_51z, celloutsig_0_87z };
  assign celloutsig_0_92z = - { celloutsig_0_91z[0], celloutsig_0_61z };
  assign celloutsig_1_2z = - in_data[146:116];
  assign celloutsig_1_12z = - celloutsig_1_9z[26:18];
  assign celloutsig_1_15z = - { celloutsig_1_0z[9], celloutsig_1_14z, celloutsig_1_8z };
  assign celloutsig_1_16z = - celloutsig_1_15z[5:0];
  assign celloutsig_0_11z = - { celloutsig_0_8z[13:0], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_14z = - { celloutsig_0_13z[7:2], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_15z = - celloutsig_0_11z[13:10];
  assign celloutsig_0_20z = - { celloutsig_0_8z[12:11], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_23z = - { celloutsig_0_8z[9:3], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_2z = ~ in_data[16:14];
  assign celloutsig_0_0z = & in_data[71:27];
  assign celloutsig_0_51z = & { celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_11z[13] & celloutsig_1_4z[0];
  assign celloutsig_0_16z = celloutsig_0_4z[4] & in_data[68];
  assign celloutsig_0_8z = in_data[33:19] << { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[127:117] <<< in_data[146:136];
  assign celloutsig_1_5z = { celloutsig_1_0z[8], celloutsig_1_1z, celloutsig_1_3z } <<< in_data[113:111];
  assign celloutsig_0_19z = { celloutsig_0_11z[23:18], celloutsig_0_18z, celloutsig_0_6z } <<< { in_data[49], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_58z = { celloutsig_0_13z[11:4], celloutsig_0_28z } >>> celloutsig_0_23z[17:9];
  assign celloutsig_1_14z = { celloutsig_1_12z[5], celloutsig_1_3z, celloutsig_1_4z } >>> celloutsig_1_9z[18:14];
  assign celloutsig_1_4z = celloutsig_1_2z[17:15] ^ celloutsig_1_2z[4:2];
  assign celloutsig_1_9z = { celloutsig_1_0z[7:2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z } ^ { in_data[187:175], celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_2z[20:16] ^ { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_0_21z = celloutsig_0_14z[15:8] ^ celloutsig_0_11z[15:8];
  assign celloutsig_0_22z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_12z } ^ celloutsig_0_20z[8:3];
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[83]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[96]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_10z = { celloutsig_0_8z[14:11], celloutsig_0_1z };
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_5z[0]) | (celloutsig_1_4z[2] & in_data[157]));
  assign { celloutsig_0_35z[5:0], celloutsig_0_35z[6] } = { celloutsig_0_22z, celloutsig_0_6z } ^ { celloutsig_0_4z[4:0], celloutsig_0_0z, celloutsig_0_4z[5] };
  assign celloutsig_0_35z[11:7] = 5'h00;
  assign { out_data[128], out_data[100:96], out_data[39:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
