module fulladder (a,b,cin,s,cout);
//port declarations
input a,b,cin;
output cout,s;

//port data types
wire a,b,cin;
reg cout,s;

//internal logic variables
reg a_s0;
reg b_s0;
reg c_s0;
reg ha0s_s0;
reg ha0c_s0;
reg ha0s_s1;
reg ha0s_s1;
reg c_s1;

endmodule