#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 14 18:57:36 2022
# Process ID: 5836
# Current directory: F:/11_github/tank_war
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19748 F:\11_github\tank_war\p_vga.xpr
# Log file: F:/11_github/tank_war/vivado.log
# Journal file: F:/11_github/tank_war\vivado.jou
# Running On: DESKTOP-7Q8KQ0A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17012 MB
#-----------------------------------------------------------
start_gui
open_project F:/11_github/tank_war/p_vga.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -no_script -reset -force -quiet
remove_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci
file delete -force F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1
file delete -force f:/11_github/tank_war/p_vga.gen/sources_1/ip/blk_mem_gen_03_1
export_ip_user_files -of_objects  [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -reset -force -quiet
remove_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci
file delete -force F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1
file delete -force f:/11_github/tank_war/p_vga.gen/sources_1/ip/blk_mem_gen_04_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_03
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_03} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {40003} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/3.coe}] [get_ips blk_mem_gen_03]
generate_target {instantiation_template} [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
generate_target all [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
export_ip_user_files -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_04
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_04} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {40003} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/4.coe}] [get_ips blk_mem_gen_04]
generate_target {instantiation_template} [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
generate_target all [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "F:/11_github/tank_war/p_vga.runs/impl_2/v1.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
set_property -dict [list CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/3.coe}] [get_ips blk_mem_gen_04]
generate_target all [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/4.coe}] [get_ips blk_mem_gen_04]
generate_target all [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open F:/11_github/tank_war/p_vga.srcs/sources_1/new/winner_decide_tank1.v w ]
add_files F:/11_github/tank_war/p_vga.srcs/sources_1/new/winner_decide_tank1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint true [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
generate_target all [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
launch_runs blk_mem_gen_04_synth_1 -jobs 6
wait_on_run blk_mem_gen_04_synth_1
wait_on_run blk_mem_gen_04_synth_1
export_simulation -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property generate_synth_checkpoint true [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
generate_target all [get_files  f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
export_ip_user_files -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
launch_runs blk_mem_gen_03_synth_1 -jobs 6
wait_on_run blk_mem_gen_03_synth_1
wait_on_run blk_mem_gen_03_synth_1
export_simulation -of_objects [get_files f:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 6
wait_on_run synth_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
reset_run synth_2
launch_runs synth_2 -jobs 6
wait_on_run synth_2
reset_run synth_2
launch_runs impl_2 -jobs 6
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/11_github/tank_war/p_vga.runs/impl_2/v1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "F:/11_github/tank_war/p_vga.runs/impl_2/v1.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
endgroup
