vendor_name = ModelSim
source_file = 1, /home/acsa_laa/Documentos/ARQ/QUEST_1.vhd
source_file = 1, /home/acsa_laa/Documentos/ARQ/Waveform.vwf
source_file = 1, QUEST_1.vwf
source_file = 1, /home/acsa_laa/Documentos/ARQ/QUEST_2.vhd
source_file = 1, /home/acsa_laa/Documentos/ARQ/Waveform1.vwf
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/acsa_laa/Documentos/ARQ/db/QUEST_1.cbx.xml
design_name = QUEST_1
instance = comp, \s~output\, s~output, QUEST_1, 1
instance = comp, \d~input\, d~input, QUEST_1, 1
instance = comp, \b~input\, b~input, QUEST_1, 1
instance = comp, \c~input\, c~input, QUEST_1, 1
instance = comp, \a~input\, a~input, QUEST_1, 1
instance = comp, \s~0\, s~0, QUEST_1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, QUEST_1, 1
