
*** Running vivado
    with args -log design_CPU_System_axi_timer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_CPU_System_axi_timer_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_CPU_System_axi_timer_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_axi_timer_0_0
Command: synth_design -top design_CPU_System_axi_timer_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10368
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.422 ; gain = 406.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_CPU_System_axi_timer_0_0' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/synth/design_CPU_System_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 1 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'd:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2088' bound to instance 'U0' of component 'axi_timer' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/synth/design_CPU_System_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-638] synthesizing module 'tc_core' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-638] synthesizing module 'counter_f' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'timer_control' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:921]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1074]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1910]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'design_CPU_System_axi_timer_0_0' (0#1) [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/synth/design_CPU_System_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[1] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[4] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[5] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[8] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[9] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[10] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[11] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[12] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[13] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[14] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[15] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[16] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[17] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[18] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_data[19] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[1] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[0] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[4] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[2] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[3] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[6] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[7] in module timer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[0] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[1] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[2] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[3] in module tc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_addr[4] in module tc_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.941 ; gain = 516.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.941 ; gain = 516.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.941 ; gain = 516.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1347.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0.xdc] for cell 'U0'
Parsing XDC File [D:/3/IO/IO.runs/design_CPU_System_axi_timer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/3/IO/IO.runs/design_CPU_System_axi_timer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1400.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  FDR => FDRE: 18 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1402.258 ; gain = 1.961
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/3/IO/IO.runs/design_CPU_System_axi_timer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 29    
+---Muxes : 
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |    44|
|4     |LUT3   |   104|
|5     |LUT4   |    38|
|6     |LUT5   |    19|
|7     |LUT6   |    24|
|8     |MUXCY  |    64|
|9     |FDR    |    12|
|10    |FDRE   |   163|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.258 ; gain = 516.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1402.258 ; gain = 570.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1402.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1402.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDR => FDRE: 12 instances

Synth Design complete, checksum: a821978e
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1402.258 ; gain = 966.574
INFO: [Common 17-1381] The checkpoint 'D:/3/IO/IO.runs/design_CPU_System_axi_timer_0_0_synth_1/design_CPU_System_axi_timer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_CPU_System_axi_timer_0_0, cache-ID = 24efbd8be057ce35
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/3/IO/IO.runs/design_CPU_System_axi_timer_0_0_synth_1/design_CPU_System_axi_timer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_CPU_System_axi_timer_0_0_utilization_synth.rpt -pb design_CPU_System_axi_timer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 14:24:33 2023...
