INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:54:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 init0/control/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer12/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.689ns (14.792%)  route 3.969ns (85.208%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2031, unset)         0.508     0.508    init0/control/clk
                         FDSE                                         r  init0/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  init0/control/fullReg_reg/Q
                         net (fo=37, unplaced)        0.576     1.310    init0/control/fullReg_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.429 f  init0/control/Head[2]_i_4__4/O
                         net (fo=2, unplaced)         0.716     2.145    init0/control/fullReg_reg_12
                         LUT6 (Prop_lut6_I3_O)        0.043     2.188 f  init0/control/transmitValue_i_2__48/O
                         net (fo=9, unplaced)         0.285     2.473    buffer37/transmitValue_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.516 f  buffer37/transmitValue_i_2__65/O
                         net (fo=5, unplaced)         0.272     2.788    buffer76/fifo/transmitValue_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043     2.831 f  buffer76/fifo/transmitValue_i_3__47/O
                         net (fo=7, unplaced)         0.279     3.110    init0/control/cmpi4_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     3.153 f  init0/control/transmitValue_i_2__31/O
                         net (fo=5, unplaced)         0.272     3.425    buffer44/fifo/Memory_reg[0][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.043     3.468 r  buffer44/fifo/transmitValue_i_8__0/O
                         net (fo=1, unplaced)         0.705     4.173    fork6/control/generateBlocks[5].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.216 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_2__16/O
                         net (fo=2, unplaced)         0.233     4.449    fork6/control/generateBlocks[5].regblock/transmitValue_i_2__16_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.492 f  fork6/control/generateBlocks[5].regblock/fullReg_i_3__16/O
                         net (fo=30, unplaced)        0.314     4.806    fork4/control/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     4.849 r  fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.166    buffer12/dataReg_reg[0]_1[0]
                         FDRE                                         r  buffer12/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2031, unset)         0.483     3.683    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.455    buffer12/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                 -1.711    




