{
  "constants": [
    {
      "name": "const_13",
      "operands": "1",
      "type": "bool"
    },
    {
      "name": "op_16",
      "operands": "8",
      "type": "i32"
    },
    {
      "name": "new_constant_1",
      "operands": "255",
      "type": "i32"
    },
    {
      "name": "op_10",
      "operands": "1",
      "type": "i32"
    },
    {
      "name": "op_7",
      "operands": "0",
      "type": "i32"
    },
    {
      "name": "op_6",
      "operands": "12",
      "type": "i32"
    },
    {
      "name": "op_5",
      "operands": "45",
      "type": "i32"
    }
  ],
  "level": "hec",
  "memory": [
    {
      "name": "mem_global_0",
      "size": 65536,
      "type": "i32"
    },
    {
      "name": "mem_global_1",
      "size": 65536,
      "type": "i32"
    },
    {
      "name": "mem_global_2",
      "size": 256,
      "type": "i32"
    },
    {
      "name": "mem_global_3",
      "size": 256,
      "type": "i32"
    },
    {
      "name": "mem_global_4",
      "size": 256,
      "type": "i32"
    }
  ],
  "modules": [
    {
      "args": [
        "go",
        "done"
      ],
      "init_state": "s0",
      "instances": [],
      "name": "main",
      "num_in": 1,
      "ret_types": [],
      "return_vals": [],
      "states": [
        {
          "ops": [
            {
              "dst": "r_main_0.reg",
              "op_type": "assign",
              "src": "const_13"
            },
            {
              "dst": "r_main_2.reg",
              "op_type": "assign",
              "src": "op_7"
            }
          ],
          "state": "s0",
          "transition": {
            "default": "s1",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "name": "comb_0",
              "op_type": "not",
              "operands": [
                "r_main_0.reg"
              ],
              "type": "bool"
            }
          ],
          "state": "s0_entry",
          "transition": {
            "default": "s1",
            "jump": [
              {
                "cond": "comb_0",
                "dest": "s14"
              }
            ]
          }
        },
        {
          "ops": [
            {
              "dst": "mem_global_2.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "dst": "mem_global_2.w_data",
              "op_type": "assign",
              "src": "op_7"
            },
            {
              "op_type": "enable",
              "port": "mem_global_2.w_en"
            },
            {
              "dst": "mem_global_4.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "dst": "mem_global_4.w_data",
              "op_type": "assign",
              "src": "op_7"
            },
            {
              "op_type": "enable",
              "port": "mem_global_4.w_en"
            },
            {
              "dst": "r_main_1.reg",
              "op_type": "assign",
              "src": "const_13"
            },
            {
              "dst": "r_main_3.reg",
              "op_type": "assign",
              "src": "op_7"
            }
          ],
          "state": "s1",
          "transition": {
            "default": "s3",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "name": "comb_1",
              "op_type": "not",
              "operands": [
                "r_main_1.reg"
              ],
              "type": "bool"
            }
          ],
          "state": "s2_entry",
          "transition": {
            "default": "s3",
            "jump": [
              {
                "cond": "comb_1",
                "dest": "s9"
              }
            ]
          }
        },
        {
          "ops": [
            {
              "name": "comb_2",
              "op_type": "shift_left",
              "operands": [
                "r_main_2.reg",
                "op_16"
              ],
              "type": "i32"
            },
            {
              "name": "comb_3",
              "op_type": "add",
              "operands": [
                "r_main_3.reg",
                "comb_2"
              ],
              "type": "i32"
            },
            {
              "dst": "mem_global_0.addr",
              "op_type": "assign",
              "src": "comb_3"
            },
            {
              "op_type": "enable",
              "port": "mem_global_0.r_en"
            },
            {
              "dst": "mem_global_2.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "op_type": "enable",
              "port": "mem_global_2.r_en"
            },
            {
              "name": "comb_4",
              "op_type": "shift_left",
              "operands": [
                "r_main_2.reg",
                "op_16"
              ],
              "type": "i32"
            },
            {
              "name": "comb_5",
              "op_type": "add",
              "operands": [
                "r_main_3.reg",
                "comb_4"
              ],
              "type": "i32"
            },
            {
              "dst": "mem_global_1.addr",
              "op_type": "assign",
              "src": "comb_5"
            },
            {
              "op_type": "enable",
              "port": "mem_global_1.r_en"
            },
            {
              "dst": "mem_global_3.addr",
              "op_type": "assign",
              "src": "r_main_3.reg"
            },
            {
              "op_type": "enable",
              "port": "mem_global_3.r_en"
            },
            {
              "dst": "mem_global_4.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "op_type": "enable",
              "port": "mem_global_4.r_en"
            }
          ],
          "state": "s3",
          "transition": {
            "default": "s4",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "dst": "r_main_6.reg",
              "op_type": "assign",
              "src": "mem_global_0.r_data"
            },
            {
              "dst": "r_main_7.reg",
              "op_type": "assign",
              "src": "mem_global_2.r_data"
            },
            {
              "dst": "r_main_12.reg",
              "op_type": "assign",
              "src": "mem_global_4.r_data"
            },
            {
              "dst": "mem_global_3.addr",
              "op_type": "assign",
              "src": "r_main_3.reg"
            },
            {
              "op_type": "enable",
              "port": "mem_global_3.r_en"
            },
            {
              "dst": "muli_main_0.operand0",
              "op_type": "assign",
              "src": "mem_global_1.r_data"
            },
            {
              "dst": "muli_main_0.operand1",
              "op_type": "assign",
              "src": "mem_global_3.r_data"
            }
          ],
          "state": "s4",
          "transition": {
            "default": "s5",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "dst": "muli_main_0.operand0",
              "op_type": "assign",
              "src": "r_main_6.reg"
            },
            {
              "dst": "muli_main_0.operand1",
              "op_type": "assign",
              "src": "mem_global_3.r_data"
            }
          ],
          "state": "s5",
          "transition": {
            "default": "s5_0",
            "jump": []
          }
        },
        {
          "ops": [],
          "state": "s5_0",
          "transition": {
            "default": "s6",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "name": "comb_6",
              "op_type": "add",
              "operands": [
                "muli_main_0.result",
                "r_main_12.reg"
              ],
              "type": "i32"
            },
            {
              "dst": "mem_global_4.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "dst": "mem_global_4.w_data",
              "op_type": "assign",
              "src": "comb_6"
            },
            {
              "op_type": "enable",
              "port": "mem_global_4.w_en"
            }
          ],
          "state": "s6",
          "transition": {
            "default": "s7",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "name": "comb_7",
              "op_type": "add",
              "operands": [
                "muli_main_0.result",
                "r_main_7.reg"
              ],
              "type": "i32"
            },
            {
              "dst": "mem_global_2.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "dst": "mem_global_2.w_data",
              "op_type": "assign",
              "src": "comb_7"
            },
            {
              "op_type": "enable",
              "port": "mem_global_2.w_en"
            }
          ],
          "state": "s7",
          "transition": {
            "default": "s8",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "name": "comb_8",
              "op_type": "add",
              "operands": [
                "r_main_3.reg",
                "op_10"
              ],
              "type": "i32"
            },
            {
              "dst": "r_main_3.reg",
              "op_type": "assign",
              "src": "comb_8"
            },
            {
              "name": "comb_9",
              "op_type": "cmp_sle",
              "operands": [
                "comb_8",
                "new_constant_1"
              ],
              "type": "bool"
            },
            {
              "dst": "r_main_1.reg",
              "op_type": "assign",
              "src": "comb_9"
            }
          ],
          "state": "s8",
          "transition": {
            "default": "s2_entry",
            "jump": []
          }
        },
        {
          "ops": [],
          "state": "s9",
          "transition": {
            "default": "s10",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "dst": "mem_global_2.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "op_type": "enable",
              "port": "mem_global_2.r_en"
            },
            {
              "dst": "mem_global_4.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "op_type": "enable",
              "port": "mem_global_4.r_en"
            }
          ],
          "state": "s10",
          "transition": {
            "default": "s11",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "dst": "r_main_3.reg",
              "op_type": "assign",
              "src": "mem_global_2.r_data"
            },
            {
              "dst": "muli_main_0.operand0",
              "op_type": "assign",
              "src": "mem_global_2.r_data"
            },
            {
              "dst": "muli_main_0.operand1",
              "op_type": "assign",
              "src": "op_6"
            },
            {
              "dst": "muli_main_1.operand0",
              "op_type": "assign",
              "src": "mem_global_4.r_data"
            },
            {
              "dst": "muli_main_1.operand1",
              "op_type": "assign",
              "src": "op_5"
            }
          ],
          "state": "s11",
          "transition": {
            "default": "s11_0",
            "jump": []
          }
        },
        {
          "ops": [],
          "state": "s11_0",
          "transition": {
            "default": "s11_1",
            "jump": []
          }
        },
        {
          "ops": [],
          "state": "s11_1",
          "transition": {
            "default": "s12",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "dst": "r_main_6.reg",
              "op_type": "assign",
              "src": "muli_main_1.result"
            },
            {
              "name": "comb_10",
              "op_type": "add",
              "operands": [
                "muli_main_0.result",
                "muli_main_1.result"
              ],
              "type": "i32"
            },
            {
              "dst": "r_main_3.reg",
              "op_type": "assign",
              "src": "comb_10"
            },
            {
              "dst": "mem_global_4.addr",
              "op_type": "assign",
              "src": "r_main_2.reg"
            },
            {
              "dst": "mem_global_4.w_data",
              "op_type": "assign",
              "src": "comb_10"
            },
            {
              "op_type": "enable",
              "port": "mem_global_4.w_en"
            }
          ],
          "state": "s12",
          "transition": {
            "default": "s13",
            "jump": []
          }
        },
        {
          "ops": [
            {
              "name": "comb_11",
              "op_type": "add",
              "operands": [
                "r_main_2.reg",
                "op_10"
              ],
              "type": "i32"
            },
            {
              "dst": "r_main_2.reg",
              "op_type": "assign",
              "src": "comb_11"
            },
            {
              "name": "comb_12",
              "op_type": "cmp_sle",
              "operands": [
                "comb_11",
                "new_constant_1"
              ],
              "type": "bool"
            },
            {
              "dst": "r_main_0.reg",
              "op_type": "assign",
              "src": "comb_12"
            }
          ],
          "state": "s13",
          "transition": {
            "default": "s0_entry",
            "jump": []
          }
        },
        {
          "ops": [],
          "state": "s14",
          "transition": {
            "default": "s15",
            "jump": []
          }
        },
        {
          "ops": [],
          "state": "s15",
          "transition": {
            "done": []
          }
        }
      ],
      "style": "STG",
      "types": [
        "bool",
        "bool"
      ],
      "units": [
        {
          "name": "muli_main_0",
          "op_type": "mul_integer",
          "types": [
            "i32",
            "i32",
            "i32"
          ]
        },
        {
          "name": "muli_main_1",
          "op_type": "mul_integer",
          "types": [
            "i32",
            "i32",
            "i32"
          ]
        },
        {
          "name": "r_main_0",
          "op_type": "register",
          "types": [
            "bool"
          ]
        },
        {
          "name": "r_main_2",
          "op_type": "register",
          "types": [
            "i32"
          ]
        },
        {
          "name": "r_main_1",
          "op_type": "register",
          "types": [
            "bool"
          ]
        },
        {
          "name": "r_main_3",
          "op_type": "register",
          "types": [
            "i32"
          ]
        },
        {
          "name": "r_main_6",
          "op_type": "register",
          "types": [
            "i32"
          ]
        },
        {
          "name": "r_main_7",
          "op_type": "register",
          "types": [
            "i32"
          ]
        },
        {
          "name": "r_main_12",
          "op_type": "register",
          "types": [
            "i32"
          ]
        }
      ]
    }
  ]
}
