Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9f2c3c789f054305a77d45458a2c0d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_melay_2s_complement_behav xil_defaultlib.test_melay_2s_complement xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/melay.v" Line 31. Module MSL_using_LFSR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/melay/melay.srcs/sources_1/new/melay.v" Line 1. Module melay_2s_complement doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSL_using_LFSR
Compiling module xil_defaultlib.melay_2s_complement
Compiling module xil_defaultlib.test_melay_2s_complement
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_melay_2s_complement_behav
