@W: CG104 :"/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv":14:64:14:64|Unsized number in concatenation is 32 bits
@W: CG104 :"/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv":13:74:13:74|Unsized number in concatenation is 32 bits
@W: CS141 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv":16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CD489 :"/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv":30:9:30:9|Newline in quoted string
@W: CD489 :"/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv":30:9:30:9|Newline in quoted string
@W: CG1250 :"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv":794:13:794:34|Ignoring property block
@W: CG1250 :"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv":814:13:814:34|Ignoring property block
@W: CG104 :"/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv":14:64:14:64|Unsized number in concatenation is 32 bits
@W: CG104 :"/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv":13:74:13:74|Unsized number in concatenation is 32 bits
@W: CS141 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv":16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CD489 :"/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv":30:9:30:9|Newline in quoted string
@W: CD489 :"/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv":30:9:30:9|Newline in quoted string
@W: CG1250 :"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv":794:13:794:34|Ignoring property block
@W: CG1250 :"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv":814:13:814:34|Ignoring property block
@W: CG390 :"/home/anonymous/code/cva6/core/instr_realign.sv":112:22:112:49|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv":41:8:41:17|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG146 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv":16:7:16:12|Creating black box for empty module unread
@W: CG133 :"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv":41:8:41:17|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_n[0].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_n[0].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_n[0].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_n[1].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_n[1].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_n[1].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_n[2].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_n[2].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_n[2].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_n[3].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_n[3].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_n[3].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_q[0].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_q[0].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_q[0].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_q[1].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_q[1].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_q[1].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_q[2].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_q[2].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_q[2].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":95:37:95:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":96:37:96:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":97:37:97:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":98:37:98:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":99:37:99:45|Object mem_q[3].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":100:37:100:44|Object mem_q[3].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/instr_queue.sv":101:37:101:42|Object mem_q[3].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[127][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[127][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[126][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[126][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[125][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[125][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[124][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[124][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[123][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[123][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[122][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[122][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[121][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[121][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[120][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[120][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[119][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[119][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[118][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[118][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[117][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[117][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[116][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[116][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[115][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[115][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[114][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[114][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[113][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[113][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[112][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[112][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[111][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[111][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[110][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[110][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[109][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[109][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[108][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[108][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":54:16:54:20|Object bht_d[107][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/anonymous/code/cva6/core/frontend/bht.sv":55:16:55:33|Object bht_d[107][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gpaddr_q[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_gva_q to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Optimizing register bit icache_tinst_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Pruning unused register icache_tinst_q[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Pruning unused register icache_gpaddr_q[33:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":417:2:417:10|Pruning unused register icache_gva_q. Make sure that there are no unused intermediate registers.
@W: CG390 :"/home/anonymous/code/cva6/core/decoder.sv":1472:7:1472:24|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/decoder.sv":1548:93:1548:108|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/decoder.sv":1550:103:1550:118|Repeat multiplier in concatenation evaluates to 0
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[0].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[1].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[2].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[3].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[0].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[1].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[2].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[3].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CG390 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":557:11:557:38|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":117:2:117:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":88:2:88:10|Pruning unused register mem_block_sel_q[31]. Make sure that there are no unused intermediate registers.
@W: CL207 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":578:2:578:10|All reachable assignments to fpu_valid_q[0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":578:2:578:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":578:2:578:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":578:2:578:10|All reachable assignments to alu2_valid_q[0] assign 0, register removed by optimization.
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":274:33:274:50|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":278:21:278:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":301:18:301:33|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":301:102:301:117|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":302:18:302:33|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":302:102:302:117|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":306:29:306:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":307:36:307:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/alu.sv":349:23:349:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/branch_unit.sv":114:34:114:61|Repeat multiplier in concatenation evaluates to 0
@W: CG134 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv":59:29:59:37|No assignment to bit 31 of sel_nodes
@W: CL169 :"/home/anonymous/code/cva6/core/mult.sv":152:2:152:10|Pruning unused register word_op_q. Make sure that there are no unused intermediate registers.
@W: CG879 :"/home/anonymous/code/cva6/core/store_unit.sv":92:17:92:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"/home/anonymous/code/cva6/core/store_unit.sv":93:17:93:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv":130:2:130:10|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv":130:2:130:10|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv":130:2:130:10|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv":130:2:130:10|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CG390 :"/home/anonymous/code/cva6/core/load_unit.sv":514:19:514:36|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/load_unit.sv":524:27:524:44|Repeat multiplier in concatenation evaluates to 0
@W: CG134 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv":59:29:59:37|No assignment to bit 1 of sel_nodes
@W: CG390 :"/home/anonymous/code/cva6/core/load_store_unit.sv":587:42:587:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/load_store_unit.sv":599:42:599:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/load_store_unit.sv":617:42:617:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/load_store_unit.sv":628:42:628:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/load_store_unit.sv":646:42:646:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/load_store_unit.sv":657:42:657:69|Repeat multiplier in concatenation evaluates to 0
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register tags_q[0].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register tags_q[1].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register tags_q[0].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register tags_q[1].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[0].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning unused register content_q[1].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":387:2:387:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG134 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv":59:29:59:37|No assignment to bit 1 of sel_nodes
@W: CL113 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Feedback mux created for signal tlb_update_vmid_q[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|All reachable assignments to tlb_update_vmid_q[0] assign 0, register removed by optimization
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Optimizing register bit i_req_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":342:2:342:10|Pruning register bits 31 to 1 of i_req_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG134 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv":59:29:59:37|No assignment to bit 63 of sel_nodes
@W: CS263 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":246:21:246:29|Port-width mismatch for port conf_addr_i. The port definition is 64 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":247:21:247:28|Port-width mismatch for port conf_i. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CL113 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|Feedback mux created for signal tlb_update_vmid_q[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|All reachable assignments to tlb_update_vmid_q[0] assign 0, register removed by optimization
@W: CL279 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":617:2:617:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":616:17:616:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":628:17:628:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":641:17:641:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":656:17:656:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":669:17:669:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":682:17:682:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":709:19:709:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":721:19:721:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":735:19:735:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":747:19:747:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":766:17:766:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":774:17:774:44|Repeat multiplier in concatenation evaluates to 0
@W: CS263 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":511:21:511:29|Port-width mismatch for port conf_addr_i. The port definition is 64 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":512:21:512:28|Port-width mismatch for port conf_i. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":823:21:823:29|Port-width mismatch for port conf_addr_i. The port definition is 64 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":824:21:824:28|Port-width mismatch for port conf_i. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":831:2:831:10|Pruning unused register lsu_gpaddr_q[33:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":831:2:831:10|Pruning unused register dtlb_pte_q.v. Make sure that there are no unused intermediate registers.
@W: CG390 :"/home/anonymous/code/cva6/core/ex_stage.sv":354:23:354:50|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":365:43:365:60|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":550:44:550:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":551:42:551:59|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":939:18:939:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1189:42:1189:59|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1290:29:1290:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1304:25:1304:42|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1457:44:1457:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1468:38:1468:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1844:24:1844:51|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1862:21:1862:48|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1884:73:1884:91|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1886:24:1886:56|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1900:19:1900:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1930:71:1930:89|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1931:23:1931:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1984:18:1984:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1993:18:1993:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2010:13:2010:40|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2015:20:2015:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2018:20:2018:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2022:13:2022:40|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2238:21:2238:45|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :"/home/anonymous/code/cva6/core/csr_regfile.sv":778:33:778:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"/home/anonymous/code/cva6/core/csr_regfile.sv":852:33:852:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1636:33:1636:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1711:33:1711:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[63].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[63].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[63].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[63].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[63].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[63].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[62].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[62].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[62].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[62].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[62].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[62].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[61].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[61].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[61].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[61].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[61].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[61].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[60].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[60].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[60].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[60].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[60].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[60].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[59].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[59].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[59].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[59].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[59].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[59].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[58].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[58].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[58].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[58].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[58].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[58].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[57].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[57].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[57].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[57].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[57].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[57].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[56].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[56].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[56].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[56].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[56].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[56].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[55].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[55].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[55].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[55].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[55].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[55].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[54].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[54].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[54].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[54].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[54].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[54].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[53].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[53].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[53].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[53].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[53].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[53].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[52].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[52].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[52].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[52].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[52].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[52].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[51].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[51].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[51].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[51].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[51].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[51].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[50].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[50].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[50].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[50].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[50].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[50].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[49].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[49].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[49].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[49].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[49].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[49].access_type.r assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[48].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[48].locked assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[48].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[48].access_type.x assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[48].access_type.w assign 0, register removed by optimization.
@W: CL207 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|All reachable assignments to pmpcfg_q[48].access_type.r assign 0, register removed by optimization.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":507:2:507:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG134 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv":59:29:59:37|No assignment to bit 3 of sel_nodes
@W: CG390 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv":59:31:59:43|Repeat multiplier in concatenation evaluates to 0
@W: CG1340 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":292:75:292:105|Index into variable amo_rtrn_mux could be out of range ; a simulation mismatch is possible.
@W: CG134 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv":59:29:59:37|No assignment to bit 3 of sel_nodes
@W: CL208 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL271 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":355:2:355:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":247:21:247:24|Sharing sequential element axi_rd_req and merging axi_rd_lock. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL260 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":633:2:633:10|Pruning register bit 2 of dcache_rtrn_type_q[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv":56:24:56:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/axi_shim.sv":51:60:51:68|Input port bits 127 to 64 of wr_data_i[127:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/axi_shim.sv":52:60:52:68|Input port bits 63 to 32 of wr_user_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/axi_shim.sv":53:64:53:70|Input port bits 15 to 8 of wr_be_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/axi_shim.sv":66:20:66:29|Input port bits 135 to 104 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/axi_shim.sv":66:20:66:29|Input port bits 31 to 0 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":30:25:30:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":30:25:30:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":30:25:30:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":30:25:30:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv":46:41:46:51|Input port bits 326 to 218 of req_ports_i[435:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":44:64:44:71|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":44:64:44:71|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":44:64:44:71|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":44:64:44:71|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":60:53:60:63|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":70:50:70:57|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":76:52:76:65|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":76:52:76:65|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":76:52:76:65|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":76:52:76:65|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":69:25:69:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":69:25:69:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":69:25:69:34|Input port bit 9 of req_port_i[108:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":69:25:69:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":39:20:39:28|Input port bits 127 to 98 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":39:20:39:28|Input port bits 63 to 32 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":58:64:58:73|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":58:64:58:73|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":58:64:58:73|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":58:64:58:73|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":73:24:73:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":52:25:52:30|Input port bits 143 to 132 of areq_i[166:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":55:25:55:30|Input port bit 32 of dreq_i[35:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":59:25:59:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv":59:25:59:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv":41:57:41:70|Input port bits 236 to 231 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv":41:57:41:70|Input port bits 174 to 0 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv":43:22:43:32|Input port bits 99 to 1 of ex_commit_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv":46:67:46:76|Input port bit 118 of lsu_ctrl_i[118:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv":46:67:46:76|Input port bits 85 to 18 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv":46:67:46:76|Input port bits 9 to 2 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/controller.sv":63:23:63:39|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/controller.sv":63:23:63:39|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_regfile.sv":38:57:38:70|Input port bits 236 to 235 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_regfile.sv":38:57:38:70|Input port bits 230 to 37 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_regfile.sv":38:57:38:70|Input port bits 3 to 0 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_regfile.sv":47:22:47:25|Input port bits 67 to 1 of ex_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/commit_stage.sv":38:57:38:70|Input port bits 222 to 213 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/commit_stage.sv":38:57:38:70|Input port bits 174 to 172 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/commit_stage.sv":38:57:38:70|Input port bits 39 to 1 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/commit_stage.sv":54:21:54:30|Input port bits 63 to 32 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/commit_stage.sv":64:22:64:36|Input port bits 99 to 68 of csr_exception_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/ex_stage.sv":45:61:45:76|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":54:26:54:35|Input port bit 64 of req_port_i[66:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv":54:26:54:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/pmp/src/pmp.sv":26:44:26:54|Input port bits 63 to 32 of conf_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/pmp/src/pmp.sv":27:41:27:46|Input port bits 15 to 8 of conf_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/pmp/src/pmp.sv":27:41:27:46|Input port bits 6 to 5 of conf_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":74:28:74:46|Input port bits 84 to 74 of shared_tlb_update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv":74:28:74:46|Input port bits 41 to 0 of shared_tlb_update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":42:28:42:35|Input port bit 85 of update_i[108:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":42:28:42:35|Input port bits 41 to 0 of update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":47:35:47:44|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":42:28:42:35|Input port bit 85 of update_i[108:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":42:28:42:35|Input port bits 41 to 0 of update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv":47:35:47:44|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/load_unit.sv":39:21:39:30|Input port bit 118 of lsu_ctrl_i[118:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/load_unit.sv":39:21:39:30|Input port bits 85 to 18 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/load_unit.sv":39:21:39:30|Input port bits 13 to 10 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/load_unit.sv":61:35:61:41|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/load_unit.sv":63:22:63:25|Input port bits 67 to 1 of ex_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/load_unit.sv":77:25:77:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/amo_buffer.sv":32:33:32:42|Input port bits 63 to 0 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/store_unit.sv":40:21:40:30|Input port bit 118 of lsu_ctrl_i[118:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/store_unit.sv":40:21:40:30|Input port bits 85 to 50 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/store_unit.sv":40:21:40:30|Input port bits 13 to 10 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/store_buffer.sv":32:25:32:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/store_buffer.sv":50:26:50:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/mult.sv":16:49:16:57|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/mult.sv":16:49:16:57|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_buffer.sv":30:20:30:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_buffer.sv":30:20:30:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/csr_buffer.sv":30:20:30:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/branch_unit.sv":31:20:31:28|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/branch_unit.sv":31:20:31:28|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/branch_unit.sv":31:20:31:28|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/alu.sv":33:20:33:28|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/alu.sv":33:20:33:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":40:56:40:68|Input port bit 175 of issue_instr_i[268:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":40:56:40:68|Input port bits 171 to 41 of issue_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":40:56:40:68|Input port bits 3 to 0 of issue_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/scoreboard.sv":72:63:72:77|Input port bits 236 to 235 of decoded_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/scoreboard.sv":91:23:91:39|Input port bits 69 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/scoreboard.sv":91:23:91:39|Input port bits 4 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":56:22:56:26|Input port bit 0 of irq_i[1:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bits 129 to 110 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 108 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 106 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 104 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 102 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 100 of irq_ctrl_i[129:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bits 98 to 78 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 76 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 74 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 72 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 70 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 68 of irq_ctrl_i[129:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bits 66 to 46 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 44 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 42 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 40 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 38 of irq_ctrl_i[129:0] is unused
@W: CL247 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bit 36 of irq_ctrl_i[129:0] is unused
@W: CL246 :"/home/anonymous/code/cva6/core/decoder.sv":58:21:58:30|Input port bits 34 to 2 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/bht.sv":35:35:35:39|Input port bits 31 to 9 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/bht.sv":35:35:35:39|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/bht.sv":37:23:37:34|Input port bits 32 to 10 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/bht.sv":37:23:37:34|Input port bits 2 to 1 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/btb.sv":43:35:43:39|Input port bits 31 to 7 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/btb.sv":43:35:43:39|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/btb.sv":45:23:45:34|Input port bits 63 to 39 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/btb.sv":45:23:45:34|Input port bits 33 to 32 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":60:24:60:36|Input port bits 195 to 164 of icache_dreq_i[229:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/anonymous/code/cva6/core/frontend/frontend.sv":60:24:60:36|Input port bits 99 to 0 of icache_dreq_i[229:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"/home/anonymous/code/cva6/core/instr_realign.sv":347:2:347:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

