#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 20 10:52:44 2024
# Process ID: 6224
# Current directory: E:/FYP/FPGA_XILINX/Convert_Code_To_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9468 E:\FYP\FPGA_XILINX\Convert_Code_To_IP\Convert_Code_To_IP.xpr
# Log file: E:/FYP/FPGA_XILINX/Convert_Code_To_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX/Convert_Code_To_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 823.273 ; gain = 91.301
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Full_Add_My_IP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 943.562 ; gain = 96.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Full_Add_My_IP' [E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v:12]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Full_Add_My_IP' (2#1) [E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.098 ; gain = 152.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.098 ; gain = 152.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.098 ; gain = 152.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1311.293 ; gain = 464.723
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1311.293 ; gain = 464.723
launch_runs synth_1 -jobs 8
[Tue Aug 20 11:10:32 2024] Launched synth_1...
Run output will be captured here: E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 8
WARNING: [Constraints 18-5210] No constraint will be written out.
[Tue Aug 20 11:12:23 2024] Launched impl_1...
Run output will be captured here: E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1794.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1794.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
ipx::open_ipxact_file {E:\FYP\FPGA_XILINX\Convert_Code_To_IP\Convert_Code_To_IP.srcs\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'e:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'e:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'e:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'e:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'e:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'e:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sim_1/new/Full_Add_My_IP_Tb.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'e:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sim_1/new/Full_Add_My_IP_Tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
create_bd_design "design_1"
Wrote  : <E:/FYP/FPGA_XILINX/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.957 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Full_Add_My_IP:1.0 Full_Add_My_IP_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {0.5 -73 -3} [get_bd_cells c_counter_binary_0]
startgroup
make_bd_pins_external  [get_bd_cells c_counter_binary_0]
make_bd_intf_pins_external  [get_bd_cells c_counter_binary_0]
INFO: [BD 5-409] No interface pins to be made external for /c_counter_binary_0
endgroup
close_bd_design [get_bd_designs design_1]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 12:19:26 2024...
