Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=resnet_18_fst MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 Resnet18FstManager \
	DFEModel=MAIA maxFileName=Resnet18Fst target='DFE' enableMPCX=false \
	FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt 
]0; maxJavaRun: Resnet18FstManager DFEModel=MAIA maxFileName=Resnet18Fst target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : resnet_18_fst
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : resnet_18_fst.Resnet18FstManager
Class arguments     : DFEModel=MAIA maxFileName=Resnet18Fst target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Tue 12:32: MaxCompiler version: 2021.1
Tue 12:32: Build "Resnet18Fst" start time: Tue Dec 21 12:32:25 GMT 2021
Tue 12:32: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Tue 12:32: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300
Tue 12:32: Detailed build log available in "_build.log"
Tue 12:32: 
Tue 12:32: ENGINE BUILD PARAMETERS
Tue 12:32: 	              Build name: Resnet18Fst_MAIA_DFE_FREQ_300                                                                         
Tue 12:32: 	             maxFileName: Resnet18Fst                                                                                           
Tue 12:32: 	                  target: DFE                                                                                                   
Tue 12:32: 	                DFEModel: MAIA                                                                                                  
Tue 12:32: 	              enableMPCX: false                                                                                                 
Tue 12:32: 	                bitWidth: 32                                                                                                    
Tue 12:32: 	                     WBW: 32                                                                                                    
Tue 12:32: 	                   DTYPE: fixed                                                                                                 
Tue 12:32: 	           NUM_FRAC_BITS: 8                                                                                                     
Tue 12:32: 	                      PF: 1                                                                                                     
Tue 12:32: 	                      PC: 1                                                                                                     
Tue 12:32: 	                      PK: 1                                                                                                     
Tue 12:32: 	                       H: 1                                                                                                     
Tue 12:32: 	                       W: 1                                                                                                     
Tue 12:32: 	                       C: 1                                                                                                     
Tue 12:32: 	                       F: 1                                                                                                     
Tue 12:32: 	                       K: 1                                                                                                     
Tue 12:32: 	                     PAD: 0                                                                                                     
Tue 12:32: 	                       S: 1                                                                                                     
Tue 12:32: 	                     SEQ: 0                                                                                                     
Tue 12:32: 	                    FREQ: 300                                                                                                   
Tue 12:32: 	                USE_DRAM: false                                                                                                 
Tue 12:32: 	                 USE_BNN: false                                                                                                 
Tue 12:32: 	            USE_WINOGRAD: false                                                                                                 
Tue 12:32: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                 
Tue 12:32: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                     
Tue 12:32: 	                   DEBUG: false                                                                                                 
Tue 12:32: 	           COEFF_ON_CHIP: false                                                                                                 
Tue 12:32: 	              INIT_COEFF: false                                                                                                 
Tue 12:32: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt
Tue 12:34: Generating kernel conv0 ...
Tue 12:34: Instantiating kernel "conv0"
Tue 12:34: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: coeffOnChip = true
Tue 12:34: Input height = 112, output height = 112, pad = 1
Tue 12:34: Counter H = 114 W = 114
Tue 12:34: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 12:34: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 12:34: Read for key = conv0
Tue 12:34: Ifmap buffer configuration 65536 x 1
Tue 12:34: loop = false
Tue 12:34: Building line buffer for "conv0" ...
Tue 12:34: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Tue 12:34: Line buffer input vector size: 1, output vector size: 9.
Tue 12:34: Number of separated line buffers: 1
Tue 12:34: Initialising line buffer kernel with 3 x 114 x 1
Tue 12:34: Size of line buffer output: 3
Tue 12:34: Number of line buffer output chunks: 3
Tue 12:34: Connecting outputs from chunk (#000) ...
Tue 12:34: Connecting outputs from chunk (#001) ...
Tue 12:34: Connecting outputs from chunk (#002) ...
Tue 12:34: Building the CORE arithmetic unit for "conv0" ...
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: CORE ifmap vector size: 9
Tue 12:34: CORE coefficient vector size: 9
Tue 12:34: CORE ofmap vector size: 1
Tue 12:34: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Tue 12:34: Connecting to output: ofmap
Tue 12:34: Connecting to output: ofmap_1
Tue 12:34: Compiling kernel "conv0"
Tue 12:34: 
Tue 12:34: Generating kernel conv1 ...
Tue 12:34: Instantiating kernel "conv1"
Tue 12:34: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: coeffOnChip = true
Tue 12:34: Input height = 56, output height = 56, pad = 1
Tue 12:34: Counter H = 58 W = 58
Tue 12:34: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 12:34: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 12:34: Read for key = conv1
Tue 12:34: Ifmap buffer configuration 4096 x 1
Tue 12:34: loop = false
Tue 12:34: Building line buffer for "conv1" ...
Tue 12:34: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Tue 12:34: Line buffer input vector size: 1, output vector size: 9.
Tue 12:34: Number of separated line buffers: 1
Tue 12:34: Initialising line buffer kernel with 3 x 58 x 1
Tue 12:34: Size of line buffer output: 3
Tue 12:34: Number of line buffer output chunks: 3
Tue 12:34: Connecting outputs from chunk (#000) ...
Tue 12:34: Connecting outputs from chunk (#001) ...
Tue 12:34: Connecting outputs from chunk (#002) ...
Tue 12:34: Building the CORE arithmetic unit for "conv1" ...
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: CORE ifmap vector size: 9
Tue 12:34: CORE coefficient vector size: 9
Tue 12:34: CORE ofmap vector size: 1
Tue 12:34: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Tue 12:34: Connecting to output: ofmap
Tue 12:34: Compiling kernel "conv1"
Tue 12:34: 
Tue 12:34: Generating kernel conv2 ...
Tue 12:34: Instantiating kernel "conv2"
Tue 12:34: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: coeffOnChip = true
Tue 12:34: Input height = 56, output height = 56, pad = 1
Tue 12:34: Counter H = 58 W = 58
Tue 12:34: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 12:34: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 12:34: Read for key = conv2
Tue 12:34: Ifmap buffer configuration 262144 x 1
Tue 12:34: loop = false
Tue 12:34: Building line buffer for "conv2" ...
Tue 12:34: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Tue 12:34: Line buffer input vector size: 1, output vector size: 9.
Tue 12:34: Number of separated line buffers: 1
Tue 12:34: Initialising line buffer kernel with 3 x 58 x 1
Tue 12:34: Size of line buffer output: 3
Tue 12:34: Number of line buffer output chunks: 3
Tue 12:34: Connecting outputs from chunk (#000) ...
Tue 12:34: Connecting outputs from chunk (#001) ...
Tue 12:34: Connecting outputs from chunk (#002) ...
Tue 12:34: Building the CORE arithmetic unit for "conv2" ...
Tue 12:34: WT = dfeFix(2, 0, UNSIGNED)
Tue 12:34: CORE ifmap vector size: 9
Tue 12:34: CORE coefficient vector size: 9
Tue 12:34: CORE ofmap vector size: 1
Tue 12:34: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Tue 12:34: Connecting residual: conv0_1
Tue 12:34: Connecting to output: ofmap
Tue 12:34: Compiling kernel "conv2"
Tue 12:34: 
Tue 12:34: Generating padding kernels for DRAM access
Tue 12:34: Instantiating kernel "ifmap_unpad"
Tue 12:34: Compiling kernel "ifmap_unpad"
Tue 12:34: 
Tue 12:34: Instantiating kernel "ofmap_pad"
Tue 12:34: Compiling kernel "ofmap_pad"
Tue 12:34: 
Tue 12:34: Setting up stream connections for conv0
Tue 12:34: Setting up stream connections for conv1
Tue 12:34: Setting up stream connections for conv2
Tue 12:34: FIFO depth: 262144
Tue 12:34: DRAM will be used to build the design
Tue 12:34: Setup streams for kernel "conv0"
Tue 12:34: # cycles:       2495232
Tue 12:34: # ifmap stream: 37632
Tue 12:34: # coeff stream: 1728
Tue 12:34: # ofmap stream: 200704
Tue 12:34: coeff vec size: 9
Tue 12:34: coeff stream bit width: 72
Tue 12:34: coeff stream chunk size: 9
Tue 12:34: Setup streams for kernel "conv1"
Tue 12:34: # cycles:       13778944
Tue 12:34: # ifmap stream: 200704
Tue 12:34: # coeff stream: 36864
Tue 12:34: # ofmap stream: 200704
Tue 12:34: coeff vec size: 9
Tue 12:34: coeff stream bit width: 72
Tue 12:34: coeff stream chunk size: 9
Tue 12:34: Setup streams for kernel "conv2"
Tue 12:34: # cycles:       13778944
Tue 12:34: # ifmap stream: 200704
Tue 12:34: # coeff stream: 36864
Tue 12:34: # ofmap stream: 200704
Tue 12:34: coeff vec size: 9
Tue 12:34: coeff stream bit width: 72
Tue 12:34: coeff stream chunk size: 9
Tue 12:34: Generating input files (VHDL, netlists, vendor specific IP cores)
Tue 14:48: Running back-end  build (15 phases)
Tue 14:48: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Tue 14:48: (2/15) - Synthesize DFE Modules (VivadoSynth)
Tue 14:48: Executing Synthesis Strategy VIVADO_DEFAULT
Tue 15:04: (3/15) - Generate Resource Report (VivadoResourceUsage)
Tue 15:04: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Tue 15:05: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Tue 15:05: 
Tue 15:05: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Tue 15:05: For this compile, we estimate this process may take longer than 1 hour.
Tue 15:05: We recommend running in simulation to verify correctness before building hardware.
Tue 15:05: 
Tue 15:05: PRELIMINARY RESOURCE USAGE
Tue 15:05: FPGA: xcVU9P-FLGB2104-2-E
Tue 15:05: Logic utilization:      221663 / 3546720 (6.25%)
Tue 15:05:   LUTs:                  87691 / 1182240 (7.42%)
Tue 15:05:   Primary FFs:          133972 / 2364480 (5.67%)
Tue 15:05: DSP blocks:                  9 / 6840    (0.13%)
Tue 15:05: Block memory (BRAM18):     745 / 4320    (17.25%)
Tue 15:05: Block memory (URAM):        74 / 960     (7.71%)
Tue 15:05: 
Tue 15:05: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Tue 15:05: 
Tue 15:05: PRELIMINARY POWER REPORT
Tue 15:05: Total On-Chip Power (W) 9.97 (budget: 91.80) 
Tue 15:05: Dynamic Power (W)       7.30 
Tue 15:05: Device Static Power(W)  2.67 
Tue 15:05: 
Tue 15:05: (7/15) - Place DFE (VivadoImplementation)
Tue 15:05: Executing the following 5 Implementation Strategies in 5 threads:
Tue 15:05:  - VIVADO_DEFAULT
Tue 15:05:  - MAXELER1
Tue 15:05:  - MAXELER2
Tue 15:05:  - MAXELER3
Tue 15:05:  - MAXELER4
