# EX-5-Simulation-of-DAC-R-2R-LADDER-NETWORK-USING-LTSPICE
## 5.SIMULATION OF DAC CONVERTER ( R-2R NETWORK)  USING LT- SPICE
            
**DATE:**  


## AIM  : To simulate the performance of R-2R  circuits using LT- SPICE                

---

## PROCEDURE:
1.Double click on LT- SPICE  icon
2.New schematic window open
3.Pick and paste the required component from the library and draw the circuit diagram .
4.Complete the connection.
5.Save the file by giving file name.
6.Click on the run option ->click advanced open ->select Ac analysis->enter the amplitude-> time delay stop time value.
7.Click on the run option ->simulationwindow opens->place the probe ->output graph is obtained
---

## CIRCUIT DIAGRAM

![WhatsApp Image 2025-11-29 at 10 55 51_7dbe28ae](https://github.com/user-attachments/assets/9dc9501f-db51-42a4-94c4-da82611cfd58)


---
## Design
![Uploading WhatsApp Image 2025-11-29 at 10.56.12_eb8b1b27.jpgâ€¦]()


---
## OUT PUT WAVEFORM AND DISCUSSION 
<img width="1280" height="720" alt="image" src="https://github.com/user-attachments/assets/372a2990-5cea-4535-bf54-198fb7c9b656" />


---
##RESULT:
![WhatsApp Image 2025-11-29 at 10 56 26_d73ca11f](https://github.com/user-attachments/assets/cc1901a2-3b83-42d6-a215-f9756b4fcec7)
---
