library (uart) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1kohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 20;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_upper_threshold_pct_fall : 80;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : -40.0;
  nom_voltage                    : 1.95;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00050,  0.00133,  0.00352,  0.00935,  0.02482,  0.06588,  0.17488");
  }
  type ("DATA_IN_Tx") {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0;
  }
  type ("DATA_OUT_Rx") {
    base_type : array;
    data_type : bit;
    bit_width : 10;
    bit_from : 9;
    bit_to : 0;
  }
  type ("bitrate") {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0;
  }

  cell ("uart") {
    area : 3469.574 
    is_macro_cell : true;
    pin("DATA_IN_Rx") {
      direction : input;
      capacitance : 0.0027;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.10029");
	}
	fall_constraint(scalar) {
          values("-0.09880");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.20275");
	}
	fall_constraint(scalar) {
          values("0.39835");
	}
      }
    }
    pin("DATA_OUT_Tx") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("EN") {
      direction : input;
      capacitance : 0.0030;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.16402");
	}
	fall_constraint(scalar) {
          values("-0.13707");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.59552");
	}
	fall_constraint(scalar) {
          values("0.58359");
	}
      }
    }
    pin("IRQ_Rx") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44461,0.44993,0.46313,0.49744,0.58853,0.82949,1.47751");
	}
	rise_transition(template_1) {
          values("0.01513,0.02160,0.03972,0.08926,0.22227,0.57488,1.50161");
	}
	cell_fall(template_1) {
          values("0.46950,0.47330,0.48151,0.49980,0.54449,0.66223,0.97607");
	}
	fall_transition(template_1) {
          values("0.01067,0.01388,0.02188,0.04232,0.09899,0.25260,0.66106");
	}
      }
    }
    pin("IRQ_Tx") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("RST") {
      direction : input;
      capacitance : 0.0102;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("0.26296");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("-0.12501");
	}
      }
    }
    pin("UART_AVAIL") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.49365,0.49885,0.51205,0.54634,0.63656,0.87805,1.51899");
	}
	rise_transition(template_1) {
          values("0.01420,0.02093,0.03946,0.08920,0.22243,0.57314,1.50940");
	}
	cell_fall(template_1) {
          values("0.51804,0.52185,0.53009,0.54833,0.59296,0.71073,1.02344");
	}
	fall_transition(template_1) {
          values("0.01044,0.01374,0.02167,0.04222,0.09922,0.25275,0.66248");
	}
      }
    }
    pin("UART_BITS") {
      direction : input;
      capacitance : 0.0032;
    }
    pin("UART_PARITY") {
      direction : input;
      capacitance : 0.0033;
    }
    pin("UART_WRITE") {
      direction : input;
      capacitance : 0.0027;
    }
    pin("clk_CPU") {
      direction : input;
      clock : true;
      capacitance : 0.0163;
      timing() {
        timing_sense : positive_unate;
        timing_type : min_clock_tree_path;
	cell_rise(scalar) {
          values("0.16487");
	}
	cell_fall(scalar) {
          values("0.18498");
	}
      }
      timing() {
        timing_sense : positive_unate;
        timing_type : max_clock_tree_path;
	cell_rise(scalar) {
          values("0.17300");
	}
	cell_fall(scalar) {
          values("0.19142");
	}
      }
    }
    pin("uart_clock") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.53742,0.54287,0.55607,0.59058,0.68171,0.92152,1.56041");
	}
	rise_transition(template_1) {
          values("0.01663,0.02264,0.04026,0.08933,0.22186,0.57450,1.50560");
	}
	cell_fall(template_1) {
          values("0.58181,0.58587,0.59450,0.61311,0.65795,0.77559,1.08833");
	}
	fall_transition(template_1) {
          values("0.01223,0.01529,0.02302,0.04311,0.09878,0.25246,0.66070");
	}
      }
    }
    bus("DATA_IN_Tx") {
      bus_type : DATA_IN_Tx;
      direction : input;
      capacitance : 0.0000;
    pin("DATA_IN_Tx[7]") {
      direction : input;
      capacitance : 0.0030;
    }
    pin("DATA_IN_Tx[6]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[5]") {
      direction : input;
      capacitance : 0.0027;
    }
    pin("DATA_IN_Tx[4]") {
      direction : input;
      capacitance : 0.0027;
    }
    pin("DATA_IN_Tx[3]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[2]") {
      direction : input;
      capacitance : 0.0033;
    }
    pin("DATA_IN_Tx[1]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[0]") {
      direction : input;
      capacitance : 0.0029;
    }
    }
    bus("DATA_OUT_Rx") {
      bus_type : DATA_OUT_Rx;
      direction : output;
      capacitance : 0.0000;
    pin("DATA_OUT_Rx[9]") {
      direction : output;
      capacitance : 0.0012;
    }
    pin("DATA_OUT_Rx[8]") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("DATA_OUT_Rx[7]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.45331,0.45865,0.47184,0.50619,0.59729,0.83805,1.48450");
	}
	rise_transition(template_1) {
          values("0.01538,0.02177,0.03981,0.08927,0.22220,0.57482,1.50228");
	}
	cell_fall(template_1) {
          values("0.47896,0.48275,0.49095,0.50925,0.55395,0.67165,0.98575");
	}
	fall_transition(template_1) {
          values("0.01074,0.01393,0.02192,0.04233,0.09874,0.25258,0.66114");
	}
      }
    }
    pin("DATA_OUT_Rx[6]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.44998,0.45532,0.46851,0.50285,0.59394,0.83478,1.48182");
	}
	rise_transition(template_1) {
          values("0.01528,0.02171,0.03977,0.08926,0.22223,0.57484,1.50203");
	}
	cell_fall(template_1) {
          values("0.47569,0.47949,0.48769,0.50599,0.55069,0.66840,0.98241");
	}
	fall_transition(template_1) {
          values("0.01071,0.01391,0.02190,0.04233,0.09883,0.25259,0.66111");
	}
      }
    }
    pin("DATA_OUT_Rx[5]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43673,0.44203,0.45523,0.48951,0.58059,0.82174,1.47124");
	}
	rise_transition(template_1) {
          values("0.01489,0.02144,0.03963,0.08925,0.22234,0.57494,1.50098");
	}
	cell_fall(template_1) {
          values("0.46296,0.46675,0.47497,0.49326,0.53795,0.65572,0.96938");
	}
	fall_transition(template_1) {
          values("0.01063,0.01385,0.02185,0.04231,0.09916,0.25261,0.66101");
	}
      }
    }
    pin("DATA_OUT_Rx[4]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43307,0.43837,0.45156,0.48584,0.57688,0.81810,1.46762");
	}
	rise_transition(template_1) {
          values("0.01479,0.02137,0.03960,0.08924,0.22236,0.57487,1.50119");
	}
	cell_fall(template_1) {
          values("0.45962,0.46341,0.47163,0.48992,0.53460,0.65239,0.96596");
	}
	fall_transition(template_1) {
          values("0.01061,0.01383,0.02183,0.04230,0.09924,0.25262,0.66098");
	}
      }
    }
    pin("DATA_OUT_Rx[3]") {
      direction : output;
      capacitance : 0.0014;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43594,0.44125,0.45444,0.48872,0.57981,0.82097,1.47059");
	}
	rise_transition(template_1) {
          values("0.01487,0.02143,0.03963,0.08925,0.22234,0.57494,1.50092");
	}
	cell_fall(template_1) {
          values("0.46221,0.46600,0.47422,0.49251,0.53720,0.65497,0.96861");
	}
	fall_transition(template_1) {
          values("0.01062,0.01385,0.02185,0.04231,0.09917,0.25261,0.66100");
	}
      }
    }
    pin("DATA_OUT_Rx[2]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43506,0.44037,0.45356,0.48784,0.57892,0.82010,1.46988");
	}
	rise_transition(template_1) {
          values("0.01485,0.02141,0.03962,0.08924,0.22235,0.57495,1.50086");
	}
	cell_fall(template_1) {
          values("0.46137,0.46516,0.47338,0.49167,0.53635,0.65413,0.96775");
	}
	fall_transition(template_1) {
          values("0.01062,0.01384,0.02184,0.04231,0.09919,0.25261,0.66100");
	}
      }
    }
    pin("DATA_OUT_Rx[1]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.43692,0.44223,0.45543,0.48971,0.58080,0.82194,1.47138");
	}
	rise_transition(template_1) {
          values("0.01490,0.02144,0.03964,0.08925,0.22233,0.57494,1.50100");
	}
	cell_fall(template_1) {
          values("0.46302,0.46681,0.47503,0.49332,0.53800,0.65577,0.96943");
	}
	fall_transition(template_1) {
          values("0.01063,0.01385,0.02185,0.04231,0.09915,0.25261,0.66101");
	}
      }
    }
    pin("DATA_OUT_Rx[0]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.54150,0.54682,0.56001,0.59432,0.68541,0.92643,1.57497");
	}
	rise_transition(template_1) {
          values("0.01505,0.02154,0.03969,0.08925,0.22229,0.57490,1.50139");
	}
	cell_fall(template_1) {
          values("0.45332,0.45711,0.46534,0.48362,0.52829,0.64613,0.95948");
	}
	fall_transition(template_1) {
          values("0.01055,0.01380,0.02180,0.04229,0.09944,0.25263,0.66092");
	}
      }
    }
    }
    bus("bitrate") {
      bus_type : bitrate;
      direction : input;
      capacitance : 0.0000;
    pin("bitrate[3]") {
      direction : input;
      capacitance : 0.0028;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.20653");
	}
	fall_constraint(scalar) {
          values("-0.24807");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.78330");
	}
	fall_constraint(scalar) {
          values("0.68186");
	}
      }
    }
    pin("bitrate[2]") {
      direction : input;
      capacitance : 0.0029;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.21678");
	}
	fall_constraint(scalar) {
          values("-0.27823");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.73273");
	}
	fall_constraint(scalar) {
          values("0.78430");
	}
      }
    }
    pin("bitrate[1]") {
      direction : input;
      capacitance : 0.0031;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.27133");
	}
	fall_constraint(scalar) {
          values("-0.25887");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.74004");
	}
	fall_constraint(scalar) {
          values("0.74140");
	}
      }
    }
    pin("bitrate[0]") {
      direction : input;
      capacitance : 0.0032;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.26802");
	}
	fall_constraint(scalar) {
          values("-0.24158");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.75254");
	}
	fall_constraint(scalar) {
          values("0.76344");
	}
      }
    }
    }
  }

}
