[11:52:58.547] <TB1>     INFO: *** Welcome to pxar ***
[11:52:58.547] <TB1>     INFO: *** Today: 2016/06/08
[11:52:58.554] <TB1>     INFO: *** Version: b2a7-dirty
[11:52:58.554] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C15.dat
[11:52:58.555] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:52:58.555] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//defaultMaskFile.dat
[11:52:58.555] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters_C15.dat
[11:52:58.633] <TB1>     INFO:         clk: 4
[11:52:58.633] <TB1>     INFO:         ctr: 4
[11:52:58.633] <TB1>     INFO:         sda: 19
[11:52:58.633] <TB1>     INFO:         tin: 9
[11:52:58.633] <TB1>     INFO:         level: 15
[11:52:58.633] <TB1>     INFO:         triggerdelay: 0
[11:52:58.633] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:52:58.633] <TB1>     INFO: Log level: DEBUG
[11:52:58.643] <TB1>     INFO: Found DTB DTB_WRECOM
[11:52:58.653] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[11:52:58.656] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[11:52:58.659] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[11:53:00.217] <TB1>     INFO: DUT info: 
[11:53:00.217] <TB1>     INFO: The DUT currently contains the following objects:
[11:53:00.217] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:53:00.217] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[11:53:00.217] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[11:53:00.217] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:53:00.218] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:53:00.218] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:53:00.219] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:53:00.220] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:53:00.221] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:53:00.234] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29712384
[11:53:00.234] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1566f90
[11:53:00.234] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x14dd770
[11:53:00.234] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3df1d94010
[11:53:00.234] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3df7fff510
[11:53:00.234] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29777920 fPxarMemory = 0x7f3df1d94010
[11:53:00.235] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[11:53:00.236] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[11:53:00.236] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[11:53:00.236] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:53:00.637] <TB1>     INFO: enter 'restricted' command line mode
[11:53:00.637] <TB1>     INFO: enter test to run
[11:53:00.637] <TB1>     INFO:   test: FPIXTest no parameter change
[11:53:00.637] <TB1>     INFO:   running: fpixtest
[11:53:00.637] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:53:00.640] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:53:00.640] <TB1>     INFO: ######################################################################
[11:53:00.640] <TB1>     INFO: PixTestFPIXTest::doTest()
[11:53:00.640] <TB1>     INFO: ######################################################################
[11:53:00.645] <TB1>     INFO: ######################################################################
[11:53:00.645] <TB1>     INFO: PixTestPretest::doTest()
[11:53:00.645] <TB1>     INFO: ######################################################################
[11:53:00.648] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:00.648] <TB1>     INFO:    PixTestPretest::programROC() 
[11:53:00.648] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:18.668] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:53:18.668] <TB1>     INFO: IA differences per ROC:  18.5 17.7 19.3 18.5 16.1 17.7 20.1 19.3 20.1 19.3 20.1 18.5 20.1 20.1 19.3 19.3
[11:53:18.736] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:18.736] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:53:18.736] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:18.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[11:53:18.939] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[11:53:19.040] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[11:53:19.141] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[11:53:19.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[11:53:19.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[11:53:19.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[11:53:19.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[11:53:19.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[11:53:19.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[11:53:19.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[11:53:19.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 20.6688 mA
[11:53:20.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  98 Ia 24.6688 mA
[11:53:20.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  95 Ia 24.6688 mA
[11:53:20.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  92 Ia 23.8687 mA
[11:53:20.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[11:53:20.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 23.8687 mA
[11:53:20.555] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[11:53:20.656] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[11:53:20.758] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[11:53:20.859] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6688 mA
[11:53:20.960] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8687 mA
[11:53:21.061] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[11:53:21.163] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[11:53:21.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[11:53:21.365] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[11:53:21.465] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8687 mA
[11:53:21.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6688 mA
[11:53:21.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.8687 mA
[11:53:21.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[11:53:21.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[11:53:21.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[11:53:22.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.0687 mA
[11:53:22.172] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 25.4688 mA
[11:53:22.273] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.0687 mA
[11:53:22.373] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.8687 mA
[11:53:22.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[11:53:22.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[11:53:22.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 24.6688 mA
[11:53:22.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 23.8687 mA
[11:53:22.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[11:53:22.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[11:53:22.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[11:53:22.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  81
[11:53:22.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  92
[11:53:22.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[11:53:22.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[11:53:22.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[11:53:22.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  75
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  75
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[11:53:22.810] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[11:53:24.650] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[11:53:24.650] <TB1>     INFO: i(loss) [mA/ROC]:     18.5  18.5  19.3  19.3  18.5  19.3  19.3  18.5  19.3  18.5  19.3  19.3  18.5  18.5  19.3  18.5
[11:53:24.685] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:24.685] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[11:53:24.685] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:24.832] <TB1>     INFO: Expecting 231680 events.
[11:53:33.034] <TB1>     INFO: 231680 events read in total (7484ms).
[11:53:33.193] <TB1>     INFO: Test took 8505ms.
[11:53:33.394] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 78 and Delta(CalDel) = 60
[11:53:33.399] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 59
[11:53:33.403] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 106 and Delta(CalDel) = 61
[11:53:33.406] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 61
[11:53:33.410] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 63
[11:53:33.413] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 62
[11:53:33.417] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 60
[11:53:33.421] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 80 and Delta(CalDel) = 63
[11:53:33.425] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 63
[11:53:33.428] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 64
[11:53:33.432] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 61
[11:53:33.435] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 63
[11:53:33.440] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 77 and Delta(CalDel) = 64
[11:53:33.443] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 61
[11:53:33.447] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 79 and Delta(CalDel) = 63
[11:53:33.455] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 65
[11:53:33.506] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:53:33.543] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:33.543] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:53:33.543] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:33.679] <TB1>     INFO: Expecting 231680 events.
[11:53:41.825] <TB1>     INFO: 231680 events read in total (7431ms).
[11:53:41.829] <TB1>     INFO: Test took 8282ms.
[11:53:41.853] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[11:53:42.170] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[11:53:42.174] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[11:53:42.178] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[11:53:42.181] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[11:53:42.185] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[11:53:42.189] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[11:53:42.192] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[11:53:42.196] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[11:53:42.199] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[11:53:42.203] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30
[11:53:42.206] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 32
[11:53:42.210] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32.5
[11:53:42.213] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[11:53:42.217] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[11:53:42.221] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[11:53:42.256] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:53:42.256] <TB1>     INFO: CalDel:      135   129   137   137   140   138   135   148   143   148   141   136   147   137   148   148
[11:53:42.256] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:53:42.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C0.dat
[11:53:42.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C1.dat
[11:53:42.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C2.dat
[11:53:42.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C3.dat
[11:53:42.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C4.dat
[11:53:42.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C5.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C6.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C7.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C8.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C9.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C10.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C11.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C12.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C13.dat
[11:53:42.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C14.dat
[11:53:42.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C15.dat
[11:53:42.262] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:53:42.262] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:53:42.262] <TB1>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[11:53:42.262] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:53:42.348] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:53:42.348] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:53:42.348] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:53:42.348] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:53:42.351] <TB1>     INFO: ######################################################################
[11:53:42.351] <TB1>     INFO: PixTestTiming::doTest()
[11:53:42.351] <TB1>     INFO: ######################################################################
[11:53:42.351] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:42.351] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[11:53:42.351] <TB1>     INFO:    ----------------------------------------------------------------------
[11:53:42.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:53:44.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:53:46.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:53:48.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:53:51.083] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:53:53.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:53:55.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:53:59.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:54:01.338] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:54:03.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:54:05.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:54:08.157] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:54:10.430] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:54:12.702] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:54:14.976] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:54:20.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:54:23.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:54:24.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:54:26.163] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:54:27.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:54:29.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:54:30.723] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:54:32.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:54:35.189] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:54:36.710] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:54:38.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:54:41.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:54:45.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:54:48.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:54:51.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:54:55.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:55:00.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:55:03.915] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:55:05.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:55:06.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:55:08.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:55:09.998] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:55:11.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:55:13.038] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:55:19.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:55:21.342] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:55:23.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:55:25.893] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:55:28.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:55:30.440] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:55:32.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:55:34.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:55:42.334] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:55:44.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:55:46.880] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:55:49.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:55:51.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:55:53.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:55:55.973] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:55:58.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:56:05.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:56:08.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:56:10.338] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:56:12.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:56:14.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:56:17.162] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:56:19.436] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:56:21.709] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:56:28.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:56:31.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:56:33.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:56:35.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:56:37.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:56:40.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:56:42.509] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:56:44.782] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:56:46.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:56:48.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:56:50.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:56:52.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:56:54.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:56:56.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:56:59.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:57:01.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:57:06.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:57:08.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:57:10.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:57:11.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:57:13.390] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:57:14.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:57:16.429] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:57:17.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:57:35.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:57:36.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:57:40.623] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:57:45.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:57:49.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:57:53.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:57:58.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:58:02.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:58:13.094] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:58:17.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:58:29.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:58:42.338] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:58:54.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:59:07.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:59:19.640] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:59:32.126] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:59:40.311] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:59:52.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:59:55.051] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:59:57.320] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:59:59.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:00:01.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:00:04.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:00:06.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:00:13.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:00:16.225] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:00:18.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:00:20.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:00:23.046] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:00:25.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:00:27.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:00:29.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:00:37.212] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:00:39.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:00:41.767] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:00:44.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:00:46.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:00:48.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:00:50.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:00:53.134] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:01:00.669] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:01:03.327] <TB1>     INFO: TBM Phase Settings: 200
[12:01:03.328] <TB1>     INFO: 400MHz Phase: 2
[12:01:03.328] <TB1>     INFO: 160MHz Phase: 6
[12:01:03.328] <TB1>     INFO: Functional Phase Area: 4
[12:01:03.331] <TB1>     INFO: Test took 440980 ms.
[12:01:03.331] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:01:03.331] <TB1>     INFO:    ----------------------------------------------------------------------
[12:01:03.331] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[12:01:03.331] <TB1>     INFO:    ----------------------------------------------------------------------
[12:01:03.331] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:01:04.473] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:01:05.993] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:01:07.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:01:09.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:01:10.553] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:01:12.073] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:01:13.597] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:01:15.117] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:01:16.638] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:01:18.911] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:01:21.185] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:01:23.459] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:01:25.734] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:01:28.007] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:01:29.530] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:01:31.050] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:01:32.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:01:34.845] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:01:37.118] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:01:39.396] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:01:41.671] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:01:43.944] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:01:45.464] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:01:46.983] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:01:48.503] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:01:50.039] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:01:52.319] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:01:54.614] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:01:56.897] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:01:59.195] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:02:00.733] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:02:02.244] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:02:03.767] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:02:06.043] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:02:08.317] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:02:10.591] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:02:12.865] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:02:15.138] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:02:16.658] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:02:18.178] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:02:19.698] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:02:21.219] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:02:23.492] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:02:25.765] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:02:28.038] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:02:30.312] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:02:31.831] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:02:33.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:02:34.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:02:36.393] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:02:37.912] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:02:39.432] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:02:40.952] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:02:42.472] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:02:43.992] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:02:45.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:02:47.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:02:48.567] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:02:50.087] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:02:51.606] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:02:53.125] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:02:54.645] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:02:56.166] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:02:58.069] <TB1>     INFO: ROC Delay Settings: 219
[12:02:58.069] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[12:02:58.069] <TB1>     INFO: ROC Port 0 Delay: 3
[12:02:58.069] <TB1>     INFO: ROC Port 1 Delay: 3
[12:02:58.069] <TB1>     INFO: Functional ROC Area: 4
[12:02:58.073] <TB1>     INFO: Test took 114742 ms.
[12:02:58.073] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[12:02:58.073] <TB1>     INFO:    ----------------------------------------------------------------------
[12:02:58.073] <TB1>     INFO:    PixTestTiming::TimingTest()
[12:02:58.073] <TB1>     INFO:    ----------------------------------------------------------------------
[12:02:59.212] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4828 4829 4828 4829 4828 4829 4828 4829 e062 c000 a101 8000 4828 4828 4828 4828 4828 4828 4829 4828 e062 c000 
[12:02:59.212] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4828 4828 4828 4828 4828 4828 4828 4828 e022 c000 a102 8040 4828 4828 4828 4828 4828 4828 4828 4828 e022 c000 
[12:02:59.212] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4828 4828 4828 4828 4828 4828 4828 4828 e022 c000 a103 80b1 4828 4828 4828 4828 4828 4828 4828 4829 e022 c000 
[12:02:59.212] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:03:13.401] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:13.401] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:03:27.503] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:27.503] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:03:41.656] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:41.656] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:03:55.715] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:55.715] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:04:09.728] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:09.728] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:04:23.913] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:23.913] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:04:37.991] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:37.993] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:04:51.937] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:51.938] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:05:06.187] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:06.187] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:05:20.167] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:20.547] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:20.559] <TB1>     INFO: Decoding statistics:
[12:05:20.559] <TB1>     INFO:   General information:
[12:05:20.559] <TB1>     INFO: 	 16bit words read:         240000000
[12:05:20.559] <TB1>     INFO: 	 valid events total:       20000000
[12:05:20.559] <TB1>     INFO: 	 empty events:             20000000
[12:05:20.559] <TB1>     INFO: 	 valid events with pixels: 0
[12:05:20.559] <TB1>     INFO: 	 valid pixel hits:         0
[12:05:20.559] <TB1>     INFO:   Event errors: 	           0
[12:05:20.559] <TB1>     INFO: 	 start marker:             0
[12:05:20.559] <TB1>     INFO: 	 stop marker:              0
[12:05:20.559] <TB1>     INFO: 	 overflow:                 0
[12:05:20.559] <TB1>     INFO: 	 invalid 5bit words:       0
[12:05:20.560] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[12:05:20.560] <TB1>     INFO:   TBM errors: 		           0
[12:05:20.560] <TB1>     INFO: 	 flawed TBM headers:       0
[12:05:20.560] <TB1>     INFO: 	 flawed TBM trailers:      0
[12:05:20.560] <TB1>     INFO: 	 event ID mismatches:      0
[12:05:20.560] <TB1>     INFO:   ROC errors: 		           0
[12:05:20.560] <TB1>     INFO: 	 missing ROC header(s):    0
[12:05:20.560] <TB1>     INFO: 	 misplaced readback start: 0
[12:05:20.560] <TB1>     INFO:   Pixel decoding errors:	   0
[12:05:20.560] <TB1>     INFO: 	 pixel data incomplete:    0
[12:05:20.560] <TB1>     INFO: 	 pixel address:            0
[12:05:20.560] <TB1>     INFO: 	 pulse height fill bit:    0
[12:05:20.560] <TB1>     INFO: 	 buffer corruption:        0
[12:05:20.560] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.560] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:05:20.560] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.560] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.560] <TB1>     INFO:    Read back bit status: 1
[12:05:20.560] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.560] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.560] <TB1>     INFO:    Timings are good!
[12:05:20.560] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.560] <TB1>     INFO: Test took 142487 ms.
[12:05:20.560] <TB1>     INFO: PixTestTiming::TimingTest() done.
[12:05:20.560] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:05:20.560] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:05:20.560] <TB1>     INFO: PixTestTiming::doTest took 698212 ms.
[12:05:20.560] <TB1>     INFO: PixTestTiming::doTest() done
[12:05:20.560] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:05:20.560] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[12:05:20.561] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[12:05:20.561] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[12:05:20.561] <TB1>     INFO: Write out ROCDelayScan3_V0
[12:05:20.561] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:05:20.561] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:05:20.914] <TB1>     INFO: ######################################################################
[12:05:20.914] <TB1>     INFO: PixTestAlive::doTest()
[12:05:20.914] <TB1>     INFO: ######################################################################
[12:05:20.917] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.917] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:05:20.917] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:20.919] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:05:21.263] <TB1>     INFO: Expecting 41600 events.
[12:05:25.344] <TB1>     INFO: 41600 events read in total (3366ms).
[12:05:25.344] <TB1>     INFO: Test took 4425ms.
[12:05:25.352] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:25.352] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:05:25.352] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:05:25.727] <TB1>     INFO: PixTestAlive::aliveTest() done
[12:05:25.727] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[12:05:25.727] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[12:05:25.731] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:25.731] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:05:25.731] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:25.732] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:05:26.077] <TB1>     INFO: Expecting 41600 events.
[12:05:29.050] <TB1>     INFO: 41600 events read in total (2257ms).
[12:05:29.050] <TB1>     INFO: Test took 3318ms.
[12:05:29.052] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:29.052] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:05:29.052] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:05:29.053] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:05:29.457] <TB1>     INFO: PixTestAlive::maskTest() done
[12:05:29.457] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:05:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:29.460] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:05:29.460] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:29.461] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:05:29.812] <TB1>     INFO: Expecting 41600 events.
[12:05:33.854] <TB1>     INFO: 41600 events read in total (3328ms).
[12:05:33.855] <TB1>     INFO: Test took 4394ms.
[12:05:33.863] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:33.863] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:05:33.863] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:05:34.236] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[12:05:34.236] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:05:34.236] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:05:34.236] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:05:34.245] <TB1>     INFO: ######################################################################
[12:05:34.245] <TB1>     INFO: PixTestTrim::doTest()
[12:05:34.245] <TB1>     INFO: ######################################################################
[12:05:34.247] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:34.247] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:05:34.247] <TB1>     INFO:    ----------------------------------------------------------------------
[12:05:34.324] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:05:34.324] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:05:34.451] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:05:34.451] <TB1>     INFO:     run 1 of 1
[12:05:34.451] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:05:34.794] <TB1>     INFO: Expecting 5025280 events.
[12:06:18.974] <TB1>     INFO: 1367696 events read in total (43466ms).
[12:07:02.736] <TB1>     INFO: 2716456 events read in total (87229ms).
[12:07:45.944] <TB1>     INFO: 4075568 events read in total (130437ms).
[12:08:16.561] <TB1>     INFO: 5025280 events read in total (161053ms).
[12:08:16.609] <TB1>     INFO: Test took 162158ms.
[12:08:16.678] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:08:16.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:08:18.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:08:19.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:08:20.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:08:22.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:08:23.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:08:24.892] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:08:26.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:08:27.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:08:28.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:08:30.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:08:31.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:08:32.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:08:34.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:08:35.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:08:37.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:08:38.388] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230723584
[12:08:38.392] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0622 minThrLimit = 87.052 minThrNLimit = 112.555 -> result = 87.0622 -> 87
[12:08:38.392] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1255 minThrLimit = 88.1052 minThrNLimit = 114.625 -> result = 88.1255 -> 88
[12:08:38.393] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4238 minThrLimit = 89.3665 minThrNLimit = 117.629 -> result = 89.4238 -> 89
[12:08:38.393] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3754 minThrLimit = 91.3046 minThrNLimit = 118.441 -> result = 91.3754 -> 91
[12:08:38.393] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3045 minThrLimit = 81.2871 minThrNLimit = 107.102 -> result = 81.3045 -> 81
[12:08:38.394] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8177 minThrLimit = 84.8061 minThrNLimit = 111.304 -> result = 84.8177 -> 84
[12:08:38.394] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6896 minThrLimit = 90.679 minThrNLimit = 116.293 -> result = 90.6896 -> 90
[12:08:38.395] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1138 minThrLimit = 85.0938 minThrNLimit = 112.035 -> result = 85.1138 -> 85
[12:08:38.395] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5388 minThrLimit = 83.5268 minThrNLimit = 111.1 -> result = 83.5388 -> 83
[12:08:38.395] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7949 minThrLimit = 87.7746 minThrNLimit = 115.783 -> result = 87.7949 -> 87
[12:08:38.396] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1479 minThrLimit = 87.1086 minThrNLimit = 114.535 -> result = 87.1479 -> 87
[12:08:38.396] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1396 minThrLimit = 91.1174 minThrNLimit = 116.872 -> result = 91.1396 -> 91
[12:08:38.396] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1803 minThrLimit = 84.1271 minThrNLimit = 111.653 -> result = 84.1803 -> 84
[12:08:38.397] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8257 minThrLimit = 88.7827 minThrNLimit = 117.805 -> result = 88.8257 -> 88
[12:08:38.397] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0748 minThrLimit = 94.0575 minThrNLimit = 121.856 -> result = 94.0748 -> 94
[12:08:38.398] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1245 minThrLimit = 87.1071 minThrNLimit = 111.337 -> result = 87.1245 -> 87
[12:08:38.398] <TB1>     INFO: ROC 0 VthrComp = 87
[12:08:38.398] <TB1>     INFO: ROC 1 VthrComp = 88
[12:08:38.398] <TB1>     INFO: ROC 2 VthrComp = 89
[12:08:38.398] <TB1>     INFO: ROC 3 VthrComp = 91
[12:08:38.398] <TB1>     INFO: ROC 4 VthrComp = 81
[12:08:38.398] <TB1>     INFO: ROC 5 VthrComp = 84
[12:08:38.398] <TB1>     INFO: ROC 6 VthrComp = 90
[12:08:38.399] <TB1>     INFO: ROC 7 VthrComp = 85
[12:08:38.399] <TB1>     INFO: ROC 8 VthrComp = 83
[12:08:38.399] <TB1>     INFO: ROC 9 VthrComp = 87
[12:08:38.399] <TB1>     INFO: ROC 10 VthrComp = 87
[12:08:38.399] <TB1>     INFO: ROC 11 VthrComp = 91
[12:08:38.399] <TB1>     INFO: ROC 12 VthrComp = 84
[12:08:38.399] <TB1>     INFO: ROC 13 VthrComp = 88
[12:08:38.399] <TB1>     INFO: ROC 14 VthrComp = 94
[12:08:38.399] <TB1>     INFO: ROC 15 VthrComp = 87
[12:08:38.399] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:08:38.400] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:08:38.417] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:08:38.418] <TB1>     INFO:     run 1 of 1
[12:08:38.418] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:08:38.760] <TB1>     INFO: Expecting 5025280 events.
[12:09:14.918] <TB1>     INFO: 881240 events read in total (35443ms).
[12:09:50.236] <TB1>     INFO: 1760832 events read in total (70761ms).
[12:10:24.912] <TB1>     INFO: 2640008 events read in total (105437ms).
[12:11:00.463] <TB1>     INFO: 3510656 events read in total (140988ms).
[12:11:34.175] <TB1>     INFO: 4377208 events read in total (174700ms).
[12:12:00.867] <TB1>     INFO: 5025280 events read in total (201392ms).
[12:12:00.944] <TB1>     INFO: Test took 202527ms.
[12:12:01.122] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:01.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:12:03.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:12:04.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:12:06.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:12:07.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:12:09.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:12:10.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:12:12.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:12:13.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:12:15.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:12:16.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:12:18.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:12:20.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:12:21.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:12:23.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:12:24.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:12:26.231] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237232128
[12:12:26.235] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.4293 for pixel 51/11 mean/min/max = 42.7054/31.7058/53.7049
[12:12:26.235] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.5328 for pixel 0/38 mean/min/max = 44.3189/34.0385/54.5992
[12:12:26.236] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.1085 for pixel 12/4 mean/min/max = 44.6611/34.0952/55.2269
[12:12:26.236] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9335 for pixel 47/4 mean/min/max = 44.7323/33.4812/55.9833
[12:12:26.236] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5428 for pixel 2/3 mean/min/max = 44.1646/32.5025/55.8267
[12:12:26.237] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3765 for pixel 12/78 mean/min/max = 44.4502/32.8618/56.0385
[12:12:26.237] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.5769 for pixel 47/0 mean/min/max = 44.3943/34.1723/54.6163
[12:12:26.237] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.4427 for pixel 28/2 mean/min/max = 43.2868/32.1169/54.4566
[12:12:26.238] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.3834 for pixel 0/76 mean/min/max = 44.4287/32.3811/56.4763
[12:12:26.238] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.6055 for pixel 18/79 mean/min/max = 43.5848/32.3862/54.7834
[12:12:26.238] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.0977 for pixel 16/78 mean/min/max = 42.5858/31.6541/53.5175
[12:12:26.239] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.2273 for pixel 11/70 mean/min/max = 44.4788/33.3073/55.6504
[12:12:26.239] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.7491 for pixel 0/66 mean/min/max = 43.5929/32.0908/55.095
[12:12:26.239] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.5957 for pixel 12/79 mean/min/max = 44.623/34.3729/54.873
[12:12:26.240] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.8992 for pixel 51/79 mean/min/max = 43.5529/32.6388/54.467
[12:12:26.240] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.3955 for pixel 41/2 mean/min/max = 44.6297/31.6726/57.5868
[12:12:26.240] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:12:26.372] <TB1>     INFO: Expecting 411648 events.
[12:12:34.110] <TB1>     INFO: 411648 events read in total (7023ms).
[12:12:34.116] <TB1>     INFO: Expecting 411648 events.
[12:12:41.715] <TB1>     INFO: 411648 events read in total (6932ms).
[12:12:41.724] <TB1>     INFO: Expecting 411648 events.
[12:12:49.357] <TB1>     INFO: 411648 events read in total (6967ms).
[12:12:49.369] <TB1>     INFO: Expecting 411648 events.
[12:12:56.977] <TB1>     INFO: 411648 events read in total (6952ms).
[12:12:56.992] <TB1>     INFO: Expecting 411648 events.
[12:13:04.651] <TB1>     INFO: 411648 events read in total (7005ms).
[12:13:04.667] <TB1>     INFO: Expecting 411648 events.
[12:13:12.344] <TB1>     INFO: 411648 events read in total (7022ms).
[12:13:12.364] <TB1>     INFO: Expecting 411648 events.
[12:13:19.962] <TB1>     INFO: 411648 events read in total (6946ms).
[12:13:19.983] <TB1>     INFO: Expecting 411648 events.
[12:13:27.602] <TB1>     INFO: 411648 events read in total (6969ms).
[12:13:27.626] <TB1>     INFO: Expecting 411648 events.
[12:13:35.297] <TB1>     INFO: 411648 events read in total (7024ms).
[12:13:35.324] <TB1>     INFO: Expecting 411648 events.
[12:13:42.916] <TB1>     INFO: 411648 events read in total (6949ms).
[12:13:42.945] <TB1>     INFO: Expecting 411648 events.
[12:13:50.609] <TB1>     INFO: 411648 events read in total (7016ms).
[12:13:50.643] <TB1>     INFO: Expecting 411648 events.
[12:13:58.217] <TB1>     INFO: 411648 events read in total (6940ms).
[12:13:58.251] <TB1>     INFO: Expecting 411648 events.
[12:14:05.828] <TB1>     INFO: 411648 events read in total (6938ms).
[12:14:05.866] <TB1>     INFO: Expecting 411648 events.
[12:14:13.477] <TB1>     INFO: 411648 events read in total (6976ms).
[12:14:13.519] <TB1>     INFO: Expecting 411648 events.
[12:14:21.154] <TB1>     INFO: 411648 events read in total (7005ms).
[12:14:21.200] <TB1>     INFO: Expecting 411648 events.
[12:14:28.849] <TB1>     INFO: 411648 events read in total (7020ms).
[12:14:28.895] <TB1>     INFO: Test took 122655ms.
[12:14:29.394] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1508 < 35 for itrim = 90; old thr = 34.322 ... break
[12:14:29.432] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.297 < 35 for itrim+1 = 99; old thr = 34.7035 ... break
[12:14:29.479] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0615 < 35 for itrim = 106; old thr = 34.3526 ... break
[12:14:29.525] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1127 < 35 for itrim = 102; old thr = 34.739 ... break
[12:14:29.560] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.479 < 35 for itrim = 94; old thr = 33.9397 ... break
[12:14:29.602] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4998 < 35 for itrim = 103; old thr = 33.7499 ... break
[12:14:29.646] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3351 < 35 for itrim = 100; old thr = 34.3542 ... break
[12:14:29.691] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.291 < 35 for itrim = 93; old thr = 34.5839 ... break
[12:14:29.731] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4836 < 35 for itrim = 103; old thr = 34.2277 ... break
[12:14:29.768] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2789 < 35 for itrim = 96; old thr = 33.5635 ... break
[12:14:29.819] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1165 < 35 for itrim+1 = 103; old thr = 34.9224 ... break
[12:14:29.860] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4883 < 35 for itrim+1 = 100; old thr = 34.5494 ... break
[12:14:29.899] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1669 < 35 for itrim = 101; old thr = 34.3741 ... break
[12:14:29.941] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3951 < 35 for itrim+1 = 103; old thr = 34.8262 ... break
[12:14:29.975] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1006 < 35 for itrim = 88; old thr = 34.2706 ... break
[12:14:30.021] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0843 < 35 for itrim = 112; old thr = 33.8559 ... break
[12:14:30.096] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:14:30.108] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:14:30.108] <TB1>     INFO:     run 1 of 1
[12:14:30.108] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:14:30.455] <TB1>     INFO: Expecting 5025280 events.
[12:15:06.336] <TB1>     INFO: 869608 events read in total (35166ms).
[12:15:41.523] <TB1>     INFO: 1737808 events read in total (70353ms).
[12:16:15.627] <TB1>     INFO: 2605256 events read in total (104457ms).
[12:16:50.823] <TB1>     INFO: 3464816 events read in total (139653ms).
[12:17:25.243] <TB1>     INFO: 4320560 events read in total (174073ms).
[12:17:53.665] <TB1>     INFO: 5025280 events read in total (202495ms).
[12:17:53.746] <TB1>     INFO: Test took 203638ms.
[12:17:53.934] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:17:54.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:17:55.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:17:57.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:17:58.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:18:00.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:18:02.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:18:03.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:18:05.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:18:06.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:18:08.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:18:09.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:18:11.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:18:12.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:18:14.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:18:16.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:18:17.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:18:19.030] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359034880
[12:18:19.032] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.572297 .. 46.886786
[12:18:19.108] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 56 (-1/-1) hits flags = 528 (plus default)
[12:18:19.119] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:18:19.119] <TB1>     INFO:     run 1 of 1
[12:18:19.119] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:18:19.466] <TB1>     INFO: Expecting 1830400 events.
[12:19:01.799] <TB1>     INFO: 1190104 events read in total (41618ms).
[12:19:24.448] <TB1>     INFO: 1830400 events read in total (64267ms).
[12:19:24.468] <TB1>     INFO: Test took 65349ms.
[12:19:24.504] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:19:24.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:19:25.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:19:26.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:19:27.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:19:28.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:19:29.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:19:30.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:19:31.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:19:32.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:19:33.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:19:34.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:19:35.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:19:36.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:19:37.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:19:38.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:19:39.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:19:40.028] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265322496
[12:19:40.111] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.338564 .. 41.473567
[12:19:40.186] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:19:40.196] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:19:40.197] <TB1>     INFO:     run 1 of 1
[12:19:40.197] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:19:40.541] <TB1>     INFO: Expecting 1597440 events.
[12:20:22.625] <TB1>     INFO: 1229176 events read in total (41369ms).
[12:20:35.528] <TB1>     INFO: 1597440 events read in total (54272ms).
[12:20:35.547] <TB1>     INFO: Test took 55350ms.
[12:20:35.579] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:20:35.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:20:36.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:20:37.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:20:38.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:20:39.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:20:40.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:20:41.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:20:42.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:20:43.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:20:43.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:20:44.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:20:45.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:20:46.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:20:47.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:20:48.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:20:49.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:20:50.458] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293408768
[12:20:50.538] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.237205 .. 38.018547
[12:20:50.612] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 48 (-1/-1) hits flags = 528 (plus default)
[12:20:50.623] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:20:50.623] <TB1>     INFO:     run 1 of 1
[12:20:50.623] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:20:50.965] <TB1>     INFO: Expecting 1364480 events.
[12:21:32.717] <TB1>     INFO: 1247464 events read in total (41037ms).
[12:21:37.053] <TB1>     INFO: 1364480 events read in total (45374ms).
[12:21:37.069] <TB1>     INFO: Test took 46446ms.
[12:21:37.096] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:21:37.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:21:38.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:21:38.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:21:39.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:21:40.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:21:41.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:21:42.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:21:43.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:21:44.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:21:45.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:21:46.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:21:46.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:21:47.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:21:48.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:21:49.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:21:50.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:21:51.490] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278540288
[12:21:51.572] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.605618 .. 38.018547
[12:21:51.650] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 48 (-1/-1) hits flags = 528 (plus default)
[12:21:51.660] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:21:51.660] <TB1>     INFO:     run 1 of 1
[12:21:51.660] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:21:52.009] <TB1>     INFO: Expecting 1297920 events.
[12:22:33.390] <TB1>     INFO: 1232048 events read in total (40666ms).
[12:22:36.078] <TB1>     INFO: 1297920 events read in total (43354ms).
[12:22:36.091] <TB1>     INFO: Test took 44431ms.
[12:22:36.116] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:22:36.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:22:37.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:22:37.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:22:38.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:22:39.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:22:40.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:22:41.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:22:42.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:22:43.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:22:44.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:22:45.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:22:46.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:22:46.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:22:47.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:22:48.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:22:49.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:22:50.509] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324358144
[12:22:50.596] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:22:50.596] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:22:50.607] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:22:50.607] <TB1>     INFO:     run 1 of 1
[12:22:50.608] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:22:50.950] <TB1>     INFO: Expecting 1364480 events.
[12:23:30.933] <TB1>     INFO: 1074760 events read in total (39268ms).
[12:23:41.718] <TB1>     INFO: 1364480 events read in total (50053ms).
[12:23:41.735] <TB1>     INFO: Test took 51128ms.
[12:23:41.771] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:23:41.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:23:42.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:23:43.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:23:44.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:23:45.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:23:46.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:23:47.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:23:48.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:23:49.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:23:50.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:23:51.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:23:52.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:23:53.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:23:54.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:23:55.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:23:56.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:23:57.268] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356118528
[12:23:57.301] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C0.dat
[12:23:57.301] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C1.dat
[12:23:57.301] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C2.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C3.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C4.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C5.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C6.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C7.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C8.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C9.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C10.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C11.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C12.dat
[12:23:57.302] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C13.dat
[12:23:57.303] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C14.dat
[12:23:57.303] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C15.dat
[12:23:57.303] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C0.dat
[12:23:57.310] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C1.dat
[12:23:57.318] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C2.dat
[12:23:57.325] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C3.dat
[12:23:57.332] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C4.dat
[12:23:57.339] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C5.dat
[12:23:57.346] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C6.dat
[12:23:57.353] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C7.dat
[12:23:57.361] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C8.dat
[12:23:57.368] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C9.dat
[12:23:57.375] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C10.dat
[12:23:57.382] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C11.dat
[12:23:57.389] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C12.dat
[12:23:57.396] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C13.dat
[12:23:57.404] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C14.dat
[12:23:57.411] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C15.dat
[12:23:57.418] <TB1>     INFO: PixTestTrim::trimTest() done
[12:23:57.418] <TB1>     INFO: vtrim:      90  99 106 102  94 103 100  93 103  96 103 100 101 103  88 112 
[12:23:57.418] <TB1>     INFO: vthrcomp:   87  88  89  91  81  84  90  85  83  87  87  91  84  88  94  87 
[12:23:57.418] <TB1>     INFO: vcal mean:  34.98  34.99  34.96  34.97  34.94  35.00  34.96  34.93  34.97  34.98  34.94  34.98  34.94  34.97  34.94  34.94 
[12:23:57.418] <TB1>     INFO: vcal RMS:    0.80   0.75   0.75   0.75   0.77   0.78   0.93   0.78   0.78   0.75   0.78   0.80   0.76   0.71   0.75   0.87 
[12:23:57.418] <TB1>     INFO: bits mean:  10.32   9.76   9.62   9.50   9.90   9.91   9.63  10.20   9.62   9.92  10.70   9.80  10.09   9.26   9.06  10.09 
[12:23:57.418] <TB1>     INFO: bits RMS:    2.50   2.37   2.45   2.59   2.56   2.51   2.44   2.50   2.70   2.60   2.35   2.50   2.55   2.51   2.91   2.57 
[12:23:57.429] <TB1>     INFO:    ----------------------------------------------------------------------
[12:23:57.429] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:23:57.429] <TB1>     INFO:    ----------------------------------------------------------------------
[12:23:57.432] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:23:57.432] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:23:57.442] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:23:57.442] <TB1>     INFO:     run 1 of 1
[12:23:57.442] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:23:57.785] <TB1>     INFO: Expecting 4160000 events.
[12:24:43.697] <TB1>     INFO: 1082920 events read in total (45197ms).
[12:25:26.622] <TB1>     INFO: 2156545 events read in total (88122ms).
[12:26:10.934] <TB1>     INFO: 3219875 events read in total (132435ms).
[12:26:48.726] <TB1>     INFO: 4160000 events read in total (170226ms).
[12:26:48.791] <TB1>     INFO: Test took 171349ms.
[12:26:48.939] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:49.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:26:51.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:26:53.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:26:54.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:26:56.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:26:58.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:27:00.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:27:02.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:27:04.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:27:06.278] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:27:08.153] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:27:10.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:27:11.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:27:13.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:27:15.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:27:17.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:27:19.334] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320081920
[12:27:19.335] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:27:19.409] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:27:19.409] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 147 (-1/-1) hits flags = 528 (plus default)
[12:27:19.421] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:27:19.421] <TB1>     INFO:     run 1 of 1
[12:27:19.421] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:19.764] <TB1>     INFO: Expecting 3078400 events.
[12:28:08.527] <TB1>     INFO: 1201545 events read in total (48049ms).
[12:28:55.074] <TB1>     INFO: 2381080 events read in total (94597ms).
[12:29:23.126] <TB1>     INFO: 3078400 events read in total (122648ms).
[12:29:23.164] <TB1>     INFO: Test took 123744ms.
[12:29:23.246] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:29:23.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:29:25.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:29:26.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:29:28.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:29:29.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:29:31.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:29:33.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:29:34.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:29:36.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:29:37.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:29:39.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:29:41.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:29:42.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:29:44.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:29:45.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:29:47.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:29:49.006] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381022208
[12:29:49.007] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:29:49.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:29:49.080] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 137 (-1/-1) hits flags = 528 (plus default)
[12:29:49.090] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:29:49.090] <TB1>     INFO:     run 1 of 1
[12:29:49.090] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:29:49.433] <TB1>     INFO: Expecting 2870400 events.
[12:30:38.949] <TB1>     INFO: 1252950 events read in total (48801ms).
[12:31:26.902] <TB1>     INFO: 2478580 events read in total (96754ms).
[12:31:42.033] <TB1>     INFO: 2870400 events read in total (111886ms).
[12:31:42.065] <TB1>     INFO: Test took 112976ms.
[12:31:42.134] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:42.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:43.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:45.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:46.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:48.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:49.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:51.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:52.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:54.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:56.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:57.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:59.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:00.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:02.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:03.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:05.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:06.668] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381165568
[12:32:06.669] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:32:06.748] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:32:06.748] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 137 (-1/-1) hits flags = 528 (plus default)
[12:32:06.759] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:32:06.759] <TB1>     INFO:     run 1 of 1
[12:32:06.759] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:32:07.102] <TB1>     INFO: Expecting 2870400 events.
[12:32:57.146] <TB1>     INFO: 1252125 events read in total (49329ms).
[12:33:45.929] <TB1>     INFO: 2476830 events read in total (98112ms).
[12:34:01.715] <TB1>     INFO: 2870400 events read in total (113898ms).
[12:34:01.746] <TB1>     INFO: Test took 114988ms.
[12:34:01.815] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:01.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:03.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:05.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:06.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:08.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:09.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:11.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:12.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:14.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:15.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:17.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:18.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:20.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:22.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:23.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:25.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:26.851] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381165568
[12:34:26.852] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:34:26.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:34:26.932] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 135 (-1/-1) hits flags = 528 (plus default)
[12:34:26.942] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:34:26.942] <TB1>     INFO:     run 1 of 1
[12:34:26.942] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:34:27.286] <TB1>     INFO: Expecting 2828800 events.
[12:35:17.021] <TB1>     INFO: 1263405 events read in total (49020ms).
[12:36:05.560] <TB1>     INFO: 2498100 events read in total (97559ms).
[12:36:18.858] <TB1>     INFO: 2828800 events read in total (110857ms).
[12:36:18.887] <TB1>     INFO: Test took 111944ms.
[12:36:18.953] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:19.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:36:20.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:36:22.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:36:23.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:36:25.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:36:26.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:36:28.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:36:30.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:36:31.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:36:33.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:36:34.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:36:36.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:36:37.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:36:39.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:36:40.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:36:42.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:36:44.071] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381165568
[12:36:44.072] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.74174, thr difference RMS: 1.34792
[12:36:44.072] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.14785, thr difference RMS: 1.25706
[12:36:44.073] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.5796, thr difference RMS: 1.23978
[12:36:44.073] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.83275, thr difference RMS: 1.33612
[12:36:44.073] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.01721, thr difference RMS: 1.17974
[12:36:44.073] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.24988, thr difference RMS: 1.26064
[12:36:44.073] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.84207, thr difference RMS: 1.25434
[12:36:44.074] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.56287, thr difference RMS: 1.16956
[12:36:44.074] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.14498, thr difference RMS: 1.15163
[12:36:44.074] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.69226, thr difference RMS: 1.32439
[12:36:44.074] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.94023, thr difference RMS: 1.09123
[12:36:44.075] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.65351, thr difference RMS: 1.48929
[12:36:44.075] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.03977, thr difference RMS: 1.22322
[12:36:44.075] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.57225, thr difference RMS: 1.34227
[12:36:44.075] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.38336, thr difference RMS: 1.19689
[12:36:44.075] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.95735, thr difference RMS: 1.31858
[12:36:44.076] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.76302, thr difference RMS: 1.33381
[12:36:44.076] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.21156, thr difference RMS: 1.24532
[12:36:44.076] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.62063, thr difference RMS: 1.24048
[12:36:44.076] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.83797, thr difference RMS: 1.32487
[12:36:44.076] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.04032, thr difference RMS: 1.20259
[12:36:44.077] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.18609, thr difference RMS: 1.24356
[12:36:44.077] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.83177, thr difference RMS: 1.23528
[12:36:44.077] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.67437, thr difference RMS: 1.14483
[12:36:44.077] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.17371, thr difference RMS: 1.16238
[12:36:44.077] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.68734, thr difference RMS: 1.30353
[12:36:44.078] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.95101, thr difference RMS: 1.08704
[12:36:44.078] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.76041, thr difference RMS: 1.46571
[12:36:44.078] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.02306, thr difference RMS: 1.1977
[12:36:44.078] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.56009, thr difference RMS: 1.32845
[12:36:44.078] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.41091, thr difference RMS: 1.19342
[12:36:44.078] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.01915, thr difference RMS: 1.30815
[12:36:44.079] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.82804, thr difference RMS: 1.32532
[12:36:44.079] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.29546, thr difference RMS: 1.25105
[12:36:44.079] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.73039, thr difference RMS: 1.22186
[12:36:44.079] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.96736, thr difference RMS: 1.3265
[12:36:44.079] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.16158, thr difference RMS: 1.17368
[12:36:44.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.25034, thr difference RMS: 1.22482
[12:36:44.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.9386, thr difference RMS: 1.2253
[12:36:44.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.88333, thr difference RMS: 1.13951
[12:36:44.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.29294, thr difference RMS: 1.13223
[12:36:44.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.81443, thr difference RMS: 1.28959
[12:36:44.081] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.02249, thr difference RMS: 1.07984
[12:36:44.081] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.91392, thr difference RMS: 1.46081
[12:36:44.081] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.06887, thr difference RMS: 1.20652
[12:36:44.081] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.55894, thr difference RMS: 1.31451
[12:36:44.081] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.54201, thr difference RMS: 1.1866
[12:36:44.082] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.09823, thr difference RMS: 1.30688
[12:36:44.082] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.92391, thr difference RMS: 1.32638
[12:36:44.082] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.25996, thr difference RMS: 1.25302
[12:36:44.082] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.85966, thr difference RMS: 1.20486
[12:36:44.082] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.06616, thr difference RMS: 1.31106
[12:36:44.082] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.25035, thr difference RMS: 1.16472
[12:36:44.083] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.34519, thr difference RMS: 1.22356
[12:36:44.083] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.96776, thr difference RMS: 1.21623
[12:36:44.083] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.00748, thr difference RMS: 1.12561
[12:36:44.083] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.41089, thr difference RMS: 1.10567
[12:36:44.083] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.87946, thr difference RMS: 1.27875
[12:36:44.084] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.08686, thr difference RMS: 1.07975
[12:36:44.084] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.08278, thr difference RMS: 1.44321
[12:36:44.084] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.13338, thr difference RMS: 1.17408
[12:36:44.084] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.59172, thr difference RMS: 1.30731
[12:36:44.084] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.68142, thr difference RMS: 1.17478
[12:36:44.085] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.27749, thr difference RMS: 1.29107
[12:36:44.190] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[12:36:44.195] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1869 seconds
[12:36:44.195] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:36:44.894] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:36:44.894] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:36:44.897] <TB1>     INFO: ######################################################################
[12:36:44.897] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[12:36:44.897] <TB1>     INFO: ######################################################################
[12:36:44.897] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:44.897] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:36:44.897] <TB1>     INFO:    ----------------------------------------------------------------------
[12:36:44.897] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:36:44.908] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:36:44.908] <TB1>     INFO:     run 1 of 1
[12:36:44.908] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:45.251] <TB1>     INFO: Expecting 59072000 events.
[12:37:14.872] <TB1>     INFO: 1072400 events read in total (28906ms).
[12:37:43.642] <TB1>     INFO: 2140800 events read in total (57676ms).
[12:38:12.071] <TB1>     INFO: 3209000 events read in total (86105ms).
[12:38:40.572] <TB1>     INFO: 4281200 events read in total (114606ms).
[12:39:08.942] <TB1>     INFO: 5349600 events read in total (142976ms).
[12:39:37.325] <TB1>     INFO: 6417800 events read in total (171359ms).
[12:40:05.775] <TB1>     INFO: 7489200 events read in total (199809ms).
[12:40:34.186] <TB1>     INFO: 8558600 events read in total (228220ms).
[12:41:02.576] <TB1>     INFO: 9627000 events read in total (256610ms).
[12:41:31.083] <TB1>     INFO: 10698800 events read in total (285117ms).
[12:41:59.613] <TB1>     INFO: 11767400 events read in total (313647ms).
[12:42:28.064] <TB1>     INFO: 12836000 events read in total (342098ms).
[12:42:56.512] <TB1>     INFO: 13908400 events read in total (370546ms).
[12:43:24.918] <TB1>     INFO: 14977000 events read in total (398952ms).
[12:43:53.290] <TB1>     INFO: 16045200 events read in total (427324ms).
[12:44:21.819] <TB1>     INFO: 17116200 events read in total (455853ms).
[12:44:50.295] <TB1>     INFO: 18185600 events read in total (484329ms).
[12:45:18.679] <TB1>     INFO: 19254200 events read in total (512713ms).
[12:45:50.882] <TB1>     INFO: 20325800 events read in total (544916ms).
[12:46:19.257] <TB1>     INFO: 21394600 events read in total (573291ms).
[12:46:47.594] <TB1>     INFO: 22462800 events read in total (601628ms).
[12:47:16.023] <TB1>     INFO: 23533200 events read in total (630057ms).
[12:47:44.479] <TB1>     INFO: 24603800 events read in total (658513ms).
[12:48:12.817] <TB1>     INFO: 25672400 events read in total (686851ms).
[12:48:41.387] <TB1>     INFO: 26743400 events read in total (715421ms).
[12:49:09.901] <TB1>     INFO: 27812600 events read in total (743935ms).
[12:49:38.323] <TB1>     INFO: 28880800 events read in total (772357ms).
[12:50:06.771] <TB1>     INFO: 29951000 events read in total (800805ms).
[12:50:35.263] <TB1>     INFO: 31021400 events read in total (829297ms).
[12:51:03.663] <TB1>     INFO: 32089400 events read in total (857697ms).
[12:51:32.138] <TB1>     INFO: 33157200 events read in total (886172ms).
[12:52:00.722] <TB1>     INFO: 34229200 events read in total (914756ms).
[12:52:29.198] <TB1>     INFO: 35297800 events read in total (943232ms).
[12:52:57.671] <TB1>     INFO: 36365800 events read in total (971705ms).
[12:53:26.109] <TB1>     INFO: 37436200 events read in total (1000143ms).
[12:53:54.626] <TB1>     INFO: 38505200 events read in total (1028660ms).
[12:54:23.202] <TB1>     INFO: 39573000 events read in total (1057236ms).
[12:54:51.800] <TB1>     INFO: 40641600 events read in total (1085834ms).
[12:55:20.390] <TB1>     INFO: 41712800 events read in total (1114424ms).
[12:55:49.010] <TB1>     INFO: 42780600 events read in total (1143044ms).
[12:56:17.539] <TB1>     INFO: 43848000 events read in total (1171573ms).
[12:56:46.052] <TB1>     INFO: 44917000 events read in total (1200086ms).
[12:57:14.583] <TB1>     INFO: 45987400 events read in total (1228617ms).
[12:57:43.107] <TB1>     INFO: 47055000 events read in total (1257141ms).
[12:58:11.586] <TB1>     INFO: 48123000 events read in total (1285620ms).
[12:58:40.197] <TB1>     INFO: 49192400 events read in total (1314231ms).
[12:59:08.699] <TB1>     INFO: 50261800 events read in total (1342733ms).
[12:59:37.195] <TB1>     INFO: 51329200 events read in total (1371229ms).
[13:00:05.638] <TB1>     INFO: 52397000 events read in total (1399672ms).
[13:00:34.165] <TB1>     INFO: 53467400 events read in total (1428199ms).
[13:01:02.686] <TB1>     INFO: 54536200 events read in total (1456720ms).
[13:01:31.121] <TB1>     INFO: 55603800 events read in total (1485155ms).
[13:01:59.622] <TB1>     INFO: 56672000 events read in total (1513656ms).
[13:02:28.064] <TB1>     INFO: 57742800 events read in total (1542098ms).
[13:02:56.638] <TB1>     INFO: 58812000 events read in total (1570672ms).
[13:03:03.833] <TB1>     INFO: 59072000 events read in total (1577867ms).
[13:03:03.852] <TB1>     INFO: Test took 1578944ms.
[13:03:03.913] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:04.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:04.039] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:05.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:05.190] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:06.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:06.355] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:07.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:07.519] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:08.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:08.680] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:09.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:09.839] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:10.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:10.979] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:12.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:12.155] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:13.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:13.317] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:14.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:14.490] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:15.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:15.662] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:16.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:03:16.841] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:17.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:03:17.985] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:19.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:03:19.138] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:20.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:03:20.289] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:21.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:03:21.463] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:22.627] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425050112
[13:03:22.658] <TB1>     INFO: PixTestScurves::scurves() done 
[13:03:22.659] <TB1>     INFO: Vcal mean:  35.05  35.09  35.07  35.08  35.11  35.12  35.09  35.02  35.04  35.03  34.98  35.06  35.02  35.07  35.01  35.06 
[13:03:22.659] <TB1>     INFO: Vcal RMS:    0.68   0.62   0.63   0.63   0.65   0.65   0.83   0.65   0.67   0.62   0.66   0.67   0.62   0.57   0.61   0.77 
[13:03:22.659] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:03:22.732] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:03:22.732] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:03:22.732] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:03:22.732] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:03:22.732] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:03:22.732] <TB1>     INFO: ######################################################################
[13:03:22.732] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:03:22.732] <TB1>     INFO: ######################################################################
[13:03:22.735] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:03:23.079] <TB1>     INFO: Expecting 41600 events.
[13:03:27.192] <TB1>     INFO: 41600 events read in total (3390ms).
[13:03:27.193] <TB1>     INFO: Test took 4458ms.
[13:03:27.200] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:27.200] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:03:27.200] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:03:27.205] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 51, 52] has eff 0/10
[13:03:27.205] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 51, 52]
[13:03:27.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[13:03:27.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:03:27.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:03:27.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:03:27.550] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:03:27.900] <TB1>     INFO: Expecting 41600 events.
[13:03:32.035] <TB1>     INFO: 41600 events read in total (3420ms).
[13:03:32.036] <TB1>     INFO: Test took 4486ms.
[13:03:32.044] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:32.044] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:03:32.044] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.017
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 181
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.707
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.572
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 190
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.378
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.967
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.141
[13:03:32.049] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.344
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 188
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.819
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 200
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.132
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.225
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.485
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 191
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.722
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 200.116
[13:03:32.050] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 201
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.872
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.957
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.867
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:03:32.051] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:03:32.138] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:03:32.483] <TB1>     INFO: Expecting 41600 events.
[13:03:36.616] <TB1>     INFO: 41600 events read in total (3418ms).
[13:03:36.617] <TB1>     INFO: Test took 4479ms.
[13:03:36.625] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:36.625] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:03:36.625] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:03:36.629] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 61minph_roc = 3
[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7113
[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.9727
[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.051
[13:03:36.630] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 93
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7887
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 65
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6115
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 80
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8608
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 81
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9384
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 77
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.304
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 93
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.666
[13:03:36.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 83
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0705
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 90
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0194
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 90
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9281
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 75
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.1759
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 94
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9725
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 69
[13:03:36.632] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7379
[13:03:36.633] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 81
[13:03:36.633] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7661
[13:03:36.633] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[13:03:36.634] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[13:03:37.043] <TB1>     INFO: Expecting 2560 events.
[13:03:37.003] <TB1>     INFO: 2560 events read in total (245ms).
[13:03:37.003] <TB1>     INFO: Test took 1369ms.
[13:03:37.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:37.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[13:03:38.511] <TB1>     INFO: Expecting 2560 events.
[13:03:39.468] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:39.469] <TB1>     INFO: Test took 1466ms.
[13:03:39.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:39.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 2 2
[13:03:39.977] <TB1>     INFO: Expecting 2560 events.
[13:03:40.933] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:40.933] <TB1>     INFO: Test took 1464ms.
[13:03:40.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:40.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[13:03:41.441] <TB1>     INFO: Expecting 2560 events.
[13:03:42.399] <TB1>     INFO: 2560 events read in total (243ms).
[13:03:42.399] <TB1>     INFO: Test took 1466ms.
[13:03:42.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:42.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[13:03:42.907] <TB1>     INFO: Expecting 2560 events.
[13:03:43.864] <TB1>     INFO: 2560 events read in total (243ms).
[13:03:43.864] <TB1>     INFO: Test took 1465ms.
[13:03:43.864] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:43.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 5 5
[13:03:44.372] <TB1>     INFO: Expecting 2560 events.
[13:03:45.329] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:45.329] <TB1>     INFO: Test took 1464ms.
[13:03:45.329] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:45.330] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[13:03:45.837] <TB1>     INFO: Expecting 2560 events.
[13:03:46.794] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:46.795] <TB1>     INFO: Test took 1465ms.
[13:03:46.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:46.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[13:03:47.302] <TB1>     INFO: Expecting 2560 events.
[13:03:48.258] <TB1>     INFO: 2560 events read in total (241ms).
[13:03:48.259] <TB1>     INFO: Test took 1464ms.
[13:03:48.262] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:48.262] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[13:03:48.766] <TB1>     INFO: Expecting 2560 events.
[13:03:49.723] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:49.723] <TB1>     INFO: Test took 1461ms.
[13:03:49.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:49.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 9 9
[13:03:50.231] <TB1>     INFO: Expecting 2560 events.
[13:03:51.188] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:51.188] <TB1>     INFO: Test took 1462ms.
[13:03:51.190] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:51.190] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[13:03:51.695] <TB1>     INFO: Expecting 2560 events.
[13:03:52.653] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:52.653] <TB1>     INFO: Test took 1463ms.
[13:03:52.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:52.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 11 11
[13:03:53.160] <TB1>     INFO: Expecting 2560 events.
[13:03:54.118] <TB1>     INFO: 2560 events read in total (243ms).
[13:03:54.118] <TB1>     INFO: Test took 1464ms.
[13:03:54.118] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:54.118] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 12 12
[13:03:54.628] <TB1>     INFO: Expecting 2560 events.
[13:03:55.586] <TB1>     INFO: 2560 events read in total (244ms).
[13:03:55.587] <TB1>     INFO: Test took 1469ms.
[13:03:55.589] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:55.590] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 13 13
[13:03:56.095] <TB1>     INFO: Expecting 2560 events.
[13:03:57.051] <TB1>     INFO: 2560 events read in total (241ms).
[13:03:57.052] <TB1>     INFO: Test took 1462ms.
[13:03:57.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:57.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 14 14
[13:03:57.559] <TB1>     INFO: Expecting 2560 events.
[13:03:58.517] <TB1>     INFO: 2560 events read in total (242ms).
[13:03:58.518] <TB1>     INFO: Test took 1463ms.
[13:03:58.518] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:58.520] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[13:03:59.027] <TB1>     INFO: Expecting 2560 events.
[13:03:59.986] <TB1>     INFO: 2560 events read in total (244ms).
[13:03:59.986] <TB1>     INFO: Test took 1466ms.
[13:03:59.987] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:03:59.988] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[13:03:59.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[13:03:59.989] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:03:59.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[13:03:59.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[13:03:59.990] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[13:03:59.991] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[13:03:59.991] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[13:03:59.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[13:03:59.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[13:03:59.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:03:59.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:03:59.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:03:59.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[13:03:59.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[13:03:59.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:03:59.997] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:04:00.496] <TB1>     INFO: Expecting 655360 events.
[13:04:12.274] <TB1>     INFO: 655360 events read in total (11063ms).
[13:04:12.284] <TB1>     INFO: Expecting 655360 events.
[13:04:24.067] <TB1>     INFO: 655360 events read in total (11217ms).
[13:04:24.083] <TB1>     INFO: Expecting 655360 events.
[13:04:35.913] <TB1>     INFO: 655360 events read in total (11270ms).
[13:04:35.932] <TB1>     INFO: Expecting 655360 events.
[13:04:47.733] <TB1>     INFO: 655360 events read in total (11243ms).
[13:04:47.757] <TB1>     INFO: Expecting 655360 events.
[13:04:59.510] <TB1>     INFO: 655360 events read in total (11201ms).
[13:04:59.537] <TB1>     INFO: Expecting 655360 events.
[13:05:11.256] <TB1>     INFO: 655360 events read in total (11166ms).
[13:05:11.289] <TB1>     INFO: Expecting 655360 events.
[13:05:22.983] <TB1>     INFO: 655360 events read in total (11156ms).
[13:05:23.019] <TB1>     INFO: Expecting 655360 events.
[13:05:34.740] <TB1>     INFO: 655360 events read in total (11180ms).
[13:05:34.784] <TB1>     INFO: Expecting 655360 events.
[13:05:46.541] <TB1>     INFO: 655360 events read in total (11225ms).
[13:05:46.586] <TB1>     INFO: Expecting 655360 events.
[13:05:58.355] <TB1>     INFO: 655360 events read in total (11238ms).
[13:05:58.406] <TB1>     INFO: Expecting 655360 events.
[13:06:10.170] <TB1>     INFO: 655360 events read in total (11238ms).
[13:06:10.224] <TB1>     INFO: Expecting 655360 events.
[13:06:21.978] <TB1>     INFO: 655360 events read in total (11228ms).
[13:06:22.036] <TB1>     INFO: Expecting 655360 events.
[13:06:33.806] <TB1>     INFO: 655360 events read in total (11243ms).
[13:06:33.869] <TB1>     INFO: Expecting 655360 events.
[13:06:45.631] <TB1>     INFO: 655360 events read in total (11236ms).
[13:06:45.697] <TB1>     INFO: Expecting 655360 events.
[13:06:57.465] <TB1>     INFO: 655360 events read in total (11241ms).
[13:06:57.540] <TB1>     INFO: Expecting 655360 events.
[13:07:09.289] <TB1>     INFO: 655360 events read in total (11222ms).
[13:07:09.389] <TB1>     INFO: Test took 189392ms.
[13:07:09.485] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:07:09.790] <TB1>     INFO: Expecting 655360 events.
[13:07:21.671] <TB1>     INFO: 655360 events read in total (11166ms).
[13:07:21.682] <TB1>     INFO: Expecting 655360 events.
[13:07:33.441] <TB1>     INFO: 655360 events read in total (11196ms).
[13:07:33.457] <TB1>     INFO: Expecting 655360 events.
[13:07:45.169] <TB1>     INFO: 655360 events read in total (11157ms).
[13:07:45.189] <TB1>     INFO: Expecting 655360 events.
[13:07:56.925] <TB1>     INFO: 655360 events read in total (11178ms).
[13:07:56.949] <TB1>     INFO: Expecting 655360 events.
[13:08:08.676] <TB1>     INFO: 655360 events read in total (11179ms).
[13:08:08.704] <TB1>     INFO: Expecting 655360 events.
[13:08:20.431] <TB1>     INFO: 655360 events read in total (11178ms).
[13:08:20.462] <TB1>     INFO: Expecting 655360 events.
[13:08:32.190] <TB1>     INFO: 655360 events read in total (11182ms).
[13:08:32.228] <TB1>     INFO: Expecting 655360 events.
[13:08:43.965] <TB1>     INFO: 655360 events read in total (11198ms).
[13:08:44.005] <TB1>     INFO: Expecting 655360 events.
[13:08:55.804] <TB1>     INFO: 655360 events read in total (11263ms).
[13:08:55.848] <TB1>     INFO: Expecting 655360 events.
[13:09:07.633] <TB1>     INFO: 655360 events read in total (11254ms).
[13:09:07.682] <TB1>     INFO: Expecting 655360 events.
[13:09:19.454] <TB1>     INFO: 655360 events read in total (11244ms).
[13:09:19.507] <TB1>     INFO: Expecting 655360 events.
[13:09:31.316] <TB1>     INFO: 655360 events read in total (11282ms).
[13:09:31.373] <TB1>     INFO: Expecting 655360 events.
[13:09:43.180] <TB1>     INFO: 655360 events read in total (11280ms).
[13:09:43.244] <TB1>     INFO: Expecting 655360 events.
[13:09:55.044] <TB1>     INFO: 655360 events read in total (11273ms).
[13:09:55.114] <TB1>     INFO: Expecting 655360 events.
[13:10:06.906] <TB1>     INFO: 655360 events read in total (11265ms).
[13:10:06.986] <TB1>     INFO: Expecting 655360 events.
[13:10:18.808] <TB1>     INFO: 655360 events read in total (11295ms).
[13:10:18.889] <TB1>     INFO: Test took 189404ms.
[13:10:19.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:10:19.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:10:19.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:10:19.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:10:19.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:10:19.064] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:10:19.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:10:19.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:10:19.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.066] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:10:19.066] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.066] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:10:19.066] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:10:19.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:10:19.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:10:19.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:10:19.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:10:19.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:19.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:10:19.068] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.075] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.082] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.089] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.096] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.103] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.110] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.117] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.123] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.130] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.137] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.144] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.151] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.158] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.164] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.171] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:19.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:10:19.212] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C0.dat
[13:10:19.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C1.dat
[13:10:19.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C2.dat
[13:10:19.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C3.dat
[13:10:19.213] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C4.dat
[13:10:19.223] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C5.dat
[13:10:19.223] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C6.dat
[13:10:19.223] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C7.dat
[13:10:19.223] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C8.dat
[13:10:19.223] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C9.dat
[13:10:19.224] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C10.dat
[13:10:19.224] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C11.dat
[13:10:19.224] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C12.dat
[13:10:19.224] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C13.dat
[13:10:19.224] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C14.dat
[13:10:19.224] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C15.dat
[13:10:19.574] <TB1>     INFO: Expecting 41600 events.
[13:10:23.402] <TB1>     INFO: 41600 events read in total (3113ms).
[13:10:23.403] <TB1>     INFO: Test took 4176ms.
[13:10:24.058] <TB1>     INFO: Expecting 41600 events.
[13:10:27.923] <TB1>     INFO: 41600 events read in total (3150ms).
[13:10:27.924] <TB1>     INFO: Test took 4216ms.
[13:10:28.582] <TB1>     INFO: Expecting 41600 events.
[13:10:32.400] <TB1>     INFO: 41600 events read in total (3103ms).
[13:10:32.401] <TB1>     INFO: Test took 4162ms.
[13:10:32.705] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:32.837] <TB1>     INFO: Expecting 2560 events.
[13:10:33.795] <TB1>     INFO: 2560 events read in total (243ms).
[13:10:33.795] <TB1>     INFO: Test took 1090ms.
[13:10:33.797] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:34.304] <TB1>     INFO: Expecting 2560 events.
[13:10:35.263] <TB1>     INFO: 2560 events read in total (244ms).
[13:10:35.263] <TB1>     INFO: Test took 1466ms.
[13:10:35.265] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:35.772] <TB1>     INFO: Expecting 2560 events.
[13:10:36.732] <TB1>     INFO: 2560 events read in total (245ms).
[13:10:36.732] <TB1>     INFO: Test took 1467ms.
[13:10:36.734] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:37.241] <TB1>     INFO: Expecting 2560 events.
[13:10:38.200] <TB1>     INFO: 2560 events read in total (244ms).
[13:10:38.201] <TB1>     INFO: Test took 1467ms.
[13:10:38.203] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:38.709] <TB1>     INFO: Expecting 2560 events.
[13:10:39.666] <TB1>     INFO: 2560 events read in total (242ms).
[13:10:39.667] <TB1>     INFO: Test took 1464ms.
[13:10:39.669] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:40.175] <TB1>     INFO: Expecting 2560 events.
[13:10:41.132] <TB1>     INFO: 2560 events read in total (242ms).
[13:10:41.133] <TB1>     INFO: Test took 1464ms.
[13:10:41.137] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:41.641] <TB1>     INFO: Expecting 2560 events.
[13:10:42.600] <TB1>     INFO: 2560 events read in total (244ms).
[13:10:42.601] <TB1>     INFO: Test took 1465ms.
[13:10:42.603] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:43.109] <TB1>     INFO: Expecting 2560 events.
[13:10:44.066] <TB1>     INFO: 2560 events read in total (243ms).
[13:10:44.067] <TB1>     INFO: Test took 1464ms.
[13:10:44.069] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:44.575] <TB1>     INFO: Expecting 2560 events.
[13:10:45.534] <TB1>     INFO: 2560 events read in total (244ms).
[13:10:45.534] <TB1>     INFO: Test took 1465ms.
[13:10:45.536] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:46.043] <TB1>     INFO: Expecting 2560 events.
[13:10:46.002] <TB1>     INFO: 2560 events read in total (244ms).
[13:10:46.002] <TB1>     INFO: Test took 1466ms.
[13:10:46.004] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:47.510] <TB1>     INFO: Expecting 2560 events.
[13:10:48.471] <TB1>     INFO: 2560 events read in total (246ms).
[13:10:48.471] <TB1>     INFO: Test took 1467ms.
[13:10:48.474] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:48.980] <TB1>     INFO: Expecting 2560 events.
[13:10:49.939] <TB1>     INFO: 2560 events read in total (245ms).
[13:10:49.939] <TB1>     INFO: Test took 1465ms.
[13:10:49.941] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:50.448] <TB1>     INFO: Expecting 2560 events.
[13:10:51.405] <TB1>     INFO: 2560 events read in total (242ms).
[13:10:51.405] <TB1>     INFO: Test took 1464ms.
[13:10:51.409] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:51.914] <TB1>     INFO: Expecting 2560 events.
[13:10:52.872] <TB1>     INFO: 2560 events read in total (243ms).
[13:10:52.872] <TB1>     INFO: Test took 1463ms.
[13:10:52.874] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:53.382] <TB1>     INFO: Expecting 2560 events.
[13:10:54.340] <TB1>     INFO: 2560 events read in total (243ms).
[13:10:54.341] <TB1>     INFO: Test took 1467ms.
[13:10:54.343] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:54.849] <TB1>     INFO: Expecting 2560 events.
[13:10:55.809] <TB1>     INFO: 2560 events read in total (245ms).
[13:10:55.809] <TB1>     INFO: Test took 1466ms.
[13:10:55.811] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:56.319] <TB1>     INFO: Expecting 2560 events.
[13:10:57.277] <TB1>     INFO: 2560 events read in total (243ms).
[13:10:57.278] <TB1>     INFO: Test took 1467ms.
[13:10:57.280] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:57.786] <TB1>     INFO: Expecting 2560 events.
[13:10:58.745] <TB1>     INFO: 2560 events read in total (244ms).
[13:10:58.746] <TB1>     INFO: Test took 1466ms.
[13:10:58.747] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:10:59.254] <TB1>     INFO: Expecting 2560 events.
[13:11:00.212] <TB1>     INFO: 2560 events read in total (242ms).
[13:11:00.212] <TB1>     INFO: Test took 1465ms.
[13:11:00.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:00.724] <TB1>     INFO: Expecting 2560 events.
[13:11:01.684] <TB1>     INFO: 2560 events read in total (245ms).
[13:11:01.684] <TB1>     INFO: Test took 1470ms.
[13:11:01.687] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:02.193] <TB1>     INFO: Expecting 2560 events.
[13:11:03.151] <TB1>     INFO: 2560 events read in total (243ms).
[13:11:03.152] <TB1>     INFO: Test took 1466ms.
[13:11:03.156] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:03.660] <TB1>     INFO: Expecting 2560 events.
[13:11:04.621] <TB1>     INFO: 2560 events read in total (246ms).
[13:11:04.622] <TB1>     INFO: Test took 1466ms.
[13:11:04.626] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:05.130] <TB1>     INFO: Expecting 2560 events.
[13:11:06.090] <TB1>     INFO: 2560 events read in total (245ms).
[13:11:06.091] <TB1>     INFO: Test took 1466ms.
[13:11:06.093] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:06.602] <TB1>     INFO: Expecting 2560 events.
[13:11:07.560] <TB1>     INFO: 2560 events read in total (243ms).
[13:11:07.560] <TB1>     INFO: Test took 1468ms.
[13:11:07.562] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:08.069] <TB1>     INFO: Expecting 2560 events.
[13:11:09.026] <TB1>     INFO: 2560 events read in total (242ms).
[13:11:09.027] <TB1>     INFO: Test took 1465ms.
[13:11:09.028] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:09.536] <TB1>     INFO: Expecting 2560 events.
[13:11:10.496] <TB1>     INFO: 2560 events read in total (246ms).
[13:11:10.496] <TB1>     INFO: Test took 1468ms.
[13:11:10.499] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:11.005] <TB1>     INFO: Expecting 2560 events.
[13:11:11.965] <TB1>     INFO: 2560 events read in total (245ms).
[13:11:11.965] <TB1>     INFO: Test took 1467ms.
[13:11:11.967] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:12.474] <TB1>     INFO: Expecting 2560 events.
[13:11:13.432] <TB1>     INFO: 2560 events read in total (244ms).
[13:11:13.432] <TB1>     INFO: Test took 1465ms.
[13:11:13.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:13.941] <TB1>     INFO: Expecting 2560 events.
[13:11:14.902] <TB1>     INFO: 2560 events read in total (246ms).
[13:11:14.902] <TB1>     INFO: Test took 1468ms.
[13:11:14.905] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:15.411] <TB1>     INFO: Expecting 2560 events.
[13:11:16.372] <TB1>     INFO: 2560 events read in total (247ms).
[13:11:16.373] <TB1>     INFO: Test took 1468ms.
[13:11:16.375] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:16.880] <TB1>     INFO: Expecting 2560 events.
[13:11:17.841] <TB1>     INFO: 2560 events read in total (246ms).
[13:11:17.842] <TB1>     INFO: Test took 1467ms.
[13:11:17.845] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:18.351] <TB1>     INFO: Expecting 2560 events.
[13:11:19.311] <TB1>     INFO: 2560 events read in total (246ms).
[13:11:19.311] <TB1>     INFO: Test took 1466ms.
[13:11:20.338] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 477 seconds
[13:11:20.338] <TB1>     INFO: PH scale (per ROC):    86  88  81  80  91  79  85  86  83  84  85  79  91  79  88  82
[13:11:20.338] <TB1>     INFO: PH offset (per ROC):  166 154 155 179 162 169 167 155 161 158 155 173 150 176 161 161
[13:11:20.511] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:11:20.514] <TB1>     INFO: ######################################################################
[13:11:20.514] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:11:20.514] <TB1>     INFO: ######################################################################
[13:11:20.514] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:11:20.526] <TB1>     INFO: scanning low vcal = 10
[13:11:20.871] <TB1>     INFO: Expecting 41600 events.
[13:11:24.595] <TB1>     INFO: 41600 events read in total (3009ms).
[13:11:24.595] <TB1>     INFO: Test took 4069ms.
[13:11:24.599] <TB1>     INFO: scanning low vcal = 20
[13:11:25.104] <TB1>     INFO: Expecting 41600 events.
[13:11:28.831] <TB1>     INFO: 41600 events read in total (3011ms).
[13:11:28.831] <TB1>     INFO: Test took 4232ms.
[13:11:28.833] <TB1>     INFO: scanning low vcal = 30
[13:11:29.339] <TB1>     INFO: Expecting 41600 events.
[13:11:33.069] <TB1>     INFO: 41600 events read in total (3015ms).
[13:11:33.070] <TB1>     INFO: Test took 4237ms.
[13:11:33.071] <TB1>     INFO: scanning low vcal = 40
[13:11:33.577] <TB1>     INFO: Expecting 41600 events.
[13:11:37.845] <TB1>     INFO: 41600 events read in total (3553ms).
[13:11:37.846] <TB1>     INFO: Test took 4775ms.
[13:11:37.849] <TB1>     INFO: scanning low vcal = 50
[13:11:38.268] <TB1>     INFO: Expecting 41600 events.
[13:11:42.540] <TB1>     INFO: 41600 events read in total (3557ms).
[13:11:42.540] <TB1>     INFO: Test took 4691ms.
[13:11:42.543] <TB1>     INFO: scanning low vcal = 60
[13:11:42.966] <TB1>     INFO: Expecting 41600 events.
[13:11:47.229] <TB1>     INFO: 41600 events read in total (3548ms).
[13:11:47.229] <TB1>     INFO: Test took 4686ms.
[13:11:47.232] <TB1>     INFO: scanning low vcal = 70
[13:11:47.656] <TB1>     INFO: Expecting 41600 events.
[13:11:51.938] <TB1>     INFO: 41600 events read in total (3567ms).
[13:11:51.939] <TB1>     INFO: Test took 4707ms.
[13:11:51.942] <TB1>     INFO: scanning low vcal = 80
[13:11:52.363] <TB1>     INFO: Expecting 41600 events.
[13:11:56.629] <TB1>     INFO: 41600 events read in total (3552ms).
[13:11:56.630] <TB1>     INFO: Test took 4688ms.
[13:11:56.633] <TB1>     INFO: scanning low vcal = 90
[13:11:57.058] <TB1>     INFO: Expecting 41600 events.
[13:12:01.338] <TB1>     INFO: 41600 events read in total (3565ms).
[13:12:01.338] <TB1>     INFO: Test took 4705ms.
[13:12:01.342] <TB1>     INFO: scanning low vcal = 100
[13:12:01.765] <TB1>     INFO: Expecting 41600 events.
[13:12:06.165] <TB1>     INFO: 41600 events read in total (3685ms).
[13:12:06.166] <TB1>     INFO: Test took 4824ms.
[13:12:06.168] <TB1>     INFO: scanning low vcal = 110
[13:12:06.588] <TB1>     INFO: Expecting 41600 events.
[13:12:10.861] <TB1>     INFO: 41600 events read in total (3557ms).
[13:12:10.862] <TB1>     INFO: Test took 4693ms.
[13:12:10.864] <TB1>     INFO: scanning low vcal = 120
[13:12:11.288] <TB1>     INFO: Expecting 41600 events.
[13:12:15.563] <TB1>     INFO: 41600 events read in total (3560ms).
[13:12:15.564] <TB1>     INFO: Test took 4699ms.
[13:12:15.566] <TB1>     INFO: scanning low vcal = 130
[13:12:15.986] <TB1>     INFO: Expecting 41600 events.
[13:12:20.249] <TB1>     INFO: 41600 events read in total (3548ms).
[13:12:20.250] <TB1>     INFO: Test took 4683ms.
[13:12:20.253] <TB1>     INFO: scanning low vcal = 140
[13:12:20.676] <TB1>     INFO: Expecting 41600 events.
[13:12:24.952] <TB1>     INFO: 41600 events read in total (3561ms).
[13:12:24.952] <TB1>     INFO: Test took 4699ms.
[13:12:24.955] <TB1>     INFO: scanning low vcal = 150
[13:12:25.380] <TB1>     INFO: Expecting 41600 events.
[13:12:29.645] <TB1>     INFO: 41600 events read in total (3550ms).
[13:12:29.646] <TB1>     INFO: Test took 4691ms.
[13:12:29.649] <TB1>     INFO: scanning low vcal = 160
[13:12:30.068] <TB1>     INFO: Expecting 41600 events.
[13:12:34.336] <TB1>     INFO: 41600 events read in total (3553ms).
[13:12:34.336] <TB1>     INFO: Test took 4686ms.
[13:12:34.339] <TB1>     INFO: scanning low vcal = 170
[13:12:34.761] <TB1>     INFO: Expecting 41600 events.
[13:12:39.030] <TB1>     INFO: 41600 events read in total (3554ms).
[13:12:39.036] <TB1>     INFO: Test took 4697ms.
[13:12:39.040] <TB1>     INFO: scanning low vcal = 180
[13:12:39.456] <TB1>     INFO: Expecting 41600 events.
[13:12:43.719] <TB1>     INFO: 41600 events read in total (3548ms).
[13:12:43.720] <TB1>     INFO: Test took 4680ms.
[13:12:43.723] <TB1>     INFO: scanning low vcal = 190
[13:12:44.145] <TB1>     INFO: Expecting 41600 events.
[13:12:48.410] <TB1>     INFO: 41600 events read in total (3550ms).
[13:12:48.411] <TB1>     INFO: Test took 4688ms.
[13:12:48.414] <TB1>     INFO: scanning low vcal = 200
[13:12:48.835] <TB1>     INFO: Expecting 41600 events.
[13:12:53.105] <TB1>     INFO: 41600 events read in total (3555ms).
[13:12:53.106] <TB1>     INFO: Test took 4692ms.
[13:12:53.109] <TB1>     INFO: scanning low vcal = 210
[13:12:53.531] <TB1>     INFO: Expecting 41600 events.
[13:12:57.796] <TB1>     INFO: 41600 events read in total (3550ms).
[13:12:57.796] <TB1>     INFO: Test took 4687ms.
[13:12:57.799] <TB1>     INFO: scanning low vcal = 220
[13:12:58.221] <TB1>     INFO: Expecting 41600 events.
[13:13:02.475] <TB1>     INFO: 41600 events read in total (3539ms).
[13:13:02.476] <TB1>     INFO: Test took 4677ms.
[13:13:02.479] <TB1>     INFO: scanning low vcal = 230
[13:13:02.899] <TB1>     INFO: Expecting 41600 events.
[13:13:07.141] <TB1>     INFO: 41600 events read in total (3527ms).
[13:13:07.141] <TB1>     INFO: Test took 4662ms.
[13:13:07.144] <TB1>     INFO: scanning low vcal = 240
[13:13:07.571] <TB1>     INFO: Expecting 41600 events.
[13:13:11.822] <TB1>     INFO: 41600 events read in total (3536ms).
[13:13:11.823] <TB1>     INFO: Test took 4679ms.
[13:13:11.826] <TB1>     INFO: scanning low vcal = 250
[13:13:12.248] <TB1>     INFO: Expecting 41600 events.
[13:13:16.506] <TB1>     INFO: 41600 events read in total (3543ms).
[13:13:16.506] <TB1>     INFO: Test took 4680ms.
[13:13:16.510] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:13:16.932] <TB1>     INFO: Expecting 41600 events.
[13:13:21.189] <TB1>     INFO: 41600 events read in total (3542ms).
[13:13:21.189] <TB1>     INFO: Test took 4679ms.
[13:13:21.192] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:13:21.617] <TB1>     INFO: Expecting 41600 events.
[13:13:25.891] <TB1>     INFO: 41600 events read in total (3559ms).
[13:13:25.892] <TB1>     INFO: Test took 4700ms.
[13:13:25.895] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:13:26.318] <TB1>     INFO: Expecting 41600 events.
[13:13:30.594] <TB1>     INFO: 41600 events read in total (3561ms).
[13:13:30.594] <TB1>     INFO: Test took 4699ms.
[13:13:30.597] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:13:31.018] <TB1>     INFO: Expecting 41600 events.
[13:13:35.296] <TB1>     INFO: 41600 events read in total (3564ms).
[13:13:35.297] <TB1>     INFO: Test took 4700ms.
[13:13:35.300] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:13:35.721] <TB1>     INFO: Expecting 41600 events.
[13:13:39.999] <TB1>     INFO: 41600 events read in total (3563ms).
[13:13:39.000] <TB1>     INFO: Test took 4700ms.
[13:13:40.537] <TB1>     INFO: PixTestGainPedestal::measure() done 
[13:13:40.540] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:13:40.540] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:13:40.540] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:13:40.540] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:13:40.540] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:13:40.541] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:13:40.541] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:13:40.541] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:13:40.541] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:13:40.542] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:14:20.085] <TB1>     INFO: PixTestGainPedestal::fit() done
[13:14:20.085] <TB1>     INFO: non-linearity mean:  0.957 0.965 0.952 0.958 0.957 0.957 0.956 0.954 0.955 0.955 0.956 0.960 0.960 0.958 0.958 0.960
[13:14:20.085] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.005 0.006 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.007 0.005
[13:14:20.085] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:14:20.109] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:14:20.133] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:14:20.157] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:14:20.180] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:14:20.204] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:14:20.228] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:14:20.252] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:14:20.277] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:14:20.301] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:14:20.325] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:14:20.348] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:14:20.372] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:14:20.395] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:14:20.418] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:14:20.441] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-10_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:14:20.464] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:14:20.464] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:14:20.472] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:14:20.472] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:14:20.474] <TB1>     INFO: ######################################################################
[13:14:20.474] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:14:20.474] <TB1>     INFO: ######################################################################
[13:14:20.483] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:14:20.493] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:14:20.493] <TB1>     INFO:     run 1 of 1
[13:14:20.493] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:20.835] <TB1>     INFO: Expecting 3120000 events.
[13:15:11.748] <TB1>     INFO: 1277705 events read in total (50198ms).
[13:16:01.471] <TB1>     INFO: 2546415 events read in total (99921ms).
[13:16:24.018] <TB1>     INFO: 3120000 events read in total (122469ms).
[13:16:24.055] <TB1>     INFO: Test took 123563ms.
[13:16:24.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:24.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:16:25.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:16:27.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:16:28.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:16:30.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:16:31.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:16:32.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:16:34.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:16:35.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:16:37.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:16:38.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:16:39.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:16:41.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:16:42.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:16:44.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:16:45.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:16:47.223] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381726720
[13:16:47.252] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:16:47.252] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1835, RMS = 1.19604
[13:16:47.253] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:16:47.253] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:16:47.253] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0832, RMS = 1.14662
[13:16:47.253] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:16:47.254] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:16:47.254] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0094, RMS = 1.50594
[13:16:47.254] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:16:47.254] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:16:47.254] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7522, RMS = 1.58848
[13:16:47.254] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:16:47.255] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:16:47.255] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.478, RMS = 1.43848
[13:16:47.255] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:16:47.255] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:16:47.255] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7862, RMS = 1.59107
[13:16:47.255] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:16:47.256] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:16:47.256] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.895, RMS = 1.27622
[13:16:47.256] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:16:47.256] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:16:47.256] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0686, RMS = 1.27897
[13:16:47.256] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.258] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:16:47.258] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.3728, RMS = 1.65845
[13:16:47.258] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[13:16:47.258] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:16:47.258] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5974, RMS = 1.5901
[13:16:47.258] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[13:16:47.259] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:16:47.259] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5533, RMS = 1.41614
[13:16:47.259] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:16:47.259] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:16:47.259] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0024, RMS = 1.63908
[13:16:47.259] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[13:16:47.260] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:16:47.260] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0762, RMS = 1.28575
[13:16:47.260] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:16:47.260] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:16:47.260] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6161, RMS = 1.39151
[13:16:47.261] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:16:47.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7547, RMS = 1.11356
[13:16:47.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:16:47.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:16:47.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2081, RMS = 1.24533
[13:16:47.262] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:16:47.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:16:47.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5572, RMS = 1.09734
[13:16:47.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:16:47.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:16:47.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3772, RMS = 1.67354
[13:16:47.263] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.265] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:16:47.265] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1126, RMS = 1.04173
[13:16:47.265] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:16:47.265] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:16:47.265] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8731, RMS = 1.04136
[13:16:47.265] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:16:47.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8987, RMS = 1.00407
[13:16:47.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:16:47.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:16:47.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8151, RMS = 1.20887
[13:16:47.266] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:16:47.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3522, RMS = 1.3448
[13:16:47.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[13:16:47.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:16:47.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5698, RMS = 1.05515
[13:16:47.267] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:16:47.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1527, RMS = 1.26438
[13:16:47.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:16:47.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:16:47.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1733, RMS = 2.10188
[13:16:47.269] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:16:47.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:16:47.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4643, RMS = 1.21052
[13:16:47.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:16:47.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:16:47.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8048, RMS = 1.52486
[13:16:47.270] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:16:47.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:16:47.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2333, RMS = 1.86023
[13:16:47.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:16:47.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:16:47.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9644, RMS = 1.22746
[13:16:47.271] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[13:16:47.272] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:16:47.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6841, RMS = 1.12469
[13:16:47.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:16:47.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:16:47.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5173, RMS = 1.07989
[13:16:47.273] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:16:47.275] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[13:16:47.276] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    1
[13:16:47.276] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:16:47.374] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:16:47.374] <TB1>     INFO: enter test to run
[13:16:47.374] <TB1>     INFO:   test:  no parameter change
[13:16:47.375] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[13:16:47.376] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[13:16:47.376] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[13:16:47.376] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:16:47.904] <TB1>    QUIET: Connection to board 26 closed.
[13:16:47.905] <TB1>     INFO: pXar: this is the end, my friend
[13:16:47.905] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
