 ==  Bambu executed with: bambu -O3 -fno-inline-functions -fno-move-loop-invariants -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_6 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 5120
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 5120
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.30 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.40 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.56 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.29 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 60
    Minimum slack: 0.044999998999992852
    Estimated max frequency (MHz): 201.81634708338692
  Time to perform scheduling: 0.20 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 58
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 60
    Minimum slack: 0.044999998999992852
    Estimated max frequency (MHz): 201.81634708338692
  Time to perform scheduling: 0.32 seconds


  State Transition Graph Information of function find_min:
    Number of states: 58
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 61
    Minimum slack: 0.044999998999992852
    Estimated max frequency (MHz): 201.81634708338692
  Time to perform scheduling: 0.37 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 59
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 94
    Minimum slack: 0.044999998999992852
    Estimated max frequency (MHz): 201.81634708338692
  Time to perform scheduling: 0.15 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 92
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function count_edges:
    Bound operations:337/428
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:504/630
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:310/485
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:277/371
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 232
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 435
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 197
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 183
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 212 registers(LB:51)
  Time to perform register binding: 0.19 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 228 registers(LB:51)
  Time to perform register binding: 0.18 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 228 registers(LB:51)
  Time to perform register binding: 0.19 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 413
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1781
    Estimated area of MUX21: 233
    Total estimated area: 2014
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.19 seconds
    Clique covering computation completed in 0.38 seconds
  Time to perform module binding: 0.58 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 228 registers(LB:51)
  Time to perform register binding: 0.19 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 55
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function count_edges: 668

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 367 registers(LB:89)
  Time to perform register binding: 0.83 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 415 registers(LB:89)
  Time to perform register binding: 0.81 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 612
    Number of possible conflicts for possible false paths introduced by resource sharing: 6
    Estimated resources area (no Muxes and address logic): 4294
    Estimated area of MUX21: 365
    Total estimated area: 4659
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.84 seconds
    Clique covering computation completed in 0.82 seconds
  Time to perform module binding: 1.67 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 415 registers(LB:89)
  Time to perform register binding: 0.80 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 88
  Time to perform interconnection binding: 0.05 seconds

  Total number of flip-flops in function find_min: 1222

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.33 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 121
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 121
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function kruskal:
    Bound operations:204/340
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 117
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 195 registers(LB:48)
  Time to perform register binding: 0.14 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 195 registers(LB:48)
  Time to perform register binding: 0.14 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 469
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1560
    Estimated area of MUX21: 266
    Total estimated area: 1826
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.14 seconds
    Clique covering computation completed in 0.14 seconds
  Time to perform module binding: 0.29 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 195 registers(LB:48)
  Time to perform register binding: 0.13 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 40
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function is_connected: 612

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:58)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 101 registers(LB:58)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 101 registers(LB:58)
  Time to perform register binding: 0.02 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 283
    Number of possible conflicts for possible false paths introduced by resource sharing: 7
    Estimated resources area (no Muxes and address logic): 9773
    Estimated area of MUX21: 608.83333333333326
    Total estimated area: 10381.833333333334
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.04 seconds
    Clique covering computation completed in 0.09 seconds
  Time to perform module binding: 0.15 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 101 registers(LB:58)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 63
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 1053

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 164 registers(LB:91)
  Time to perform register binding: 0.05 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 149 registers(LB:91)
  Time to perform register binding: 0.06 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 149 registers(LB:91)
  Time to perform register binding: 0.06 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 320
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1504
    Estimated area of MUX21: 714.33333333333337
    Total estimated area: 2218.3333333333335
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.07 seconds
    Clique covering computation completed in 0.18 seconds
  Time to perform module binding: 0.26 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 149 registers(LB:91)
  Time to perform register binding: 0.05 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 106
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1213

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 12
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 13
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:18/23
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 7
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 20
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7880
    Estimated area of MUX21: 165
    Total estimated area: 8045
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 7 registers(LB:6)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 67
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_6/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 1947 cycles
  Number of executions     : 1
  Average execution        : 1947 cycles
