// Seed: 4165750384
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input supply0 id_9,
    input wand id_10,
    output uwire id_11,
    input uwire id_12,
    output supply1 id_13
    , id_19,
    output wire id_14,
    input supply1 id_15,
    output supply1 id_16,
    input tri0 id_17
);
  static logic [-1 'b0 : 1 'b0] id_20;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output wand id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7
    , id_18,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    output supply1 id_13,
    input tri id_14,
    output wire id_15,
    input uwire id_16
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_0,
      id_4,
      id_2,
      id_16,
      id_4,
      id_10,
      id_11,
      id_10,
      id_5,
      id_15,
      id_14,
      id_2,
      id_0,
      id_11,
      id_3,
      id_10
  );
endmodule
